Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Feb 21 15:46:34 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_pound_FIR_wrapper_timing_summary_routed.rpt -rpx test_pound_FIR_wrapper_timing_summary_routed.rpx
| Design       : test_pound_FIR_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.367        0.000                      0                 5993        0.050        0.000                      0                 5993        1.845        0.000                       0                  2685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               1.832        0.000                      0                 3416        0.081        0.000                      0                 3416        2.000        0.000                       0                  1533  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.367        0.000                      0                   73        0.082        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.568        0.000                      0                 2235        0.050        0.000                      0                 2235        3.020        0.000                       0                  1068  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.675        0.000                      0                  304        0.109        0.000                      0                  304  
adc_clk       clk_fpga_0          3.678        0.000                      0                   10        0.527        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  1.896        0.000                      0                   29        0.475        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               0.600        0.000                      0                   88        0.409        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.692ns (32.146%)  route 3.572ns (67.854%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 f  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/Q
                         net (fo=7, routed)           0.865     6.158    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/step_scale_i[6]
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.282 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.282    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/minusOp_carry_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.862 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/minusOp_carry/O[2]
                         net (fo=1, routed)           0.738     7.600    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/O[2]
    SLICE_X16Y42         LUT3 (Prop_lut3_I0_O)        0.302     7.902 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_sin_off_s_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.902    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/poff_sw_s_reg_0[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.132 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__1/O[1]
                         net (fo=1, routed)           1.969    10.101    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRBWRADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.541    12.453    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.263    12.716    
                         clock uncertainty           -0.035    12.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    11.933    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.721ns (33.175%)  route 3.467ns (66.825%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=6, routed)           0.834     6.127    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/step_scale_i[5]
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.498 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/minusOp_carry/O[0]
                         net (fo=2, routed)           0.586     7.085    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/O[0]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.299     7.384 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_sin_off_s_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.384    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/poff_sw_s_reg[3]
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.760 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.760    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__0_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.979 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__1/O[0]
                         net (fo=1, routed)           2.046    10.025    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRBWRADDR[8]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.541    12.453    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.263    12.716    
                         clock uncertainty           -0.035    12.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737    11.944    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.381ns (27.872%)  route 3.574ns (72.128%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=6, routed)           0.834     6.127    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/step_scale_i[5]
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.498 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/minusOp_carry/O[0]
                         net (fo=2, routed)           0.586     7.085    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/O[0]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.299     7.384 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_sin_off_s_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.384    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/poff_sw_s_reg[3]
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.639 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__0/O[3]
                         net (fo=1, routed)           2.153     9.792    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRBWRADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.541    12.453    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.263    12.716    
                         clock uncertainty           -0.035    12.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.749    11.932    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.560ns (31.604%)  route 3.376ns (68.396%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.262    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.596 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__1/O[1]
                         net (fo=1, routed)           2.176     9.772    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    11.937    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.425ns (29.169%)  route 3.460ns (70.831%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.461 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[3]
                         net (fo=1, routed)           2.261     9.722    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    11.934    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.448ns (29.632%)  route 3.439ns (70.368%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.262    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.484 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__1/O[0]
                         net (fo=1, routed)           2.239     9.723    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[8]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    11.941    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.334ns (27.392%)  route 3.536ns (72.608%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.370 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[0]
                         net (fo=1, routed)           2.336     9.706    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[4]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    11.941    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.446ns (30.129%)  route 3.353ns (69.871%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[1]
                         net (fo=1, routed)           2.154     9.635    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[5]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    11.937    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.416ns (29.603%)  route 3.367ns (70.397%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.038     6.330    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X16Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.454 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_sin_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]_0[0]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.967 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     6.967    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.290 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_sin_off_s_carry__0/O[1]
                         net (fo=1, routed)           2.329     9.619    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRBWRADDR[5]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.541    12.453    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKBWRCLK
                         clock pessimism              0.263    12.716    
                         clock uncertainty           -0.035    12.681    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748    11.933    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.351ns (28.458%)  route 3.396ns (71.542%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.200     6.492    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.616 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_cos_off_s_carry_i_4/O
                         net (fo=1, routed)           0.000     6.616    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/S[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.148 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry/CO[3]
                         net (fo=1, routed)           0.000     7.148    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_cos_off_s_carry__0/O[2]
                         net (fo=1, routed)           2.197     9.584    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ADDRARDADDR[6]
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.542    12.454    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/ref_clk_i
    RAMB18_X1Y16         RAMB18E1                                     r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg/CLKARDCLK
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.682    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    11.938    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/rom_10.rom_inst/data_a_reg
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/process2_en_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_en_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.446%)  route 0.268ns (65.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.556     1.611    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X22Y35         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/process2_en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/process2_en_s_reg/Q
                         net (fo=1, routed)           0.268     2.021    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/process2_en_s
    SLICE_X18Y28         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_en_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.819     1.965    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X18Y28         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_en_s_reg/C
                         clock pessimism             -0.095     1.870    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.070     1.940    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_en_s_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/mixer_sin_0/U0/data_en_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.634%)  route 0.175ns (55.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/mixer_sin_0/U0/data_clk_i
    SLICE_X33Y41         FDRE                                         r  test_pound_FIR_i/mixer_sin_0/U0/data_en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_FIR_i/mixer_sin_0/U0/data_en_s_reg/Q
                         net (fo=3, routed)           0.175     1.933    test_pound_FIR_i/mixer_sin_0/U0/data_en_s
    DSP48_X1Y16          DSP48E1                                      r  test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.920     2.065    test_pound_FIR_i/mixer_sin_0/U0/data_clk_i
    DSP48_X1Y16          DSP48E1                                      r  test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg/CLK
                         clock pessimism             -0.343     1.723    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.823    test_pound_FIR_i/mixer_sin_0/U0/data_i_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X7Y34          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/Q
                         net (fo=1, routed)           0.117     1.875    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg_n_0_[0][14]
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.828     1.974    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl8/CLK
                         clock pessimism             -0.324     1.650    
    SLICE_X8Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.759    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X7Y34          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][8]/Q
                         net (fo=1, routed)           0.113     1.871    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg_n_0_[0][8]
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.828     1.974    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][8]_srl8/CLK
                         clock pessimism             -0.324     1.650    
    SLICE_X8Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.752    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][8]_srl8
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/counter_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/enable_next_o_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.553%)  route 0.273ns (59.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.555     1.610    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X23Y33         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/counter_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.751 f  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/counter_s_reg[2]/Q
                         net (fo=4, routed)           0.081     1.833    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/counter_s_reg[2]
    SLICE_X22Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/t_i_1__5/O
                         net (fo=11, routed)          0.191     2.069    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/t_next
    SLICE_X20Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/enable_next_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.824     1.970    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X20Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/enable_next_o_reg/C
                         clock pessimism             -0.095     1.875    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.059     1.934    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/enable_next_o_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y35          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.781 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/Q
                         net (fo=1, routed)           0.172     1.953    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg_n_0_[0][15]
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.828     1.974    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y34          SRL16E                                       r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/CLK
                         clock pessimism             -0.343     1.631    
    SLICE_X8Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.814    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.559     1.614    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y31          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[0]/Q
                         net (fo=1, routed)           0.189     1.944    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/Q[0]
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.917     2.062    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.802    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.561     1.616    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y33          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.757 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[11]/Q
                         net (fo=1, routed)           0.187     1.944    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/Q[11]
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.917     2.062    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.802    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.559     1.614    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y31          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/Q
                         net (fo=1, routed)           0.190     1.945    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/Q[4]
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.917     2.062    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.082     1.802    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.864%)  route 0.188ns (57.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.561     1.616    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X9Y33          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.757 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/coeff_s_reg[8]/Q
                         net (fo=1, routed)           0.188     1.945    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/Q[8]
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.917     2.062    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/data_clk_i
    DSP48_X0Y13          DSP48E1                                      r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
                         clock pessimism             -0.343     1.720    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     1.802    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y10     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y14     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y8      test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y6      test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y7      test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y11     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y9      test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y11     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y12     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y10     test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y28    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/reset_delay/bit_tab_s_reg[8]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X30Y28    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/reset_delay/bit_tab_s_reg[8]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y32    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/reset_delay/bit_tab_s_reg[8]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y32    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[0].fir_glob_inst/reset_delay/bit_tab_s_reg[8]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y25    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y27    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][10]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y27    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][10]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y27    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][11]_srl9/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y25    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y25    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y25    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][2]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X32Y25    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[10].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][3]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y33    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][10]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y33    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][11]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y33    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][12]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y33    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[1].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][13]_srl9/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    test_pound_FIR_i/ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    test_pound_FIR_i/ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.456ns (17.046%)  route 2.219ns (82.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.219     7.579    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    test_pound_FIR_i/ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.717%)  route 1.857ns (80.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.857     7.217    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_FIR_i/ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.456ns (19.839%)  route 1.843ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.843     7.203    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_FIR_i/ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.884%)  route 1.837ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.837     7.197    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    test_pound_FIR_i/ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.445%)  route 1.774ns (79.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.774     7.135    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_FIR_i/ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.516%)  route 1.767ns (79.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.767     7.127    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_FIR_i/ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.456ns (20.786%)  route 1.738ns (79.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.738     7.098    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    test_pound_FIR_i/ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.456ns (20.947%)  route 1.721ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.721     7.081    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y64         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_FIR_i/ad9767_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.110%)  route 1.704ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.704     7.064    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_FIR_i/ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.219%)  route 1.693ns (78.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.702     4.863    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.693     7.053    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.509     8.421    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  test_pound_FIR_i/ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_FIR_i/ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  0.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.034%)  route 0.257ns (57.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y43         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.257     2.045    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.090 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.090    test_pound_FIR_i/ad9767_0/inst/p_1_out[11]
    SLICE_X43Y53         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.860     2.006    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y53         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.092     2.008    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.015%)  route 0.345ns (64.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y44         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[1]/Q
                         net (fo=1, routed)           0.345     2.133    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s[1]
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.178 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.178    test_pound_FIR_i/ad9767_0/inst/p_1_out[1]
    SLICE_X42Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[1]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     2.035    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.130%)  route 0.343ns (70.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y44         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[13]/Q
                         net (fo=1, routed)           0.343     2.131    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s[13]
    SLICE_X42Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[13]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.060     1.974    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.395%)  route 0.340ns (64.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y43         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.340     2.128    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.173 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.173    test_pound_FIR_i/ad9767_0/inst/p_1_out[10]
    SLICE_X43Y53         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.860     2.006    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y53         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     2.007    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.270%)  route 0.449ns (70.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X35Y43         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.449     2.209    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s[11]
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.254 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.254    test_pound_FIR_i/ad9767_0/inst/dac_dat_a[11]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.856     2.002    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X38Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.912    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     2.033    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.209ns (29.583%)  route 0.497ns (70.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X34Y44         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.782 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.497     2.280    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s[9]
    SLICE_X38Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.325 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.325    test_pound_FIR_i/ad9767_0/inst/dac_dat_a[9]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X38Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     2.035    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.659     2.445    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_6/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.148    test_pound_FIR_i/ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.610%)  route 0.660ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.660     2.446    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_7/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.148    test_pound_FIR_i/ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.023%)  route 0.529ns (73.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X35Y43         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s_reg[10]/Q
                         net (fo=1, routed)           0.529     2.288    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_s[10]
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.333 r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.333    test_pound_FIR_i/ad9767_0/inst/dac_dat_a[10]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.856     2.002    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X38Y60         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.912    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.120     2.032    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ad9767_0/inst/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.452%)  route 0.667ns (82.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.551     1.606    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  test_pound_FIR_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.667     2.453    test_pound_FIR_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.817     1.963    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    test_pound_FIR_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         r  test_pound_FIR_i/ad9767_0/inst/i_dac_13/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.150    test_pound_FIR_i/ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    test_pound_FIR_i/ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    test_pound_FIR_i/ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    test_pound_FIR_i/ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    test_pound_FIR_i/ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    test_pound_FIR_i/ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    test_pound_FIR_i/ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    test_pound_FIR_i/ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    test_pound_FIR_i/ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    test_pound_FIR_i/ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y71    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y71    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y60    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y67    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y67    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y67    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y67    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y56    test_pound_FIR_i/ad9767_0/inst/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    test_pound_FIR_i/ad9767_0/inst/dac_dat_b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_reset
    SLICE_X13Y49         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_aclk
    SLICE_X13Y49         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[2]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    10.411    test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.411    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_reset
    SLICE_X13Y49         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_aclk
    SLICE_X13Y49         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[3]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    10.411    test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.411    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_reset
    SLICE_X13Y49         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_arready_reg/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    10.411    test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         10.411    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_reset
    SLICE_X13Y49         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/handle_comm/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_rvalid_reg/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X13Y49         FDRE (Setup_fdre_C_R)       -0.429    10.411    test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         10.411    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.518ns (7.720%)  route 6.191ns (92.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.191     9.696    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X10Y48         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[26]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X10Y48         FDRE (Setup_fdre_C_R)       -0.524    10.316    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.518ns (7.895%)  route 6.043ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.043     9.548    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[23]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.524    10.316    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.518ns (7.895%)  route 6.043ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.043     9.548    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[24]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.524    10.316    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.518ns (7.895%)  route 6.043ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.043     9.548    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[25]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X10Y47         FDRE (Setup_fdre_C_R)       -0.524    10.316    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.518ns (8.130%)  route 5.853ns (91.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.853     9.358    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/s00_axi_reset
    SLICE_X14Y47         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.502    10.694    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_bvalid_reg/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X14Y47         FDRE (Setup_fdre_C_R)       -0.429    10.371    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         10.371    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.518ns (8.136%)  route 5.849ns (91.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.849     9.354    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.502    10.694    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X15Y47         FDRE (Setup_fdre_C_R)       -0.429    10.371    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]
  -------------------------------------------------------------------
                         required time                         10.371    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.589%)  route 0.180ns (58.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.586     0.927    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.180     1.234    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X1Y53          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.850     1.220    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.191    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)        -0.007     1.184    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.715%)  route 0.247ns (57.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.584     0.925    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.247     1.312    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.355 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.355    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X3Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.854     1.224    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.736%)  route 0.277ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/Q
                         net (fo=1, routed)           0.277     1.323    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][5]
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.874     1.244    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.259    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.566     0.907    test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y45         FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.100     1.171    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X10Y44         SRLC32E                                      r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.834     1.204    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y44         SRLC32E                                      r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.584     0.925    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.202     1.255    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.353 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.353    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X3Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.854     1.224    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.265%)  route 0.248ns (63.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.582     0.923    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.248     1.311    test_pound_FIR_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.893     1.263    test_pound_FIR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    test_pound_FIR_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.700%)  route 0.252ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[9]/Q
                         net (fo=1, routed)           0.252     1.285    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][9]
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.874     1.244    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.206    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y41         FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  test_pound_FIR_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.168     1.214    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y41          SRLC32E                                      r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.709%)  route 0.271ns (59.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.584     0.925    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.271     1.336    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.381    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[11]
    SLICE_X2Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.854     1.224    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.442%)  route 0.255ns (66.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.586     0.927    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.255     1.309    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][27]
    SLICE_X1Y53          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.850     1.220    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.191    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.022     1.213    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y14   test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y49   test_pound_FIR_i/nco_counter_0/U0/handle_comm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y49   test_pound_FIR_i/nco_counter_0/U0/handle_comm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X13Y49   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X13Y49   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y49   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y48   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y48   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X14Y48   test_pound_FIR_i/nco_counter_0/U0/handle_comm/axi_awready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y42   test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y42    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44    test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y45   test_pound_FIR_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[3]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    11.757    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[4]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    11.757    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X28Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[5]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    11.757    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[0]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X29Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[1]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X29Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[2]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X29Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[6]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X29Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.642ns (9.048%)  route 6.453ns (90.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.447     8.952    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_rst_i
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.076 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8/O
                         net (fo=8, routed)           1.006    10.082    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt[7]_i_1__8_n_0
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/data_clk_i
    SLICE_X29Y36         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[7]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X29Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[9].fir_glob_inst/cpt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.642ns (9.306%)  route 6.257ns (90.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.050     8.555    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/data_rst_i
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt[7]_i_1__10/O
                         net (fo=8, routed)           1.206     9.886    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt[7]_i_1__10_n_0
    SLICE_X32Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/data_clk_i
    SLICE_X32Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[3]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.524    11.757    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.642ns (9.306%)  route 6.257ns (90.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.050     8.555    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/data_rst_i
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.679 r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt[7]_i_1__10/O
                         net (fo=8, routed)           1.206     9.886    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt[7]_i_1__10_n_0
    SLICE_X32Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.494    12.406    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/data_clk_i
    SLICE_X32Y34         FDRE                                         r  test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[4]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.524    11.757    test_pound_FIR_i/fir16bitsOneInTwoMult_v1_0_0/U0/fir_ngtop_inst/generate_fir[11].fir_glob_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  1.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.656ns (24.595%)  route 2.011ns (75.405%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.507     2.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y46         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.367     3.067 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/Q
                         net (fo=2, routed)           2.011     5.078    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[22]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.100     5.178 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[20]_i_3/O
                         net (fo=1, routed)           0.000     5.178    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_4[2]
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.367 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.367    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]_i_1_n_5
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                         clock pessimism              0.000     4.837    
                         clock uncertainty            0.125     4.962    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.295     5.257    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.257    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.251ns (17.436%)  route 1.189ns (82.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.562     0.903    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y40         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[1]/Q
                         net (fo=2, routed)           1.189     2.232    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[1]
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.045     2.277 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[0]_i_4/O
                         net (fo=1, routed)           0.000     2.277    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg[1]
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.342 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.342    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1_n_6
    SLICE_X14Y38         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.829     1.975    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y38         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[1]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.105     2.205    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.256ns (17.552%)  route 1.203ns (82.448%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.562     0.903    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[8]/Q
                         net (fo=2, routed)           1.203     2.246    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[8]
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.045     2.291 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[8]_i_5/O
                         net (fo=1, routed)           0.000     2.291    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_1[0]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.361 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.361    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]_i_1_n_7
    SLICE_X14Y40         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y40         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.256ns (17.520%)  route 1.205ns (82.480%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.562     0.903    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y41         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/Q
                         net (fo=2, routed)           1.205     2.249    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[12]
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.294 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_5/O
                         net (fo=1, routed)           0.000     2.294    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[0]
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.364 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.364    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_7
    SLICE_X14Y41         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y41         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.251ns (17.157%)  route 1.212ns (82.843%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.562     0.903    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[9]/Q
                         net (fo=2, routed)           1.212     2.255    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[9]
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.045     2.300 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[8]_i_4/O
                         net (fo=1, routed)           0.000     2.300    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_1[1]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.365 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.365    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[8]_i_1_n_6
    SLICE_X14Y40         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y40         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[9]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.251ns (17.116%)  route 1.215ns (82.884%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.564     0.905    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y47         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[17]/Q
                         net (fo=2, routed)           1.215     2.261    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[17]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.306 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[16]_i_4/O
                         net (fo=1, routed)           0.000     2.306    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_3[1]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.371 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.371    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1_n_6
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[17]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.285ns (19.438%)  route 1.181ns (80.562%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.566     0.907    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y46         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[22]/Q
                         net (fo=2, routed)           1.181     2.229    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[22]
    SLICE_X14Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.274 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[20]_i_3/O
                         net (fo=1, routed)           0.000     2.274    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_4[2]
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.373 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.373    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]_i_1_n_4
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.831     1.977    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.105     2.207    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.249ns (16.918%)  route 1.223ns (83.082%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.563     0.904    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y45         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/Q
                         net (fo=2, routed)           1.223     2.267    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[15]
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.045     2.312 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_2/O
                         net (fo=1, routed)           0.000     2.312    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[3]
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.375 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.375    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_4
    SLICE_X14Y41         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y41         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.249ns (16.892%)  route 1.225ns (83.108%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.563     0.904    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y45         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[19]/Q
                         net (fo=2, routed)           1.225     2.270    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[19]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.315 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[16]_i_2/O
                         net (fo=1, routed)           0.000     2.315    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_3[3]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.378 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.378    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1_n_4
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.252ns (17.023%)  route 1.228ns (82.977%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.563     0.904    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y45         FDSE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/Q
                         net (fo=2, routed)           1.228     2.273    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[18]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.318 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/counter_s[16]_i_3/O
                         net (fo=1, routed)           0.000     2.318    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_3[2]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.384 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.384    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1_n_5
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.830     1.976    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.105     2.206    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.580ns (27.211%)  route 1.551ns (72.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=6, routed)           1.551     6.845    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[7]
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.969 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     6.969    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[7]
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.498    10.690    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000    10.690    
                         clock uncertainty           -0.125    10.565    
    SLICE_X16Y39         FDCE (Setup_fdce_C_D)        0.081    10.646    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.414%)  route 1.461ns (71.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=7, routed)           1.461     6.754    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[3]
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.878 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     6.878    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[3]
    SLICE_X18Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.498    10.690    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/C
                         clock pessimism              0.000    10.690    
                         clock uncertainty           -0.125    10.565    
    SLICE_X18Y40         FDCE (Setup_fdce_C_D)        0.031    10.596    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.576%)  route 1.317ns (69.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/Q
                         net (fo=7, routed)           1.317     6.610    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[5]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[5]_i_1/O
                         net (fo=1, routed)           0.000     6.734    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[5]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.499    10.691    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X15Y40         FDCE (Setup_fdce_C_D)        0.031    10.597    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/Q
                         net (fo=7, routed)           1.299     6.592    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[2]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.716 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[2]_i_1/O
                         net (fo=1, routed)           0.000     6.716    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[2]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.499    10.691    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X15Y40         FDCE (Setup_fdce_C_D)        0.032    10.598    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.580ns (33.405%)  route 1.156ns (66.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=7, routed)           1.156     6.449    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[4]
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.573 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[4]_i_1/O
                         net (fo=1, routed)           0.000     6.573    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[4]
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.498    10.690    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/C
                         clock pessimism              0.000    10.690    
                         clock uncertainty           -0.125    10.565    
    SLICE_X16Y39         FDCE (Setup_fdce_C_D)        0.077    10.642    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.693%)  route 1.092ns (65.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/Q
                         net (fo=7, routed)           1.092     6.385    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[6]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.509 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[6]_i_1/O
                         net (fo=1, routed)           0.000     6.509    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[6]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.499    10.691    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X15Y40         FDCE (Setup_fdce_C_D)        0.031    10.597    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.580ns (34.727%)  route 1.090ns (65.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           1.090     6.382    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.506 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[0]_i_1/O
                         net (fo=1, routed)           0.000     6.506    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[0]
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.506    10.698    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.125    10.573    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.032    10.605    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.580ns (43.472%)  route 0.754ns (56.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.675     4.836    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.456     5.292 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/Q
                         net (fo=7, routed)           0.754     6.046    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[1]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.170 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[1]_i_1/O
                         net (fo=1, routed)           0.000     6.170    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[1]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.499    10.691    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X15Y40         FDCE (Setup_fdce_C_D)        0.029    10.595    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.135%)  route 0.677ns (53.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/Q
                         net (fo=4, routed)           0.677     5.970    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[0]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.094 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[9]_i_1/O
                         net (fo=1, routed)           0.000     6.094    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[9]
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.501    10.693    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/C
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.125    10.568    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    10.599    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.580ns (63.791%)  route 0.329ns (36.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.676     4.837    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.456     5.293 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/Q
                         net (fo=7, routed)           0.329     5.622    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[8]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.124     5.746 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     5.746    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[8]
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.501    10.693    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.125    10.568    
    SLICE_X15Y43         FDCE (Setup_fdce_C_D)        0.031    10.599    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.842%)  route 0.141ns (43.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/Q
                         net (fo=7, routed)           0.141     1.900    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[8]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.945 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.945    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[8]
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.831     1.201    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.125     1.326    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.092     1.418    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.741%)  route 0.249ns (57.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/Q
                         net (fo=4, routed)           0.249     2.008    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[0]
    SLICE_X15Y43         LUT5 (Prop_lut5_I4_O)        0.045     2.053 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[9]_i_1/O
                         net (fo=1, routed)           0.000     2.053    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[9]
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.831     1.201    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y43         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.125     1.326    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.092     1.418    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.392%)  route 0.286ns (60.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[19]/Q
                         net (fo=7, routed)           0.286     2.044    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[1]
    SLICE_X15Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[1]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.091     1.416    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.113%)  route 0.412ns (68.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/Q
                         net (fo=7, routed)           0.412     2.171    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[6]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.216 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[6]_i_1/O
                         net (fo=1, routed)           0.000     2.216    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[6]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.092     1.417    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.005%)  route 0.455ns (70.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[22]/Q
                         net (fo=7, routed)           0.455     2.214    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[4]
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.259 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[4]_i_1/O
                         net (fo=1, routed)           0.000     2.259    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[4]
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.829     1.199    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.120     1.444    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.444%)  route 0.468ns (71.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/Q
                         net (fo=7, routed)           0.468     2.227    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[5]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.272 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[5]_i_1/O
                         net (fo=1, routed)           0.000     2.272    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[5]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.092     1.417    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.795%)  route 0.483ns (72.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.562     1.617    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y42         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/Q
                         net (fo=8, routed)           0.483     2.241    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.286 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.286    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[0]
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.125     1.328    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092     1.420    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.770%)  route 0.484ns (72.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/Q
                         net (fo=7, routed)           0.484     2.243    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[2]
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.288 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[2]_i_1/O
                         net (fo=1, routed)           0.000     2.288    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[2]
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.092     1.417    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.959%)  route 0.559ns (75.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y43         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[21]/Q
                         net (fo=7, routed)           0.559     2.318    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[3]
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.363 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     2.363    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[3]
    SLICE_X18Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.125     1.325    
    SLICE_X18Y40         FDCE (Hold_fdce_C_D)         0.092     1.417    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.047%)  route 0.587ns (75.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.563     1.618    test_pound_FIR_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X14Y44         FDRE                                         r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_FIR_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=6, routed)           0.587     2.347    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[7]
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.392 r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.392    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/p_0_in[7]
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.829     1.199    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y39         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.125     1.324    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.121     1.445    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.642ns (9.631%)  route 6.024ns (90.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.485     9.653    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y0          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.557    12.469    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y0          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 0.642ns (9.702%)  route 5.975ns (90.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.436     9.604    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.557    12.469    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 0.642ns (9.927%)  route 5.825ns (90.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.286     9.454    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.556    12.468    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 0.642ns (10.087%)  route 5.723ns (89.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.184     9.352    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.556    12.468    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.642ns (10.165%)  route 5.674ns (89.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.135     9.303    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.555    12.467    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.642ns (10.669%)  route 5.375ns (89.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.836     9.004    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.555    12.467    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 0.642ns (10.713%)  route 5.351ns (89.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.811     8.980    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y9          FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.554    12.466    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y9          FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.795    11.546    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.642ns (10.803%)  route 5.301ns (89.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.762     8.930    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.551    12.463    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.642ns (10.995%)  route 5.197ns (89.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.658     8.826    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.551    12.463    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.642ns (11.088%)  route 5.148ns (88.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.539     5.044    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.168 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.609     8.777    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y15         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        1.550    12.462    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y15         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  2.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.209ns (12.996%)  route 1.399ns (87.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.742     2.514    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X40Y42         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.860     2.006    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X40Y42         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.125     2.131    
    SLICE_X40Y42         FDCE (Remov_fdce_C_CLR)     -0.092     2.039    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.209ns (12.189%)  route 1.506ns (87.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.849     2.620    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.854     2.000    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.209ns (11.748%)  route 1.570ns (88.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.913     2.685    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.854     2.000    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.209ns (11.290%)  route 1.642ns (88.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.985     2.757    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.854     2.000    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.209ns (11.141%)  route 1.667ns (88.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.010     2.781    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.856     2.002    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.209ns (10.994%)  route 1.692ns (89.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.035     2.806    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.854     2.000    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.209ns (10.991%)  route 1.693ns (89.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.035     2.807    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.854     2.000    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.209ns (10.520%)  route 1.778ns (89.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.121     2.892    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.852     1.998    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.209ns (10.332%)  route 1.814ns (89.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.157     2.928    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.848     1.994    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.125     2.119    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.207     1.912    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.209ns (10.146%)  route 1.851ns (89.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.657     1.727    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.772 f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.194     2.965    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_FIR_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1532, routed)        0.852     1.998    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_FIR_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.518ns (7.564%)  route 6.330ns (92.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.330     9.835    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X11Y49         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y49         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X11Y49         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y49         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y49         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y49         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y49         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y49         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[30]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y49         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[30]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.518ns (7.555%)  route 6.338ns (92.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         6.338     9.843    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y49         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y49         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y49         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.518ns (8.090%)  route 5.885ns (91.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.885     9.390    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X11Y46         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.507    10.699    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y46         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[23]/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X11Y46         FDCE (Recov_fdce_C_CLR)     -0.405    10.434    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.518ns (8.090%)  route 5.885ns (91.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.885     9.390    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X11Y46         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.507    10.699    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y46         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X11Y46         FDCE (Recov_fdce_C_CLR)     -0.405    10.434    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.518ns (8.132%)  route 5.852ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.852     9.357    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y48         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y48         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[20]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y48         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[20]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.518ns (8.132%)  route 5.852ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.852     9.357    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y48         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y48         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y48         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.518ns (8.132%)  route 5.852ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.852     9.357    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y48         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.508    10.700    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y48         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X12Y48         FDCE (Recov_fdce_C_CLR)     -0.319    10.521    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.518ns (8.534%)  route 5.552ns (91.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.679     2.987    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     3.505 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         5.552     9.057    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y46         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        1.507    10.699    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y46         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[21]/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X12Y46         FDCE (Recov_fdce_C_CLR)     -0.319    10.520    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  1.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.824%)  route 0.194ns (54.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.194     1.263    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[10]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.824%)  route 0.194ns (54.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.194     1.263    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[11]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.257     1.327    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X13Y41         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.257     1.327    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X13Y41         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[13]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.257     1.327    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X13Y41         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[14]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         0.257     1.327    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X13Y41         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.833     1.203    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[16]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.012%)  route 1.883ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         1.883     2.952    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.012%)  route 1.883ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         1.883     2.952    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.012%)  route 1.883ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         1.883     2.952    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.012%)  route 1.883ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.565     0.906    test_pound_FIR_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X10Y40         FDRE                                         r  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  test_pound_FIR_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=396, routed)         1.883     2.952    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y40         FDCE                                         f  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_FIR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_FIR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_FIR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1068, routed)        0.830     1.200    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y40         FDCE                                         r  test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    test_pound_FIR_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  2.107    





