module partsel_00631(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [25:3] x4;
  wire [31:3] x5;
  wire signed [0:26] x6;
  wire [28:6] x7;
  wire signed [0:24] x8;
  wire signed [29:1] x9;
  wire signed [2:29] x10;
  wire [2:27] x11;
  wire [1:29] x12;
  wire [4:29] x13;
  wire [30:1] x14;
  wire [30:5] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [4:25] p0 = 158415935;
  localparam [0:30] p1 = 407557745;
  localparam signed [6:29] p2 = 504136350;
  localparam signed [4:26] p3 = 69941028;
  assign x4 = x2[10 + s1 +: 7];
  assign x5 = x0[14 +: 4];
  assign x6 = p2;
  assign x7 = (p0 + {2{p1}});
  assign x8 = (p1[12 + s2 +: 2] ^ p0[21 -: 3]);
  assign x9 = x8[22 -: 3];
  assign x10 = (ctrl[1] && !ctrl[1] && ctrl[3] ? ((p3[2 + s3 +: 4] + (!ctrl[0] || ctrl[0] || ctrl[3] ? (p2 ^ x2[20]) : x6[13 + s1])) - p2) : (x5[22 -: 3] - x2[17 +: 1]));
  assign x11 = p1[17 + s2 +: 5];
  assign x12 = ((p3[15 +: 4] | {({x6[8], x10[12 + s0 -: 7]} ^ (x2 + p2[5 + s1])), (!ctrl[1] || !ctrl[0] && ctrl[2] ? (x1[8] ^ p1[10 + s0]) : (p2[6 + s2] ^ p0[22 + s1 +: 1]))}) | x2[15 +: 3]);
  assign x13 = x0;
  assign x14 = x0[17 -: 1];
  assign x15 = (x9 + x13[19 -: 1]);
  assign y0 = {(x10[2 + s2 +: 1] + x0), x8[10]};
  assign y1 = (ctrl[1] || !ctrl[3] && !ctrl[3] ? p0[13] : ({(((p3[22 + s3 +: 5] & x12[13]) + x14[14 +: 1]) | (p3[2 + s0 +: 4] ^ x6)), {p3[22 -: 2], p0[13 +: 3]}} ^ x12[2 + s3 -: 1]));
  assign y2 = {p2[4 + s2 -: 5], p3[29 + s1 -: 3]};
  assign y3 = {{(p1 | p2[13 +: 2]), p1[17 + s1 +: 2]}, (!ctrl[1] || !ctrl[0] && !ctrl[0] ? (ctrl[0] && !ctrl[3] && !ctrl[1] ? {x3[31 + s3 +: 5], (x12[0 + s2 -: 7] + x1[11])} : x5[12 + s1]) : ((p1 ^ (!ctrl[3] && !ctrl[1] && !ctrl[2] ? (x0 + (((p3 | x8[21 -: 4]) ^ p0[11 + s3 +: 4]) + x14[27 + s0 +: 7])) : x13[3 + s2 +: 3])) | x10))};
endmodule
