
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003581                       # Number of seconds simulated
sim_ticks                                  3580806522                       # Number of ticks simulated
final_tick                               530573245134                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174033                       # Simulator instruction rate (inst/s)
host_op_rate                                   220074                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308780                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887236                       # Number of bytes of host memory used
host_seconds                                 11596.64                       # Real time elapsed on the host
sim_insts                                  2018196057                       # Number of instructions simulated
sim_ops                                    2552120069                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       190336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               516736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       197504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            197504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1487                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4037                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1543                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1543                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1358353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88364450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1429845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53154506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144307154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1358353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1429845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2788199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55156289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55156289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55156289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1358353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88364450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1429845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53154506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199463444                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8587067                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3142691                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550239                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214357                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1297902                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240921                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333318                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9214                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17324167                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3142691                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1574239                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127839                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        574856                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619490                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        98659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8432908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.533345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4774202     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228751      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259299      3.07%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          478762      5.68%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214237      2.54%     70.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328070      3.89%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179939      2.13%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154284      1.83%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815364     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8432908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365980                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017472                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473083                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       526605                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491554                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35192                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906473                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534595                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2123                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20627806                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4931                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906473                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662486                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139903                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127249                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332894                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263898                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19826237                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4200                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141260                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1169                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27767944                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92344909                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92344909                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10707261                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4154                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2493                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           677578                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1849121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        12867                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       334507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18621837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14984126                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29064                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6296424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18863884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          769                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8432908                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.920923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2945878     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1779597     21.10%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1235574     14.65%     70.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847456     10.05%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       703017      8.34%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383962      4.55%     93.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377048      4.47%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86161      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74215      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8432908                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108564     76.70%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15609     11.03%     87.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17375     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12495294     83.39%     83.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212320      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493137      9.96%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781725      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14984126                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744964                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141550                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009447                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38571774                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24922556                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14551625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125676                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29503                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723778                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238491                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906473                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55465                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9163                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18625983                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1849121                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943708                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2460                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123640                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249544                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702652                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393570                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       281474                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145806                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082051                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752236                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712186                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14563230                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14551625                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526191                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26728038                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694598                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356412                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6344360                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217060                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7526435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631807                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161664                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2967838     39.43%     39.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050405     27.24%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840402     11.17%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419592      5.57%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429895      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169400      2.25%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       185418      2.46%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95264      1.27%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368221      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7526435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368221                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25784094                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38159399                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 154159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858707                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858707                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164542                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164542                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66095419                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117280                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078457                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8587067                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3125764                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2546250                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209250                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1264487                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1206215                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330585                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9279                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3115702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17259341                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3125764                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1536800                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3796717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1129105                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        628423                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1525790                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8456751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4660034     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330750      3.91%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269224      3.18%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          651311      7.70%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174692      2.07%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234370      2.77%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162905      1.93%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96133      1.14%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1877332     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8456751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364008                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009923                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3252405                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       614127                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3651042                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23609                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        915558                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529773                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20683135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        915558                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3490959                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109751                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       158862                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3431203                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       350409                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19954216                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          248                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140331                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27890107                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93174695                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93174695                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17096734                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10793347                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4213                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2542                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           982163                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1880806                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       975623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18972                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       312244                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18839984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14934371                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30848                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6500624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20026035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          818                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8456751                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2949804     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1816506     21.48%     56.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1170379     13.84%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       878150     10.38%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       762863      9.02%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398223      4.71%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       339485      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67548      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73793      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8456751                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88952     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20137     15.67%     84.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19380     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12410104     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208426      1.40%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1666      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492028      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       822147      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14934371                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739170                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128470                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38484805                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25345024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14552419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15062841                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57082                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       748044                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       249239                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        915558                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8208                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18844210                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1880806                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       975623                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2525                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120943                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14699266                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399205                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235099                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2200131                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2069789                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800926                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711791                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14562445                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14552419                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9467190                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26902552                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694690                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351907                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10019888                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12315184                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6529255                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212781                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7541193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2919713     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2092613     27.75%     66.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845340     11.21%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485450      6.44%     84.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387150      5.13%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161368      2.14%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190979      2.53%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94413      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364167      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7541193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10019888                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12315184                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859146                       # Number of memory references committed
system.switch_cpus1.commit.loads              1132762                       # Number of loads committed
system.switch_cpus1.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766366                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11099928                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251061                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364167                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26021296                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38605055                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10019888                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12315184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10019888                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857002                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857002                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66133312                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20088308                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19067942                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3396                       # number of misc regfile writes
system.l2.replacements                           4038                       # number of replacements
system.l2.tagsinuse                       8189.082326                       # Cycle average of tags in use
system.l2.total_refs                           609792                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12230                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.860343                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           185.573925                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     34.145718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1115.268909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     32.891040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    720.773732                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3093.454625                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3006.974377                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.136141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.087985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.377619                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.367062                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999644                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5039                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4154                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9198                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3935                       # number of Writeback hits
system.l2.Writeback_hits::total                  3935                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4206                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9310                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5099                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4206                       # number of overall hits
system.l2.overall_hits::total                    9310                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2472                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1485                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4035                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1487                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4037                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2472                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1487                       # number of overall misses
system.l2.overall_misses::total                  4037                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1733100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    112676774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1824698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     67693468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       183928040                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        78511                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         78511                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1733100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    112676774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1824698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67771979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        184006551                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1733100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    112676774                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1824698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67771979                       # number of overall miss cycles
system.l2.overall_miss_latency::total       184006551                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13233                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3935                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3935                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13347                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13347                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.329117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.304920                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017544                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.326509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.261198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302465                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.326509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.261198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302465                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45607.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45581.219256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45617.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45584.826936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45583.157373                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 39255.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39255.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45607.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45581.219256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45617.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45576.314055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45580.022541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45607.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45581.219256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45617.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45576.314055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45580.022541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1543                       # number of writebacks
system.l2.writebacks::total                      1543                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4035                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4037                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1513691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     98431310                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     59064451                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    160602167                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        67139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        67139                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1513691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     98431310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1592715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     59131590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160669306                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1513691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     98431310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1592715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     59131590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    160669306                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.329117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.304920                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.326509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.326509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302465                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39833.973684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39818.491100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39817.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39774.041077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39802.271871                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 33569.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 33569.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39833.973684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39818.491100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39817.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39765.696032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39799.184048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39833.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39818.491100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39817.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39765.696032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39799.184048                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.637771                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628158                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1948692.914397                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.637771                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063522                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819932                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619431                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619431                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619431                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2644698                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2644698                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2644698                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2644698                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2644698                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2644698                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619490                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619490                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619490                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619490                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619490                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619490                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44825.389831                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44825.389831                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44825.389831                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44825.389831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44825.389831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44825.389831                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2053709                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2053709                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2053709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2053709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2053709                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2053709                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48897.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48897.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48897.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48897.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48897.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48897.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7571                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581493                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7827                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21027.404242                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.501341                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.498659                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086731                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701553                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701553                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788284                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788284                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788284                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788284                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14527                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14753                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14753                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14753                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    468212109                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    468212109                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8821616                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8821616                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    477033725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    477033725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    477033725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    477033725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803037                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803037                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803037                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803037                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008182                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008182                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008182                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008182                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32230.474909                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32230.474909                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39033.699115                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39033.699115                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32334.692944                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32334.692944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32334.692944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32334.692944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1496                       # number of writebacks
system.cpu0.dcache.writebacks::total             1496                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7016                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7016                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          166                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7182                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7182                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7511                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7511                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7571                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7571                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    164502332                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    164502332                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1559837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1559837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    166062169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166062169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    166062169                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166062169                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004199                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004199                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004199                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004199                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21901.522034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21901.522034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25997.283333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25997.283333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21933.980848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21933.980848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21933.980848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21933.980848                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.548478                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999710715                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941185.854369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.548478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821392                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1525742                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1525742                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1525742                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1525742                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1525742                       # number of overall hits
system.cpu1.icache.overall_hits::total        1525742                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2565700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2565700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2565700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2565700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2565700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2565700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1525790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1525790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1525790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1525790                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1525790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1525790                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53452.083333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53452.083333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53452.083333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53452.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53452.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53452.083333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2027204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2027204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2027204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2027204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2027204                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2027204                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        49444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        49444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        49444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        49444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        49444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        49444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5693                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157426327                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5949                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26462.653723                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.046138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.953862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882993                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117007                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1062615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1062615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722289                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1784904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1784904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1784904                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1784904                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14398                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14913                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14913                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14913                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14913                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    518035931                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    518035931                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25691841                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25691841                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    543727772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    543727772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    543727772                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    543727772                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1077013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1077013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       722804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1799817                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1799817                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1799817                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1799817                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013368                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013368                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000713                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000713                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008286                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008286                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35979.714613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35979.714613                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 49887.069903                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49887.069903                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36459.986052                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36459.986052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36459.986052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36459.986052                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2439                       # number of writebacks
system.cpu1.dcache.writebacks::total             2439                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8759                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          461                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          461                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9220                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5639                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5693                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5693                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108740886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108740886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1307073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1307073                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110047959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110047959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110047959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110047959                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003163                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003163                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003163                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003163                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19283.718035                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19283.718035                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24205.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24205.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19330.398560                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19330.398560                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19330.398560                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19330.398560                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
