

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config11_s'
================================================================
* Date:           Sat Sep 27 22:09:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.554 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    120|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     42|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    162|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln813_18_fu_130_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln813_19_fu_192_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_20_fu_197_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln813_fu_186_p2     |         +|   0|  0|  15|           8|           3|
    |r_V_13_fu_92_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_12_fu_170_p2        |         -|   0|  0|  12|           1|          11|
    |r_V_14_fu_114_p2        |         -|   0|  0|  12|          11|          11|
    |r_V_fu_154_p2           |         -|   0|  0|  12|          11|          11|
    |sub_ln1273_fu_108_p2    |         -|   0|  0|  12|           1|          11|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 120|          67|          72|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|    8|         24|
    |ap_return_1  |  14|          3|    8|         24|
    |ap_return_2  |  14|          3|    8|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  42|          9|   24|         72|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln813_18_reg_235   |  8|   0|    8|          0|
    |ap_ce_reg              |  1|   0|    1|          0|
    |ap_return_0_int_reg    |  8|   0|    8|          0|
    |ap_return_1_int_reg    |  7|   0|    8|          1|
    |ap_return_2_int_reg    |  8|   0|    8|          0|
    |p_read_12_reg_220      |  8|   0|    8|          0|
    |trunc_ln1273_reg_225   |  7|   0|    7|          0|
    |trunc_ln818_7_reg_230  |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 55|   0|   56|          1|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11>|  return value|
|p_read       |   in|    8|     ap_none|                                                                     p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                    p_read1|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i8 %p_read_12"   --->   Operation 5 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i8 %p_read13"   --->   Operation 6 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read13, i3 0"   --->   Operation 7 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read13, i1 0"   --->   Operation 8 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i9 %shl_ln1273_6"   --->   Operation 9 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.63ns)   --->   "%r_V_13 = add i11 %shl_ln1273_5, i11 %sext_ln1273_9"   --->   Operation 10 'add' 'r_V_13' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_13, i32 3, i32 10"   --->   Operation 11 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%sub_ln1273 = sub i11 0, i11 %shl_ln1273_5"   --->   Operation 12 'sub' 'sub_ln1273' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.63ns)   --->   "%r_V_14 = sub i11 %sub_ln1273, i11 %sext_ln1273_8"   --->   Operation 13 'sub' 'r_V_14' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_14, i32 3, i32 10"   --->   Operation 14 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln813_18 = add i8 %trunc_ln818_6, i8 250"   --->   Operation 15 'add' 'add_ln813_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 16 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 17 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1273, i4 0"   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_12, i2 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i10 %shl_ln1273_s"   --->   Operation 20 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.63ns)   --->   "%r_V = sub i11 %shl_ln, i11 %sext_ln1273"   --->   Operation 21 'sub' 'r_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V, i32 3, i32 10"   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.63ns)   --->   "%r_V_12 = sub i11 0, i11 %shl_ln"   --->   Operation 23 'sub' 'r_V_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %r_V_12, i32 3, i32 10"   --->   Operation 24 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln813 = add i8 %trunc_ln818_s, i8 4"   --->   Operation 25 'add' 'add_ln813' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln813_19 = add i8 %add_ln813_18, i8 %trunc_ln"   --->   Operation 26 'add' 'add_ln813_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln813_20 = add i8 %trunc_ln818_7, i8 2"   --->   Operation 27 'add' 'add_ln813_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%newret = insertvalue i24 <undef>, i8 %add_ln813_19"   --->   Operation 28 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i24 %newret, i8 %add_ln813"   --->   Operation 29 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i24 %newret2, i8 %add_ln813_20"   --->   Operation 30 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i24 %newret4"   --->   Operation 31 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read13               (read             ) [ 000]
p_read_12              (read             ) [ 011]
trunc_ln1273           (trunc            ) [ 011]
sext_ln1273_8          (sext             ) [ 000]
shl_ln1273_5           (bitconcatenate   ) [ 000]
shl_ln1273_6           (bitconcatenate   ) [ 000]
sext_ln1273_9          (sext             ) [ 000]
r_V_13                 (add              ) [ 000]
trunc_ln818_6          (partselect       ) [ 000]
sub_ln1273             (sub              ) [ 000]
r_V_14                 (sub              ) [ 000]
trunc_ln818_7          (partselect       ) [ 011]
add_ln813_18           (add              ) [ 011]
specpipeline_ln33      (specpipeline     ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
shl_ln1273_s           (bitconcatenate   ) [ 000]
sext_ln1273            (sext             ) [ 000]
r_V                    (sub              ) [ 000]
trunc_ln               (partselect       ) [ 000]
r_V_12                 (sub              ) [ 000]
trunc_ln818_s          (partselect       ) [ 000]
add_ln813              (add              ) [ 000]
add_ln813_19           (add              ) [ 000]
add_ln813_20           (add              ) [ 000]
newret                 (insertvalue      ) [ 000]
newret2                (insertvalue      ) [ 000]
newret4                (insertvalue      ) [ 000]
ret_ln813              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read13_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_12_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln1273_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1273/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln1273_8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="shl_ln1273_5_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="shl_ln1273_6_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln1273_9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_V_13_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln818_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="11" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="5" slack="0"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_ln1273_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1273/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_V_14_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln818_7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="0" index="3" bw="5" slack="0"/>
<pin id="125" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_7/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln813_18_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_18/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="shl_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln1273_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="1"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln1273_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_V_12_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln818_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln813_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln813_19_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_19/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln813_20_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_20/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="newret_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="newret2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="newret4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_read_12_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="225" class="1005" name="trunc_ln1273_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1273 "/>
</bind>
</comp>

<comp id="230" class="1005" name="trunc_ln818_7_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln813_18_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="52" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="52" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="72" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="72" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="68" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="98" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="136" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="136" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="160" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="186" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="197" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="58" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="228"><net_src comp="64" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="233"><net_src comp="120" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="238"><net_src comp="130" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
 - Input state : 
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11> : p_read | {1 }
	Port: dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11> : p_read1 | {1 }
  - Chain level:
	State 1
		sext_ln1273_9 : 1
		r_V_13 : 2
		trunc_ln818_6 : 3
		sub_ln1273 : 1
		r_V_14 : 2
		trunc_ln818_7 : 3
		add_ln813_18 : 4
	State 2
		sext_ln1273 : 1
		r_V : 2
		trunc_ln : 3
		r_V_12 : 1
		trunc_ln818_s : 2
		add_ln813 : 3
		add_ln813_19 : 4
		newret : 5
		newret2 : 6
		newret4 : 7
		ret_ln813 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     r_V_13_fu_92     |    0    |    12   |
|          |  add_ln813_18_fu_130 |    0    |    15   |
|    add   |   add_ln813_fu_186   |    0    |    15   |
|          |  add_ln813_19_fu_192 |    0    |    15   |
|          |  add_ln813_20_fu_197 |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   sub_ln1273_fu_108  |    0    |    12   |
|    sub   |     r_V_14_fu_114    |    0    |    12   |
|          |      r_V_fu_154      |    0    |    12   |
|          |     r_V_12_fu_170    |    0    |    12   |
|----------|----------------------|---------|---------|
|   read   |  p_read13_read_fu_52 |    0    |    0    |
|          | p_read_12_read_fu_58 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln1273_fu_64  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  sext_ln1273_8_fu_68 |    0    |    0    |
|   sext   |  sext_ln1273_9_fu_88 |    0    |    0    |
|          |  sext_ln1273_fu_150  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  shl_ln1273_5_fu_72  |    0    |    0    |
|bitconcatenate|  shl_ln1273_6_fu_80  |    0    |    0    |
|          |     shl_ln_fu_136    |    0    |    0    |
|          |  shl_ln1273_s_fu_143 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln818_6_fu_98 |    0    |    0    |
|partselect| trunc_ln818_7_fu_120 |    0    |    0    |
|          |    trunc_ln_fu_160   |    0    |    0    |
|          | trunc_ln818_s_fu_176 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     newret_fu_202    |    0    |    0    |
|insertvalue|    newret2_fu_208    |    0    |    0    |
|          |    newret4_fu_214    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   120   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln813_18_reg_235|    8   |
|  p_read_12_reg_220  |    8   |
| trunc_ln1273_reg_225|    7   |
|trunc_ln818_7_reg_230|    8   |
+---------------------+--------+
|        Total        |   31   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   120  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   120  |
+-----------+--------+--------+
