#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep  9 22:09:19 2017
# Process ID: 21640
# Current directory: /home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.runs/xor_gate_xor_component_0_0_synth_1
# Command line: vivado -log xor_gate_xor_component_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xor_gate_xor_component_0_0.tcl
# Log file: /home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.runs/xor_gate_xor_component_0_0_synth_1/xor_gate_xor_component_0_0.vds
# Journal file: /home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.runs/xor_gate_xor_component_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source xor_gate_xor_component_0_0.tcl -notrace
Command: synth_design -top xor_gate_xor_component_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21664 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.645 ; gain = 55.992 ; free physical = 652 ; free virtual = 2777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xor_gate_xor_component_0_0' [/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/bd/xor_gate/ip/xor_gate_xor_component_0_0/synth/xor_gate_xor_component_0_0.vhd:64]
INFO: [Synth 8-3491] module 'xor_component' declared at '/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/new/xor_component.vhd:34' bound to instance 'U0' of component 'xor_component' [/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/bd/xor_gate/ip/xor_gate_xor_component_0_0/synth/xor_gate_xor_component_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xor_component' [/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/new/xor_component.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_component' (1#1) [/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/new/xor_component.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_gate_xor_component_0_0' (2#1) [/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.srcs/sources_1/bd/xor_gate/ip/xor_gate_xor_component_0_0/synth/xor_gate_xor_component_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.145 ; gain = 96.492 ; free physical = 661 ; free virtual = 2787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.145 ; gain = 96.492 ; free physical = 661 ; free virtual = 2787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.148 ; gain = 104.496 ; free physical = 661 ; free virtual = 2787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.156 ; gain = 112.504 ; free physical = 653 ; free virtual = 2779
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xor_component 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 513 ; free virtual = 2639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 513 ; free virtual = 2639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 512 ; free virtual = 2638
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.734 ; gain = 216.082 ; free physical = 513 ; free virtual = 2639
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.742 ; gain = 216.082 ; free physical = 513 ; free virtual = 2639
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1400.750 ; gain = 315.680 ; free physical = 457 ; free virtual = 2582
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.runs/xor_gate_xor_component_0_0_synth_1/xor_gate_xor_component_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1805.270 ; gain = 404.520 ; free physical = 131 ; free virtual = 2205
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob Electronics/Assignment 1/assignment_1.runs/xor_gate_xor_component_0_0_synth_1/xor_gate_xor_component_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1805.270 ; gain = 0.000 ; free physical = 149 ; free virtual = 2203
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 22:09:54 2017...
