

================================================================
== Vitis HLS Report for 'calc_converge_double_s'
================================================================
* Date:           Tue Apr  4 19:45:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.392 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     106|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      138|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      138|     180|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |ddiv_64ns_64ns_64_5_no_dsp_1_U506   |ddiv_64ns_64ns_64_5_no_dsp_1   |        0|   0|  0|    0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U505  |dmul_64ns_64ns_64_1_max_dsp_1  |        0|   8|  0|  106|    0|
    |dsqrt_64ns_64ns_64_3_no_dsp_1_U507  |dsqrt_64ns_64ns_64_3_no_dsp_1  |        0|   0|  0|    0|    0|
    +------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |Total                               |                               |        0|   8|  0|  106|    0|
    +------------------------------------+-------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  54|         10|    1|         10|
    |ap_done            |   9|          2|    1|          2|
    |conv_strm37_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  72|         14|    3|         14|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   9|   0|    9|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |tmp_reg_99       |  64|   0|   64|          0|
    |x_assign_reg_94  |  64|   0|   64|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 138|   0|  138|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  calc_converge<double>|  return value|
|alpha               |   in|   64|     ap_none|                  alpha|        scalar|
|beta                |   in|   64|     ap_none|                   beta|        scalar|
|gamma               |   in|   64|     ap_none|                  gamma|        scalar|
|conv_strm37_din     |  out|   64|     ap_fifo|            conv_strm37|       pointer|
|conv_strm37_full_n  |   in|    1|     ap_fifo|            conv_strm37|       pointer|
|conv_strm37_write   |  out|    1|     ap_fifo|            conv_strm37|       pointer|
+--------------------+-----+-----+------------+-----------------------+--------------+

