## Autogenerated by LLVM configuration.
# Do not edit!
set target_triplet "x86_64-apple-darwin11.4.0"
set TARGETS_TO_BUILD " ARM CellSPU CppBackend Hexagon Mips MBlaze MSP430 PowerPC PTX Sparc X86 XCore"
set llvmshlibdir "/Users/lipa/fractalstream/external/llvm-proj/lib/$(CONFIGURATION)$(EFFECTIVE_PLATFORM_NAME)"
set llvm_bindings ""
set srcroot "/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1"
set objroot "/Users/lipa/fractalstream/external/llvm-proj"
set srcdir "/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1"
set objdir "/Users/lipa/fractalstream/external/llvm-proj"
set link ""
set shlibext ".dylib"
set ocamlopt ""
set valgrind ""
set grep ""
set gas ""
