Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Jun 26 22:29:47 2018
| Host             : DESKTOP-I8G06M9 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.331 |
| Dynamic (W)              | 1.203 |
| Device Static (W)        | 0.128 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 69.6  |
| Junction Temperature (C) | 40.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     6171 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1972 |     17600 |           11.20 |
|   CARRY4                 |    <0.001 |      137 |      4400 |            3.11 |
|   Register               |    <0.001 |     2905 |     35200 |            8.25 |
|   F7/F8 Muxes            |    <0.001 |       28 |     17600 |            0.16 |
|   LUT as Distributed RAM |    <0.001 |       20 |      6000 |            0.33 |
|   LUT as Shift Register  |    <0.001 |      126 |      6000 |            2.10 |
|   Others                 |     0.000 |      559 |       --- |             --- |
| Signals                  |     0.003 |     4596 |       --- |             --- |
| Block RAM                |     0.009 |       46 |        60 |           76.67 |
| I/O                      |     0.001 |       26 |        54 |           48.15 |
| PS7                      |     1.175 |        1 |       --- |             --- |
| Static Power             |     0.128 |          |           |                 |
| Total                    |     1.331 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.026 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.691 |       0.664 |      0.026 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                            |     1.203 |
|   design_1_i                                                                                |     1.202 |
|     axi_dma_0                                                                               |     0.006 |
|       U0                                                                                    |     0.006 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                     |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                            |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                   |     0.005 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                 |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                           |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                             |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                         |    <0.001 |
|               I_DATA_FIFO                                                                   |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                 |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                         |    <0.001 |
|                     inst_fifo_gen                                                           |    <0.001 |
|                       gconvfifo.rf                                                          |    <0.001 |
|                         grf.rf                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                             gr1.gr1_int.rfwft                                               |    <0.001 |
|                             grss.rsts                                                       |    <0.001 |
|                               c1                                                            |    <0.001 |
|                               c2                                                            |    <0.001 |
|                             rpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                             gwss.wsts                                                       |    <0.001 |
|                               c0                                                            |    <0.001 |
|                               c1                                                            |    <0.001 |
|                             wpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                             |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                        |    <0.001 |
|                               inst_blk_mem_gen                                              |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                                   valid.cstr                                                |    <0.001 |
|                                     ramloop[0].ram.r                                        |    <0.001 |
|                                       prim_noinit.ram                                       |    <0.001 |
|                                     ramloop[1].ram.r                                        |    <0.001 |
|                                       prim_noinit.ram                                       |    <0.001 |
|                                     ramloop[2].ram.r                                        |    <0.001 |
|                                       prim_noinit.ram                                       |    <0.001 |
|               I_XD_FIFO                                                                     |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                         |    <0.001 |
|                     inst_fifo_gen                                                           |    <0.001 |
|                       gconvfifo.rf                                                          |    <0.001 |
|                         grf.rf                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                             grhf.rhf                                                        |    <0.001 |
|                             grss.gdc.dc                                                     |    <0.001 |
|                               gsym_dc.dc                                                    |    <0.001 |
|                             grss.rsts                                                       |    <0.001 |
|                             rpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                             gwss.wsts                                                       |    <0.001 |
|                             wpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                             |    <0.001 |
|                             gdm.dm_gen.dm                                                   |    <0.001 |
|                               RAM_reg_0_7_0_5                                               |    <0.001 |
|                               RAM_reg_0_7_12_12                                             |    <0.001 |
|                               RAM_reg_0_7_6_11                                              |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                           |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                          |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                            |     0.001 |
|                 I_MSSAI_SKID_BUF                                                            |    <0.001 |
|                 I_TSTRB_FIFO                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|                 SLICE_INSERTION                                                             |    <0.001 |
|               I_DRE_CNTL_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_ADDR_CNTL                                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_CMD_STATUS                                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                            |    <0.001 |
|               I_CMD_FIFO                                                                    |    <0.001 |
|             I_RESET                                                                         |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                            |    <0.001 |
|             I_WR_DATA_CNTL                                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_WR_STATUS_CNTLR                                                               |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|         I_RST_MODULE                                                                        |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                        |    <0.001 |
|           REG_HRD_RST                                                                       |    <0.001 |
|           REG_HRD_RST_OUT                                                                   |    <0.001 |
|     axi_gpio_0                                                                              |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     axi_gpio_1                                                                              |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     axi_interconnect_0                                                                      |     0.001 |
|       s00_couplers                                                                          |     0.001 |
|         auto_pc                                                                             |     0.001 |
|           inst                                                                              |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                    |     0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.001 |
|                 USE_BURSTS.cmd_queue                                                        |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|     axis_data_fifo_0                                                                        |     0.007 |
|       inst                                                                                  |     0.007 |
|         gen_fifo_generator.fifo_generator_inst                                              |     0.007 |
|           inst_fifo_gen                                                                     |     0.007 |
|             gaxis_fifo.gaxisf.axisf                                                         |     0.007 |
|               grf.rf                                                                        |     0.007 |
|                 gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                   gr1.gdcf.dc                                                               |    <0.001 |
|                     dc                                                                      |    <0.001 |
|                   gr1.gr1_int.rfwft                                                         |    <0.001 |
|                   grss.rsts                                                                 |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                     c2                                                                      |    <0.001 |
|                   rpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                   gwss.wsts                                                                 |    <0.001 |
|                     c0                                                                      |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                   wpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                       |     0.006 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.006 |
|                     inst_blk_mem_gen                                                        |     0.006 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                  |     0.006 |
|                         valid.cstr                                                          |     0.006 |
|                           has_mux_b.B                                                       |    <0.001 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[10].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[11].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[12].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[13].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[14].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[15].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[16].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[17].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[18].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[19].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[20].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[21].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[22].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[23].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[24].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[25].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[26].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[27].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[28].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[8].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[9].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                 rstblk                                                                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|     axis_data_fifo_1                                                                        |     0.005 |
|       inst                                                                                  |     0.005 |
|         gen_fifo_generator.fifo_generator_inst                                              |     0.005 |
|           inst_fifo_gen                                                                     |     0.005 |
|             gaxis_fifo.gaxisf.axisf                                                         |     0.005 |
|               grf.rf                                                                        |     0.005 |
|                 gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                   gr1.gdcf.dc                                                               |    <0.001 |
|                     dc                                                                      |    <0.001 |
|                   gr1.gr1_int.rfwft                                                         |    <0.001 |
|                   grss.rsts                                                                 |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                     c2                                                                      |    <0.001 |
|                   rpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                   gwss.wsts                                                                 |    <0.001 |
|                     c0                                                                      |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                   wpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                       |     0.004 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.004 |
|                     inst_blk_mem_gen                                                        |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                  |     0.004 |
|                         valid.cstr                                                          |     0.004 |
|                           has_mux_b.B                                                       |    <0.001 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[10].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[11].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[12].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[13].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[14].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[8].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[9].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                 rstblk                                                                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|     fifo_dma_synchro_0                                                                      |    <0.001 |
|       U0                                                                                    |    <0.001 |
|     first_demux_0                                                                           |    <0.001 |
|       U0                                                                                    |    <0.001 |
|     processing_system7_0                                                                    |     1.176 |
|       inst                                                                                  |     1.176 |
|     ps7_0_axi_periph                                                                        |     0.005 |
|       s00_couplers                                                                          |     0.004 |
|         auto_pc                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.004 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.002 |
|                 ar_pipe                                                                     |    <0.001 |
|                 aw_pipe                                                                     |    <0.001 |
|                 b_pipe                                                                      |    <0.001 |
|                 r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |    <0.001 |
|         inst                                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                          |    <0.001 |
|             addr_arbiter_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                    |    <0.001 |
|             reg_slice_r                                                                     |    <0.001 |
|             splitter_ar                                                                     |    <0.001 |
|             splitter_aw                                                                     |    <0.001 |
|     rst_ps7_0_50M                                                                           |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     xlconstant_0                                                                            |     0.000 |
+---------------------------------------------------------------------------------------------+-----------+


