________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_region_place.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'tseng.4.circuit'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_region_place.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_region_place.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.00521 bb_cost: 87.0796 td_cost: 1.64419e-07 delay_cost: 4.62735e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.16501 0.98643    87.2077 1.5068e-07 4.5775e-07 2.8867e-10  7.8244  0.9961  0.0149 13.0000  1.000     20616  0.500
[vpr] 0.08251 0.97189    87.5690 1.5196e-07 4.5854e-07 2.8935e-10  7.7560  0.9951  0.0148 13.0000  1.000     41232  0.500
[vpr] 0.04125 0.99462    87.0057 1.4889e-07 4.5655e-07 2.8406e-10  7.8927  0.9865  0.0138 13.0000  1.000     61848  0.500
[vpr] 0.02063 0.96852    86.6371 1.5284e-07 4.5569e-07 2.9067e-10  7.6193  0.9758  0.0160 13.0000  1.000     82464  0.500
[vpr] 0.01031 0.98202    85.7805 1.5367e-07 4.5324e-07 2.853e-10   7.4141  0.9499  0.0147 13.0000  1.000    103080  0.900
[vpr] 0.00928 0.99329    85.2037 1.5114e-07 4.5112e-07 2.8039e-10  7.5509  0.9413  0.0149 13.0000  1.000    123696  0.900
[vpr] 0.00835 0.97751    85.1016 1.5453e-07 4.5065e-07 2.8538e-10  7.4141  0.9364  0.0157 13.0000  1.000    144312  0.900
[vpr] 0.00752 1.00174    84.9790 1.5563e-07 4.5079e-07 2.8035e-10  7.2774  0.9281  0.0131 13.0000  1.000    164928  0.900
[vpr] 0.00677 0.98943    84.3175 1.544e-07  4.4939e-07 2.8142e-10  7.2090  0.9189  0.0160 13.0000  1.000    185544  0.900
[vpr] 0.00609 0.98262    84.1887 1.5595e-07 4.4872e-07 2.8133e-10  7.2090  0.9131  0.0138 13.0000  1.000    206160  0.900
[vpr] 0.00548 0.99233    83.2550 1.4768e-07 4.4531e-07 2.789e-10   7.4825  0.8982  0.0148 13.0000  1.000    226776  0.900
[vpr] 0.00493 1.00379    83.2381 1.5778e-07 4.4496e-07 2.7417e-10  6.9356  0.8858  0.0141 13.0000  1.000    247392  0.900
[vpr] 0.00444 0.99303    82.7358 1.5137e-07 4.4385e-07 2.7937e-10  7.2090  0.8759  0.0155 13.0000  1.000    268008  0.900
[vpr] 0.00400 0.99172    82.1148 1.5392e-07 4.4227e-07 2.7485e-10  7.0723  0.8626  0.0162 13.0000  1.000    288624  0.900
[vpr] 0.00360 0.97450    81.4525 1.5464e-07 4.4034e-07 2.8069e-10  7.0039  0.8462  0.0129 13.0000  1.000    309240  0.900
[vpr] 0.00324 0.99036    80.9349 1.5156e-07 4.384e-07  2.7182e-10  7.0039  0.8283  0.0162 13.0000  1.000    329856  0.900
[vpr] 0.00291 0.99039    80.0803 1.4907e-07 4.3502e-07 2.7399e-10  7.0723  0.7994  0.0142 13.0000  1.000    350472  0.950
[vpr] 0.00277 0.98180    79.4397 1.4252e-07 4.3313e-07 2.7408e-10  7.4141  0.7984  0.0173 13.0000  1.000    371088  0.950
[vpr] 0.00263 1.00622    78.5723 1.4421e-07 4.3217e-07 2.7152e-10  7.2090  0.7784  0.0184 13.0000  1.000    391704  0.950
[vpr] 0.00250 0.96760    78.3669 1.4822e-07 4.3176e-07 2.7297e-10  7.0039  0.7777  0.0172 13.0000  1.000    412320  0.950
[vpr] 0.00237 1.00279    76.7147 1.4231e-07 4.2625e-07 2.6602e-10  7.1407  0.7504  0.0193 13.0000  1.000    432936  0.950
[vpr] 0.00225 0.98613    78.0065 1.4775e-07 4.2961e-07 2.7182e-10  7.0039  0.7560  0.0115 13.0000  1.000    453552  0.950
[vpr] 0.00214 1.00098    76.5083 1.5076e-07 4.2586e-07 2.6611e-10  6.6511  0.7414  0.0100 13.0000  1.000    474168  0.950
[vpr] 0.00203 0.98471    75.7120 1.3949e-07 4.2457e-07 2.6598e-10  7.2774  0.7252  0.0178 13.0000  1.000    494784  0.950
[vpr] 0.00193 0.98426    75.4665 1.4465e-07 4.2301e-07 2.6483e-10  6.9356  0.7096  0.0140 13.0000  1.000    515400  0.950
[vpr] 0.00184 0.97407    74.6146 1.4215e-07 4.2044e-07 2.6487e-10  6.9355  0.6992  0.0193 13.0000  1.000    536016  0.950
[vpr] 0.00174 0.99964    73.1933 1.4724e-07 4.1787e-07 2.6048e-10  6.5937  0.6756  0.0125 13.0000  1.000    556632  0.950
[vpr] 0.00166 1.01386    73.1199 1.4409e-07 4.1681e-07 2.589e-10   6.7304  0.6664  0.0180 13.0000  1.000    577248  0.950
[vpr] 0.00157 0.98285    72.5181 1.3956e-07 4.1511e-07 2.5834e-10  6.9356  0.6570  0.0127 13.0000  1.000    597864  0.950
[vpr] 0.00150 0.97230    71.3142 1.3732e-07 4.1098e-07 2.5898e-10  6.9356  0.6396  0.0130 13.0000  1.000    618480  0.950
[vpr] 0.00142 0.97471    69.7586 1.34e-07   4.0711e-07 2.5672e-10  7.0039  0.6161  0.0127 13.0000  1.000    639096  0.950
[vpr] 0.00135 1.01160    69.6110 1.3554e-07 4.0578e-07 2.5216e-10  6.8672  0.6099  0.0134 13.0000  1.000    659712  0.950
[vpr] 0.00128 0.97165    69.2368 1.3738e-07 4.0439e-07 2.5625e-10  6.7988  0.6023  0.0169 13.0000  1.000    680328  0.950
[vpr] 0.00122 1.00218    68.3409 1.3563e-07 4.0367e-07 2.493e-10   6.7988  0.5854  0.0136 13.0000  1.000    700944  0.950
[vpr] 0.00116 0.98211    67.3092 1.3459e-07 4.0103e-07 2.5259e-10  6.8672  0.5706  0.0114 13.0000  1.000    721560  0.950
[vpr] 0.00110 0.99436    66.2034 1.3625e-07 3.9778e-07 2.49e-10    6.5937  0.5481  0.0115 13.0000  1.000    742176  0.950
[vpr] 0.00104 0.96848    65.3099 1.3753e-07 3.9446e-07 2.4883e-10  6.4570  0.5492  0.0082 13.0000  1.000    762792  0.950
[vpr] 0.00099 0.99208    64.5319 1.3597e-07 3.9243e-07 2.4397e-10  6.4570  0.5284  0.0102 13.0000  1.000    783408  0.950
[vpr] 0.00094 0.98770    63.4348 1.3159e-07 3.8916e-07 2.4516e-10  6.6621  0.5096  0.0077 13.0000  1.000    804024  0.950
[vpr] 0.00090 0.99366    62.8652 1.317e-07  3.8836e-07 2.4269e-10  6.5937  0.4977  0.0095 13.0000  1.000    824640  0.950
[vpr] 0.00085 0.98534    62.7321 1.3085e-07 3.9006e-07 2.4836e-10  6.7304  0.4843  0.0083 13.0000  1.000    845256  0.950
[vpr] 0.00081 0.98614    62.1109 1.2374e-07 3.8542e-07 2.4188e-10  7.0723  0.4723  0.0071 13.0000  1.000    865872  0.950
[vpr] 0.00077 1.01034    61.2338 1.3333e-07 3.8548e-07 2.3779e-10  6.4570  0.4534  0.0080 13.0000  1.000    886488  0.950
[vpr] 0.00073 0.99289    61.3827 1.2939e-07 3.8526e-07 2.4197e-10  6.7304  0.4449  0.0076 13.0000  1.000    907104  0.950
[vpr] 0.00069 0.98985    60.0673 1.2827e-07 3.8573e-07 2.4175e-10  6.7304  0.4284  0.0080 13.0000  1.000    927720  0.950
[vpr] 0.00066 0.99766    60.0112 1.2004e-07 3.8238e-07 2.383e-10   6.6621  0.4426  0.0058 12.8493  1.088    948336  0.950
[vpr] 0.00063 0.99464    59.1976 1.1848e-07 3.8028e-07 2.3719e-10  6.7304  0.4268  0.0109 12.8829  1.068    968952  0.950
[vpr] 0.00059 0.97019    58.4646 1.1126e-07 3.7723e-07 2.3975e-10  6.4570  0.4312  0.0098 12.7123  1.168    989568  0.950
[vpr] 0.00056 0.98760    56.8344 1.0552e-07 3.7467e-07 2.3318e-10  6.3886  0.3979  0.0066 12.6006  1.233   1010184  0.950
[vpr] 0.00054 0.98509    55.8412 8.173e-08  3.7361e-07 2.3544e-10  6.5253  0.3798  0.0070 12.0707  1.542   1030800  0.950
[vpr] 0.00051 1.00158    56.1137 6.1202e-08 3.7364e-07 2.3122e-10  6.5253  0.3829  0.0060 11.3441  1.966   1051416  0.950
[vpr] 0.00048 1.00047    56.1892 5.2318e-08 3.7476e-07 2.3437e-10  6.3886  0.3986  0.0047 10.6958  2.344   1072032  0.950
[vpr] 0.00046 0.99322    55.6559 4.639e-08  3.7452e-07 2.3164e-10  6.3886  0.3841  0.0096 10.2533  2.602   1092648  0.950
[vpr] 0.00044 1.00776    54.4344 4.1941e-08 3.716e-07  2.3139e-10  6.3202  0.3817  0.0051  9.6798  2.937   1113264  0.950
[vpr] 0.00041 0.99909    54.0839 3.7561e-08 3.7426e-07 2.3113e-10  6.3886  0.3727  0.0051  9.1154  3.266   1133880  0.950
[vpr] 0.00039 1.00362    54.6437 3.3535e-08 3.738e-07  2.3198e-10  6.3886  0.3983  0.0074  8.5021  3.624   1154496  0.950
[vpr] 0.00037 0.99560    53.4905 2.9928e-08 3.7422e-07 2.3352e-10  6.5253  0.3701  0.0038  8.1479  3.830   1175112  0.950
[vpr] 0.00036 0.99761    53.4787 2.9199e-08 3.704e-07  2.3241e-10  6.3886  0.3870  0.0035  7.5787  4.162   1195728  0.950
[vpr] 0.00034 0.99618    53.0250 2.7459e-08 3.7114e-07 2.3164e-10  6.3886  0.3741  0.0047  7.1769  4.397   1216344  0.950
[vpr] 0.00032 0.99164    51.7543 2.6154e-08 3.6976e-07 2.3203e-10  6.3886  0.3911  0.0050  6.7042  4.673   1236960  0.950
[vpr] 0.00030 1.00326    51.2756 2.5366e-08 3.684e-07  2.2891e-10  6.3886  0.3728  0.0038  6.3763  4.864   1257576  0.950
[vpr] 0.00029 1.00393    51.3635 2.4234e-08 3.6987e-07 2.3147e-10  6.3886  0.3955  0.0030  5.9480  5.114   1278192  0.950
[vpr] 0.00028 1.00067    50.9087 2.3993e-08 3.6745e-07 2.287e-10   6.3886  0.3981  0.0025  5.6831  5.268   1298808  0.950
[vpr] 0.00026 0.99511    49.9990 2.347e-08  3.6744e-07 2.2815e-10  6.3886  0.3767  0.0033  5.4452  5.407   1319424  0.950
[vpr] 0.00025 0.99635    49.7618 2.2864e-08 3.6821e-07 2.3156e-10  6.3886  0.3603  0.0032  5.1008  5.608   1340040  0.950
[vpr] 0.00024 1.00363    49.6107 2.1969e-08 3.6675e-07 2.2819e-10  6.3886  0.3836  0.0029  4.6940  5.845   1360656  0.950
[vpr] 0.00022 0.99431    48.8691 2.1299e-08 3.6592e-07 2.2751e-10  6.3886  0.3720  0.0035  4.4294  6.000   1381272  0.950
[vpr] 0.00021 0.99949    48.6467 2.0629e-08 3.6354e-07 2.2862e-10  6.3886  0.3590  0.0026  4.1284  6.175   1401888  0.950
[vpr] 0.00020 0.99215    48.1917 2.029e-08  3.661e-07  2.281e-10   6.3886  0.3919  0.0035  3.7940  6.370   1422504  0.950
[vpr] 0.00019 1.00465    47.9027 2.0093e-08 3.6723e-07 2.2763e-10  6.3886  0.3862  0.0029  3.6114  6.477   1443120  0.950
[vpr] 0.00018 0.99400    47.7284 1.9914e-08 3.6433e-07 2.3041e-10  6.3886  0.3773  0.0025  3.4171  6.590   1463736  0.950
[vpr] 0.00017 1.00017    47.6034 1.9544e-08 3.6416e-07 2.2844e-10  6.3886  0.3602  0.0021  3.2030  6.715   1484352  0.950
[vpr] 0.00016 0.99750    47.3861 1.9283e-08 3.6523e-07 2.255e-10   6.3886  0.4094  0.0022  2.9474  6.864   1504968  0.950
[vpr] 0.00016 0.99665    46.9438 1.904e-08  3.6375e-07 2.2682e-10  6.3886  0.3902  0.0023  2.8573  6.917   1525584  0.950
[vpr] 0.00015 0.99751    46.6658 1.8845e-08 3.6253e-07 2.2499e-10  6.3886  0.3790  0.0024  2.7151  7.000   1546200  0.950
[vpr] 0.00014 0.99517    46.5073 1.8831e-08 3.6375e-07 2.2682e-10  6.3886  0.3648  0.0031  2.5494  7.096   1566816  0.950
[vpr] 0.00013 0.99918    46.2586 1.8462e-08 3.6194e-07 2.2401e-10  6.3886  0.3523  0.0016  2.3577  7.208   1587432  0.950
[vpr] 0.00013 0.99918    46.2131 1.8228e-08 3.6211e-07 2.2691e-10  6.3886  0.3421  0.0020  2.1509  7.329   1608048  0.950
[vpr] 0.00012 0.99753    46.1072 1.8042e-08 3.6551e-07 2.2499e-10  6.3886  0.4001  0.0018  1.9403  7.451   1628664  0.950
[vpr] 0.00012 0.99448    45.9519 1.7997e-08 3.6338e-07 2.287e-10   6.3886  0.3917  0.0021  1.8629  7.497   1649280  0.950
[vpr] 0.00011 0.99806    45.6882 1.7849e-08 3.6284e-07 2.2823e-10  6.3886  0.3821  0.0016  1.7729  7.549   1669896  0.950
[vpr] 0.00010 0.99762    45.5793 1.7739e-08 3.6266e-07 2.2674e-10  6.3886  0.3656  0.0014  1.6703  7.609   1690512  0.950
[vpr] 0.00010 0.99905    45.3601 1.7591e-08 3.6049e-07 2.2614e-10  6.3886  0.3442  0.0011  1.5461  7.681   1711128  0.950
[vpr] 0.00009 0.99977    45.2442 1.7489e-08 3.5991e-07 2.2704e-10  6.3886  0.3349  0.0011  1.3979  7.768   1731744  0.950
[vpr] 0.00009 0.99832    45.1019 1.7307e-08 3.6037e-07 2.2537e-10  6.3886  0.3159  0.0012  1.2510  7.854   1752360  0.950
[vpr] 0.00008 0.99766    45.0533 1.717e-08  3.6238e-07 2.2435e-10  6.3886  0.3115  0.0009  1.0958  7.944   1772976  0.950
[vpr] 0.00008 0.99745    44.8607 1.7043e-08 3.6066e-07 2.258e-10   6.3886  0.2943  0.0015  1.0000  8.000   1793592  0.950
[vpr] 0.00008 0.99679    44.7111 1.7061e-08 3.594e-07  2.2358e-10  6.3886  0.2777  0.0012  1.0000  8.000   1814208  0.950
[vpr] 0.00007 0.99779    44.4952 1.7038e-08 3.6041e-07 2.2486e-10  6.3886  0.2527  0.0010  1.0000  8.000   1834824  0.950
[vpr] 0.00007 0.99889    44.3590 1.7086e-08 3.6075e-07 2.2563e-10  6.3886  0.2354  0.0009  1.0000  8.000   1855440  0.950
[vpr] 0.00007 0.99796    44.2843 1.7157e-08 3.5991e-07 2.2418e-10  6.3886  0.2336  0.0010  1.0000  8.000   1876056  0.950
[vpr] 0.00006 0.99869    44.1960 1.7119e-08 3.5994e-07 2.2311e-10  6.3886  0.2153  0.0008  1.0000  8.000   1896672  0.950
[vpr] 0.00006 0.99807    44.1809 1.7078e-08 3.6095e-07 2.2452e-10  6.3886  0.2061  0.0009  1.0000  8.000   1917288  0.950
[vpr] 0.00006 0.99895    44.1513 1.7084e-08 3.6022e-07 2.2546e-10  6.3886  0.2026  0.0008  1.0000  8.000   1937904  0.950
[vpr] 0.00005 0.99822    44.0446 1.7059e-08 3.592e-07  2.258e-10   6.3886  0.1774  0.0007  1.0000  8.000   1958520  0.950
[vpr] 0.00005 0.99835    43.9753 1.7148e-08 3.6076e-07 2.2422e-10  6.3886  0.1642  0.0006  1.0000  8.000   1979136  0.950
[vpr] 0.00005 0.99954    44.0350 1.7054e-08 3.5926e-07 2.2584e-10  6.3886  0.1596  0.0006  1.0000  8.000   1999752  0.950
[vpr] 0.00005 0.99827    43.9118 1.7071e-08 3.6042e-07 2.2473e-10  6.3886  0.1452  0.0006  1.0000  8.000   2020368  0.800
[vpr] 0.00004 0.99831    43.7924 1.7052e-08 3.6058e-07 2.2623e-10  6.3886  0.1040  0.0007  1.0000  8.000   2040984  0.800
[vpr] 0.00003 0.99727    43.6948 1.7073e-08 3.5893e-07 2.2328e-10  6.3886  0.0744  0.0008  1.0000  8.000   2061600  0.800
[vpr] 0.00002 0.99926    43.6473 1.7052e-08 3.593e-07  2.2286e-10  6.3886  0.0620  0.0002  1.0000  8.000   2082216  0.800
[vpr] 0.00002 0.99908    43.5996 1.7075e-08 3.5984e-07 2.255e-10   6.3886  0.0502  0.0003  1.0000  8.000   2102832  0.800
[vpr] 0.00001 0.99965    43.6005 1.7052e-08 3.5845e-07 2.2473e-10  6.3886  0.0516  0.0001  1.0000  8.000   2123448  0.800
[vpr] 0.00001 0.99921    43.5768 1.707e-08  3.5862e-07 2.2247e-10  6.3886  0.0482  0.0001  1.0000  8.000   2144064  0.800
[vpr] 0.00001 0.99980    43.5901 1.7052e-08 3.5951e-07 2.2499e-10  6.3886  0.0455  0.0001  1.0000  8.000   2164680  0.800
[vpr] 0.00000 0.99903    43.5762 1.7072e-08 3.5694e-07 2.2392e-10          0.0162  0.0003  1.0000  8.000   2185296
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4347
[vpr] bb_cost recomputed from scratch: 43.5742
[vpr] timing_cost recomputed from scratch: 1.70692e-08
[vpr] delay_cost recomputed from scratch: 3.56763e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2185602
[vpr] 
[vpr] Placement estimated critical path delay: 6.38859 ns
[vpr] Placement cost: 0.998933, bb_cost: 43.5742, td_cost: 1.70692e-08, delay_cost: 3.56763e-07
[vpr] Placement total # of swap attempts: 2185602
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8104, total available wire length 8736, ratio 0.927656
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7788, total available wire length 17472, ratio 0.445742
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 18 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7756, total available wire length 13104, ratio 0.59188
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 42, high: 56, current: 50
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7594, total available wire length 15600, ratio 0.486795
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.45696 ns
[vpr] Successfully routed after 17 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 42, high: 50, current: 46
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8155, total available wire length 14352, ratio 0.568213
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 29 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 42, high: 46, current: 44
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8088, total available wire length 13728, ratio 0.589161
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.78781 ns
[vpr] Successfully routed after 49 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -667429200
[vpr] Best routing used a channel width factor of 44.
[vpr] 
[vpr] Average number of bends per net: 3.20132  Maximum # of bends: 65
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10079, average net length: 16.6320
[vpr] 	Maximum net length: 271
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2874, average wire segments per net: 4.74257
[vpr] 	Maximum segments used by a net: 79
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      41 36.3333       44
[vpr]                        1      41 35.5000       44
[vpr]                        2      43 35.8333       44
[vpr]                        3      41 34.7500       44
[vpr]                        4      43 35.8333       44
[vpr]                        5      43 36.4167       44
[vpr]                        6      42 34.3333       44
[vpr]                        7      41 32.5000       44
[vpr]                        8      38 31.2500       44
[vpr]                        9      39 32.2500       44
[vpr]                       10      36 27.1667       44
[vpr]                       11      30 22.5833       44
[vpr]                       12      30 19.2500       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      42 31.4167       44
[vpr]                        1      39 27.6667       44
[vpr]                        2      41 33.0000       44
[vpr]                        3      40 32.6667       44
[vpr]                        4      41 31.5833       44
[vpr]                        5      43 34.0000       44
[vpr]                        6      42 34.7500       44
[vpr]                        7      44 35.1667       44
[vpr]                        8      41 34.0000       44
[vpr]                        9      40 34.6667       44
[vpr]                       10      39 31.9167       44
[vpr]                       11      41 31.7500       44
[vpr]                       12      42 33.3333       44
[vpr] 
[vpr] Total tracks in x-direction: 572, in y-direction: 572
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 668500., per logic tile: 4642.36
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0        0.67
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4        0.67
[vpr] 
[vpr] Nets on critical path: 9 normal, 0 global.
[vpr] Total logic delay: 4.4947e-09 (s), total net delay: 2.29311e-09 (s)
[vpr] Final critical path: 6.78781 ns, f_max: 147.323 MHz
[vpr] 
[vpr] Least slack in design: -6.78781 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_region_place.toro.snoitpo'...
Writing xml file 'vpr_tseng_region_place.toro.xml'...
Writing blif file 'vpr_tseng_region_place.toro.blif'...
Writing architecture file 'vpr_tseng_region_place.toro.arch'...
Writing fabric file 'vpr_tseng_region_place.toro.fabric'...
Writing circuit file 'vpr_tseng_region_place.toro.circuit'...
Writing laff file 'vpr_tseng_region_place.toro.laff'...
Exiting...
