Info: Generated by version: 24.3 build 212
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt0209_1646895800538349319.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed.ip --synthesis=VERILOG --output-directory=/tmp/alt0209_1646895800538349319.dir/0001_intel_rtile_cxl_top_0_gen/intel_rtile_cxl_top_cxltyp3_ed --family="Agilex 7" --part=AGIB027R29A1E2VR3
Info: intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0: CXL 1.1 Device Type 3 with DDR4 MemBuffer support Logic
Info: intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll: Able to implement PLL with user settings
: intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd: Targeting device family: Agilex 7.
: intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd: 'Output register option' is unavailable while using Dual-Clock FIFO.
: intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: intel_rtile_cxl_top_0.cfg_to_iosf_fifo_vcd: Embedded set_false_path assignment is disabled.
: intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd: Targeting device family: Agilex 7.
: intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd: 'Output register option' is unavailable while using Dual-Clock FIFO.
: intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: intel_rtile_cxl_top_0.iosf_to_cfg_fifo_vcd: Embedded set_false_path assignment is disabled.
Info: intel_rtile_cxl_top_cxltyp3_ed: "Transforming system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Naming system components in system: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Processing generation queue"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_top_1140_vtqbnfq"
Info: rtile_cxl_ip: "Generating: rtile_cxl_ip"
Info: rnr_ial_sip_clkgen_pll: "Generating: rnr_ial_sip_clkgen_pll"
Info: cfg_to_iosf_fifo_vcd: "Generating: cfg_to_iosf_fifo_vcd"
Info: iosf_to_cfg_fifo_vcd: "Generating: iosf_to_cfg_fifo_vcd"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rtile_cxl_ip"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: rnr_ial_sip_clkgen_pll"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: cfg_to_iosf_fifo_vcd"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: iosf_to_cfg_fifo_vcd"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_intel_rtile_cxl_ast_2331_2dkyw3a"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_2000_mqn6h5a"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_fifo_1930_5fgycdy"
Info: intel_rtile_cxl_top_cxltyp3_ed: "Generating: intel_rtile_cxl_top_cxltyp3_ed_fifo_1930_zyn6dda"
Info: intel_rtile_cxl_top_cxltyp3_ed: Done "intel_rtile_cxl_top_cxltyp3_ed" with 10 modules, 680 files
Info: Finished: Create HDL design files for synthesis
