[2025-09-17 01:59:11] START suite=qualcomm_srv trace=srv60_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575062 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4999166 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4999166 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4999167 heartbeat IPC: 4.125 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13214665 heartbeat IPC: 1.217 cumulative IPC: 1.217 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21432714 heartbeat IPC: 1.217 cumulative IPC: 1.217 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29630962 heartbeat IPC: 1.22 cumulative IPC: 1.218 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 37842945 heartbeat IPC: 1.218 cumulative IPC: 1.218 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46031422 heartbeat IPC: 1.221 cumulative IPC: 1.219 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54217067 heartbeat IPC: 1.222 cumulative IPC: 1.219 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62477277 heartbeat IPC: 1.211 cumulative IPC: 1.218 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70754949 heartbeat IPC: 1.208 cumulative IPC: 1.217 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79002922 heartbeat IPC: 1.212 cumulative IPC: 1.216 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82286187 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82286187 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv60_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.215 instructions: 100000001 cycles: 82286187
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.06 Average ROB Occupancy at Mispredict: 30.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08579
BRANCH_INDIRECT: 0.3692
BRANCH_CONDITIONAL: 11.23
BRANCH_DIRECT_CALL: 0.4222
BRANCH_INDIRECT_CALL: 0.546
BRANCH_RETURN: 0.4074


====Backend Stall Breakdown====
ROB_STALL: 49776
LQ_STALL: 0
SQ_STALL: 57982


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 3
REPLAY_LOAD: 13
NON_REPLAY_LOAD: 9.660839

== Total ==
ADDR_TRANS: 3
REPLAY_LOAD: 39
NON_REPLAY_LOAD: 49734

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 5148

cpu0->cpu0_STLB TOTAL        ACCESS:    2121698 HIT:    2120942 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121698 HIT:    2120942 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9478883 HIT:    8702782 MISS:     776101 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7750019 HIT:    7075663 MISS:     674356 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579953 HIT:     503911 MISS:      76042 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147523 HIT:    1122765 MISS:      24758 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1388 HIT:        443 MISS:        945 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15882604 HIT:    7718765 MISS:    8163839 MSHR_MERGE:    2044724
cpu0->cpu0_L1I LOAD         ACCESS:   15882604 HIT:    7718765 MISS:    8163839 MSHR_MERGE:    2044724
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30557980 HIT:   26648313 MISS:    3909667 MSHR_MERGE:    1697422
cpu0->cpu0_L1D LOAD         ACCESS:   16664284 HIT:   14533511 MISS:    2130773 MSHR_MERGE:     499870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13892155 HIT:   12114684 MISS:    1777471 MSHR_MERGE:    1197517
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1541 HIT:        118 MISS:       1423 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13018084 HIT:   10741240 MISS:    2276844 MSHR_MERGE:    1144509
cpu0->cpu0_ITLB LOAD         ACCESS:   13018084 HIT:   10741240 MISS:    2276844 MSHR_MERGE:    1144509
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29037840 HIT:   27719970 MISS:    1317870 MSHR_MERGE:     328507
cpu0->cpu0_DTLB LOAD         ACCESS:   29037840 HIT:   27719970 MISS:    1317870 MSHR_MERGE:     328507
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->LLC TOTAL        ACCESS:     907667 HIT:     897373 MISS:      10294 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     674356 HIT:     664345 MISS:      10011 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      76041 HIT:      76013 MISS:         28 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     156325 HIT:     156323 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        945 HIT:        692 MISS:        253 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         23
  ROW_BUFFER_MISS:      10269
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6857

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547001       520570        70700          671
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           48           55           22
  STLB miss resolved @ L2C                0           28          273          220           20
  STLB miss resolved @ LLC                0           21          351          357           60
  STLB miss resolved @ MEM                0            0           79          114          122

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194590        51842      1531217       137450           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            9           12
  STLB miss resolved @ L2C                0            0            2            7            0
  STLB miss resolved @ LLC                0           11           17           46           11
  STLB miss resolved @ MEM                0            0            2           17           28
[2025-09-17 02:11:26] END   suite=qualcomm_srv trace=srv60_ap (rc=0)
