#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun Dec  2 17:23:08 2018
# Process ID: 12396
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5416 E:\VLSI\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 924.586 ; gain = 192.141
update_compile_order -fileset sources_1
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd}
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - column_counter
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
Successfully read diagram <detection_centre> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.441 ; gain = 100.531
export_ip_user_files -of_objects  [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd] -no_script -reset -force -quiet
remove_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1096.867 ; gain = 0.000
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.867 ; gain = 0.000
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.867 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1096.867 ; gain = 0.000
remove_files: Time (s): cpu = 00:00:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1100.176 ; gain = 3.309
file delete -force E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd}
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_0
Successfully read diagram <test> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd>
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:module_ref:affiche_centre:1.0 - affiche_centre_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_0
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_1
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/BlankPixel_counter/SCLR(rst)
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.234 ; gain = 0.070
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Segmentation/reg_Nbits_0/D
/Segmentation/c_addsub_1/B

WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
WARNING: [BD 41-166] The net:Net is not connected to a valid source.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
WARNING: [BD 41-166] The net:Net is not connected to a valid source.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_bd_c_addsub_0_4, cache-ID = ab5418fe2596d1ed; cache size = 12.714 MB.
[Sun Dec  2 17:30:41 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 17:30:41 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1232.918 ; gain = 108.684
reset_run synth_1
connect_bd_net [get_bd_pins Segmentation/D] [get_bd_pins Segmentation/reg_Nbits_0/D]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Sun Dec  2 17:32:22 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 17:32:22 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1274.680 ; gain = 41.762
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_1/HDMI_bd_BlankPixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_1/HDMI_bd_add_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_1/HDMI_bd_add_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_1/HDMI_bd_detect_end_image_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_1/HDMI_bd_ligne_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter1_1/HDMI_bd_ligne_counter1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_1/HDMI_bd_rdc_1bit_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_1/HDMI_bd_rdc_1bit_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_4/HDMI_bd_xlconstant_0_4.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.164 ; gain = 565.488
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2188.336 ; gain = 894.270
set_property is_loc_fixed true [get_ports [list  USER_RESET]]
set_property is_loc_fixed true [get_ports [list  USER_RESET]]
set_property IOSTANDARD LVCMOS18 [get_ports [list USER_RESET]]
set_property is_loc_fixed true [get_ports [list  USER_RESET]]
place_ports USER_RESET R14
set_property is_loc_fixed false [get_ports [list  USER_RESET]]
set_property is_loc_fixed true [get_ports [list  USER_RESET]]
set_property target_constrs_file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 2206.094 ; gain = 0.586
[Sun Dec  2 17:40:31 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2211.117 ; gain = 5.609
set_property IOSTANDARD LVCMOS33 [get_ports [list USER_RESET]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2213.078 ; gain = 1.961
[Sun Dec  2 17:42:24 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2213.949 ; gain = 2.832
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A785A1A
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
delete_bd_objs [get_bd_nets RGB_to_Y_0_Y]
connect_bd_net [get_bd_pins Moyenneur/sortie] [get_bd_pins Segmentation/D] -boundary_type upper
connect_bd_net [get_bd_pins RGB_to_Y_0/Y] [get_bd_pins Moyenneur/D]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.922 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 17:47:48 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 17:47:48 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3044.355 ; gain = 47.434
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
delete_bd_objs [get_bd_nets Segmentation_RBG_OUT]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins affiche_centre_0/RGB_OUT]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3060.270 ; gain = 2.188
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 17:55:48 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 17:55:48 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3109.910 ; gain = 49.594
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3155.715 ; gain = 38.906
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_xlconstant_0_1/sim/c_counter_binary_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_end_image
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_select_output
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rdc_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adapt_input_ouput
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_BlankPixel_counter_0/sim/c_counter_binary_BlankPixel_counter_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_BlankPixel_counter_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_add_xAxis_1/sim/c_counter_binary_add_xAxis_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_xAxis_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_add_yAxis_0/sim/c_counter_binary_add_yAxis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_yAxis_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/sim/c_counter_binary_detect_end_image_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_detect_end_image_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/sim/c_counter_binary_div_xAxis_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_xAxis_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/sim/c_counter_binary_div_yAxis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/sim/c_counter_binary_divideur_select_outp_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/sim/c_counter_binary_divideur_select_outp_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_rdc_1bit_0_0/sim/c_counter_binary_rdc_1bit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_rdc_1bit_1_0/sim/c_counter_binary_rdc_1bit_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/sim/c_counter_binary_Counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_Counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/sim/c_counter_binary_ligne_counter_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/sim/c_counter_binary_adapt_input_ouput_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/sim/c_counter_binary_adapt_input_ouput_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/sim/c_counter_binary_adapt_input_ouput_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/sim/c_counter_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3211.715 ; gain = 0.055
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_tb_behav xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/c_counter_binary_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 17:59:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3211.973 ; gain = 0.258
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/yMoy was not found in the design.
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:21 . Memory (MB): peak = 3236.680 ; gain = 75.676
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 3267.105 ; gain = 27.488
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_tb_behav xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3306.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3306.383 ; gain = 39.277
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3313.570 ; gain = 73.953
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3320.375 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/sim/c_counter_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_tb_behav xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3394.504 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3409.832 ; gain = 1.598
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 3409.832 ; gain = 10.180
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3409.832 ; gain = 56.352
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
create_bd_cell -type hier filtrage_intensif
/filtrage_intensif
create_bd_cell -type module -reference reg_1bit filtrage_intensif/reg_1bit_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
set_property location {0.5 1 53} [get_bd_cells filtrage_intensif/reg_1bit_0]
copy_bd_objs filtrage_intensif  [get_bd_cells {filtrage_intensif/reg_1bit_0}]
copy_bd_objs filtrage_intensif  [get_bd_cells {filtrage_intensif/reg_1bit_0}]
copy_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3417.879 ; gain = 0.000
set_property location {0.5 -469 64} [get_bd_cells filtrage_intensif/reg_1bit_0]
set_property location {1.5 -236 65} [get_bd_cells filtrage_intensif/reg_1bit_1]
set_property location {3 -44 59} [get_bd_cells filtrage_intensif/reg_1bit_2]
copy_bd_objs filtrage_intensif  [get_bd_cells {filtrage_intensif/reg_1bit_2}]
set_property location {3.5 229 70} [get_bd_cells filtrage_intensif/reg_1bit_3]
set_property location {2 -243 52} [get_bd_cells filtrage_intensif/reg_1bit_1]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_0/Q] [get_bd_pins filtrage_intensif/reg_1bit_1/D]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_1/Q] [get_bd_pins filtrage_intensif/reg_1bit_2/D]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_2/Q] [get_bd_pins filtrage_intensif/reg_1bit_3/D]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_3/CLK] [get_bd_pins filtrage_intensif/reg_1bit_2/CLK]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_2/CLK] [get_bd_pins filtrage_intensif/reg_1bit_1/CLK]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_1/CLK] [get_bd_pins filtrage_intensif/reg_1bit_0/CLK]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_0/RESET] [get_bd_pins filtrage_intensif/reg_1bit_1/RESET]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_2/RESET] [get_bd_pins filtrage_intensif/reg_1bit_1/RESET]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_3/RESET] [get_bd_pins filtrage_intensif/reg_1bit_0/RESET]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_3/EN] [get_bd_pins filtrage_intensif/reg_1bit_2/EN]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_2/EN] [get_bd_pins filtrage_intensif/reg_1bit_1/EN]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_1/EN] [get_bd_pins filtrage_intensif/reg_1bit_0/EN]
create_bd_pin -dir I filtrage_intensif/PixelNoirBlanc
set_property location {-623 48} [get_bd_pins filtrage_intensif/PixelNoirBlanc]
startgroup
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc] [get_bd_pins filtrage_intensif/reg_1bit_0/D]
endgroup
close [ open E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd w ]
add_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd
update_compile_order -fileset sources_1
create_bd_pin -dir O filtrage_intensif/PixelNoirBlanc_out
set_property name PixelNoirBlanc_in [get_bd_pins filtrage_intensif/PixelNoirBlanc]
create_bd_cell -type module -reference ET_logique_5entree filtrage_intensif/ET_logique_5entree_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:ET_logique_5entree:1.0 (ET_logique_5entree_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'ET_logique_5entree'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'ET_logique_5entree'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference ET_logique_5entree -name filtrage_intensif/ET_logique_5entree_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference ET_logique_5entree filtrage_intensif/ET_logique_5entree_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc_out] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/PixelNoirBlanc]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_3/Q] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree5]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_2/Q] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree4]
connect_bd_net [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree3] [get_bd_pins filtrage_intensif/reg_1bit_1/Q]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_0/Q] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree2]
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc_in] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree1]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:]
set_property location {5 1355 -3} [get_bd_cells filtrage_intensif]
set_property location {5 1388 -16} [get_bd_cells filtrage_intensif]
set_property location {5.5 1431 -23} [get_bd_cells filtrage_intensif]
delete_bd_objs [get_bd_nets Segmentation_PixelNoirBlanc]
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc_in] [get_bd_pins Segmentation/PixelNoirBlanc] -boundary_type upper
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc_out] [get_bd_pins Detect_centre/Pixel_White_Black] -boundary_type upper
connect_bd_net [get_bd_pins filtrage_intensif/PixelNoirBlanc_out] [get_bd_pins affiche_centre_0/PixelNoirBlanc]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
WARNING: [BD 41-597] NET <Net2> has no source
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3467.609 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/filtrage_intensif/reg_1bit_0/CLK
/filtrage_intensif/reg_1bit_1/CLK
/filtrage_intensif/reg_1bit_2/CLK
/filtrage_intensif/reg_1bit_3/CLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
create_bd_pin -dir I filtrage_intensif/CLK
create_bd_pin -dir I filtrage_intensif/EN
create_bd_pin -dir I filtrage_intensif/RESET
startgroup
connect_bd_net [get_bd_pins filtrage_intensif/RESET] [get_bd_pins filtrage_intensif/reg_1bit_0/RESET]
endgroup
connect_bd_net [get_bd_pins filtrage_intensif/EN] [get_bd_pins filtrage_intensif/reg_1bit_0/EN]
connect_bd_net [get_bd_pins filtrage_intensif/CLK] [get_bd_pins filtrage_intensif/reg_1bit_0/CLK]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
connect_bd_net [get_bd_pins filtrage_intensif/CLK] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_ports USER_RESET] [get_bd_pins filtrage_intensif/RESET]
delete_bd_objs [get_bd_pins filtrage_intensif/EN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 filtrage_intensif/xlconstant_0
endgroup
set_property location {1 -479 59} [get_bd_cells filtrage_intensif/xlconstant_0]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_0/EN] [get_bd_pins filtrage_intensif/xlconstant_0/dout]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_bd_xlconstant_0_0, cache-ID = c365e7cae252bd75; cache size = 68.204 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 18:16:17 2018] Launched HDMI_bd_reg_1bit_2_0_synth_1, HDMI_bd_reg_1bit_0_1_synth_1, HDMI_bd_reg_1bit_0_0_synth_1, HDMI_bd_ET_logique_5entree_0_0_synth_1, HDMI_bd_reg_1bit_0_2_synth_1, synth_1...
Run output will be captured here:
HDMI_bd_reg_1bit_2_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_1bit_2_0_synth_1/runme.log
HDMI_bd_reg_1bit_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_1bit_0_1_synth_1/runme.log
HDMI_bd_reg_1bit_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_1bit_0_0_synth_1/runme.log
HDMI_bd_ET_logique_5entree_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ET_logique_5entree_0_0_synth_1/runme.log
HDMI_bd_reg_1bit_0_2_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_1bit_0_2_synth_1/runme.log
synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 18:16:18 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3542.477 ; gain = 52.926
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_0
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_1
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_2
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
Successfully read diagram <c_counter_binary> from BD file <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd>
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3651.570 ; gain = 0.000
update_module_reference HDMI_bd_ET_logique_5entree_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3651.570 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3651.570 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ET_logique_5entree_0_0 from ET_logique_5entree_v1_0 1.0 to ET_logique_5entree_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3651.570 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3651.570 ; gain = 0.000
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
INFO: [BD 41-1662] The design 'c_counter_binary.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/sim/c_counter_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_tb_behav xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3679.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3686.762 ; gain = 6.801
set_property -name {xsim.simulate.runtime} -value {1000us} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/ET_logique_5entree.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3730.602 ; gain = 0.074
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 18:27:55 2018] Launched HDMI_bd_ET_logique_5entree_0_0_synth_1, synth_1...
Run output will be captured here:
HDMI_bd_ET_logique_5entree_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ET_logique_5entree_0_0_synth_1/runme.log
synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 18:27:55 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3737.637 ; gain = 7.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_tb_behav xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3737.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3737.699 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3737.699 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 3737.699 ; gain = 0.000
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
copy_bd_objs filtrage_intensif  [get_bd_cells {filtrage_intensif/reg_1bit_3}]
set_property location {6.5 675 83} [get_bd_cells filtrage_intensif/reg_1bit_4]
set_property location {6 668 -135} [get_bd_cells filtrage_intensif/ET_logique_5entree_0]
connect_bd_net [get_bd_pins filtrage_intensif/RESET] [get_bd_pins filtrage_intensif/reg_1bit_4/RESET]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_4/EN] [get_bd_pins filtrage_intensif/xlconstant_0/dout]
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_4/D] [get_bd_pins filtrage_intensif/reg_1bit_3/Q]
connect_bd_net [get_bd_pins filtrage_intensif/CLK] [get_bd_pins filtrage_intensif/reg_1bit_4/CLK]
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
update_module_reference HDMI_bd_ET_logique_5entree_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ET_logique_5entree_0_0_synth_1

delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3777.789 ; gain = 0.402
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3777.789 ; gain = 1.492
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ET_logique_5entree_0_0 from ET_logique_5entree_v1_0 1.0 to ET_logique_5entree_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'entree6'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_bd_ET_logique_5entree_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'HDMI_bd_ET_logique_5entree_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3780.820 ; gain = 4.535
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3780.820 ; gain = 4.625
connect_bd_net [get_bd_pins filtrage_intensif/reg_1bit_4/Q] [get_bd_pins filtrage_intensif/ET_logique_5entree_0/entree6]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 18:38:36 2018] Launched HDMI_bd_ET_logique_5entree_0_0_synth_1, HDMI_bd_reg_1bit_3_0_synth_1, synth_1...
Run output will be captured here:
HDMI_bd_ET_logique_5entree_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ET_logique_5entree_0_0_synth_1/runme.log
HDMI_bd_reg_1bit_3_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_1bit_3_0_synth_1/runme.log
synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 18:38:36 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3852.828 ; gain = 57.840
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
reset_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3922.539 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
update_module_reference HDMI_bd_affiche_centre_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_affiche_centre_0_0_synth_1

delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3933.965 ; gain = 0.867
delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3933.965 ; gain = 1.496
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_affiche_centre_0_0 from affiche_centre_v1_0 1.0 to affiche_centre_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3936.219 ; gain = 3.762
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3936.219 ; gain = 6.488
set_property location {6 1426 111} [get_bd_cells filtrage_intensif]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_1/HDMI_bd_BlankPixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_1/HDMI_bd_add_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_1/HDMI_bd_add_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_1/HDMI_bd_detect_end_image_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_1/HDMI_bd_ligne_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter1_1/HDMI_bd_ligne_counter1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_1/HDMI_bd_rdc_1bit_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_1/HDMI_bd_rdc_1bit_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_4/HDMI_bd_xlconstant_0_4.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'HDMI_bd_affiche_centre_0_0' instantiated as 'HDMI_bd_i/affiche_centre_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:1006]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_end_image
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_select_output
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rdc_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adapt_input_ouput
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper_tb
run_program: Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 4047.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '64' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_func_synth

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/c_counter_binary_wrapper_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 19:04:52 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/rdc_1bit_0_Q was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/detect_end_image_0/fin was not found in the design.
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:01:05 ; elapsed = 00:01:37 . Memory (MB): peak = 4047.438 ; gain = 103.535
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4047.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '80' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/rdc_1bit_0_Q was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/detect_end_image_0/fin was not found in the design.
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:31 . Memory (MB): peak = 4047.438 ; gain = 0.000
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
close [ open E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/counter_tb.vhd w ]
add_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/counter_tb.vhd
export_ip_user_files -of_objects  [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd] -no_script -reset -force -quiet
remove_files  E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd
file delete -force E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd
set_property top HDMI_bd_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top c_counter_binary_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj counter_tb_vlog.prj"
"xvhdl --incr --relax -prj counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 4047.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '59' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot counter_tb_func_synth xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot counter_tb_func_synth

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/counter_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 19:16:07 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4047.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_func_synth -key {Post-Synthesis:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper_tb/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/yMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/clock_period was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/rdc_1bit_0_Q was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/uut/c_counter_binary_i/detect_end_image_0/fin was not found in the design.
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 4047.438 ; gain = 0.000
add_force {/counter_tb/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/counter_tb/RESET} -radix hex {0 0ns}
add_force {/counter_tb/EN} -radix hex {1 0ns}
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
add_force {/counter_tb/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/counter_tb/RESET} -radix hex {0 0ns}
add_force {/counter_tb/EN} -radix hex {1 0ns}
run 10 ns
run 10 ns
add_force {/counter_tb/RESET} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4047.438 ; gain = 0.000
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
add_files -norecurse {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_1bit.vhd E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_Nbits.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Sun Dec  2 19:25:16 2018] Launched HDMI_bd_affiche_centre_0_0_synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_affiche_centre_0_0_synth_1/runme.log
[Sun Dec  2 19:25:17 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 4085.352 ; gain = 37.914
copy_bd_objs /  [get_bd_cells {ligne_counter}]
connect_bd_net [get_bd_ports CLK] [get_bd_pins ligne_counter2/CLK]
connect_bd_net [get_bd_ports RESET] [get_bd_pins ligne_counter2/RESET]
connect_bd_net [get_bd_pins ligne_counter2/EN] [get_bd_pins rdc_1bit_1/Q]
delete_bd_objs [get_bd_nets BlankPixel_counter_Q] [get_bd_cells BlankPixel_counter]
set_property location {3.5 746 295} [get_bd_cells ligne_counter2]
connect_bd_net [get_bd_pins ligne_counter2/Q] [get_bd_pins adapt_input_ouput_0/entree]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {ce bloc est le plus a jour
}  [current_bd_design]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
set_property top add_Nbits [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add_Nbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_BlankPixel_counter_0/c_counter_binary_BlankPixel_counter_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_Nbits_vlog.prj"
"xvhdl --incr --relax -prj add_Nbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_Nbits
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add_Nbits_behav xil_defaultlib.add_Nbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.add_1bit [add_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.add_nbits
Built simulation snapshot add_Nbits_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/add_Nbits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 19:32:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_Nbits_behav -key {Behavioral:sim_1:Functional:add_Nbits} -tclbatch {add_Nbits.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /counter_tb/CLK was not found in the design.
WARNING: Simulation object /counter_tb/RESET was not found in the design.
WARNING: Simulation object /counter_tb/EN was not found in the design.
WARNING: Simulation object /counter_tb/Q was not found in the design.
source add_Nbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_Nbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4235.074 ; gain = 15.418
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/add_Nbits/A} -radix hex {1 0ns}
add_force {/add_Nbits/B} -radix hex {A 0ns}
run 10 ns
run 10 ns
run 10 ns
add_force {/add_Nbits/A} -radix hex {A 0ns}
run 10 ns
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
create_bd_cell -type module -reference add_Nbits add_Nbits_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
set_property -dict [list CONFIG.N {18}] [get_bd_cells add_Nbits_0]
connect_bd_net [get_bd_pins add_Nbits_0/A] [get_bd_pins add_xAxis/S]
connect_bd_net [get_bd_pins add_Nbits_0/B] [get_bd_pins ligne_counter/Q]
delete_bd_objs [get_bd_cells add_xAxis]
set_property location {3 529 119} [get_bd_cells add_Nbits_0]
connect_bd_net [get_bd_pins add_Nbits_0/S] [get_bd_pins add_Nbits_0/A]
copy_bd_objs /  [get_bd_cells {add_Nbits_0}]
copy_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4242.215 ; gain = 0.000
set_property location {3 586 629} [get_bd_cells add_Nbits_1]
connect_bd_net [get_bd_pins add_Nbits_1/B] [get_bd_pins ligne_counter1/Q]
connect_bd_net [get_bd_pins add_Nbits_1/A] [get_bd_pins add_yAxis/S]
delete_bd_objs [get_bd_nets rdc_1bit_0_Q] [get_bd_cells add_yAxis]
set_property location {3 546 508} [get_bd_cells add_Nbits_1]
connect_bd_net [get_bd_pins add_Nbits_1/S] [get_bd_pins adapt_input_ouput_2/entree]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
save_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4250.234 ; gain = 0.742
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4262.199 ; gain = 1.453
launch_runs synth_1 -jobs 8
[Sun Dec  2 19:36:48 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4267.902 ; gain = 5.691
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
set_property top c_counter_binary_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4284.738 ; gain = 14.906
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_1/HDMI_bd_BlankPixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_1/HDMI_bd_add_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_1/HDMI_bd_add_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_1/HDMI_bd_detect_end_image_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_1/HDMI_bd_ligne_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter1_1/HDMI_bd_ligne_counter1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_1/HDMI_bd_rdc_1bit_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_1/HDMI_bd_rdc_1bit_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_4/HDMI_bd_xlconstant_0_4.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/add_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_Nbits
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
run_program: Time (s): cpu = 00:00:48 ; elapsed = 00:01:27 . Memory (MB): peak = 4402.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '86' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /add_Nbits/A was not found in the design.
WARNING: Simulation object /add_Nbits/B was not found in the design.
WARNING: Simulation object /add_Nbits/Co was not found in the design.
WARNING: Simulation object /add_Nbits/S was not found in the design.
WARNING: Simulation object /add_Nbits/retenue was not found in the design.
WARNING: Simulation object /add_Nbits/N was not found in the design.
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:01:15 ; elapsed = 00:02:26 . Memory (MB): peak = 4402.629 ; gain = 116.770
update_compile_order -fileset sim_1
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:08 . Memory (MB): peak = 4402.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '68' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4402.629 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4402.629 ; gain = 0.000
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
update_module_reference {HDMI_bd_ligne_counter1_1 HDMI_bd_ligne_counter_1 c_counter_binary_Counter_0_0 c_counter_binary_ligne_counter_0 c_counter_binary_ligne_counter_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter1_1_synth_1

delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4402.629 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4402.629 ; gain = 0.000
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_1_synth_1

delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4402.629 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4402.629 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ligne_counter1_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ligne_counter_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_Counter_0_0 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_ligne_counter_0 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_ligne_counter_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 4402.629 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 4402.629 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4402.629 ; gain = 0.000
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Sun Dec  2 19:51:57 2018] Launched HDMI_bd_ligne_counter_1_synth_1, HDMI_bd_ligne_counter1_1_synth_1...
Run output will be captured here:
HDMI_bd_ligne_counter_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_1_synth_1/runme.log
HDMI_bd_ligne_counter1_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter1_1_synth_1/runme.log
[Sun Dec  2 19:51:58 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 4428.441 ; gain = 25.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
current_sim simulation_8
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_1/HDMI_bd_BlankPixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_1/HDMI_bd_add_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_1/HDMI_bd_add_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_1/HDMI_bd_detect_end_image_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_1/HDMI_bd_ligne_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter1_1/HDMI_bd_ligne_counter1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_1/HDMI_bd_rdc_1bit_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_1/HDMI_bd_rdc_1bit_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_4/HDMI_bd_xlconstant_0_4.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_tb_vlog.prj"
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4550.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '79' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:48 . Memory (MB): peak = 4550.578 ; gain = 111.844
add_force {/c_counter_binary_wrapper_tb/nb_column} -radix hex {0 0ns}
run 10 ns
add_force {/c_counter_binary_wrapper_tb/nb_ligne} -radix hex {0 0ns}
add_force {/c_counter_binary_wrapper_tb/xMoy} -radix hex {0 0ns}
add_force {/c_counter_binary_wrapper_tb/yMoy} -radix hex {0 0ns}
run 10 ns
remove_forces { {/c_counter_binary_wrapper_tb/nb_column} }
remove_forces { {/c_counter_binary_wrapper_tb/nb_ligne} }
remove_forces { {/c_counter_binary_wrapper_tb/xMoy} }
remove_forces { {/c_counter_binary_wrapper_tb/yMoy} }
run 10 ns
run 10 ns
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
set_property top counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj counter_tb_vlog.prj"
"xvhdl --incr --relax -prj counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/counter_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1_c_addsub_v12_0_12
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1_c_counter_binary_v12_0_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_1
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4550.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '72' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot counter_tb_func_synth xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot counter_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_func_synth -key {Post-Synthesis:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper_tb/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/yMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper_tb/clock_period was not found in the design.
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:27 . Memory (MB): peak = 4550.578 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/counter_tb/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

update_module_reference {HDMI_bd_ligne_counter1_1 HDMI_bd_ligne_counter_1 c_counter_binary_Counter_0_0 c_counter_binary_ligne_counter_0 c_counter_binary_ligne_counter_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter1_1_synth_1

delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4550.578 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4550.578 ; gain = 0.000
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_1_synth_1

delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4550.578 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ligne_counter1_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_ligne_counter_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd'
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_Counter_0_0 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_ligne_counter_0 from Counter_v1_0 1.0 to Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded c_counter_binary_ligne_counter_1 from Counter_v1_0 1.0 to Counter_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 4550.578 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 4550.578 ; gain = 0.000
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Sun Dec  2 20:11:03 2018] Launched HDMI_bd_ligne_counter_1_synth_1, HDMI_bd_ligne_counter1_1_synth_1...
Run output will be captured here:
HDMI_bd_ligne_counter_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_1_synth_1/runme.log
HDMI_bd_ligne_counter1_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter1_1_synth_1/runme.log
[Sun Dec  2 20:11:03 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 4569.504 ; gain = 18.926
add_force {/counter_tb/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/counter_tb/RESET} -radix hex {0 0ns}
add_force {/counter_tb/EN} -radix hex {1 0ns}
run 10 ns
add_force {/counter_tb/RESET} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/counter_tb/RESET} -radix hex {0 0ns}
run 10 ns
add_force {/counter_tb/RESET} -radix hex {1 0ns}
run 10 ns
run 10 ns
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 20:14:59 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4573.527 ; gain = 0.000
reset_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xelab.pb
INFO: [Vivado 12-2267] Reset complete
reset_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 4573.527 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  2 20:18:58 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4573.527 ; gain = 0.000
set_property name Blank_pixel_counter [get_bd_cells ligne_counter2]
set_property name column_counter [get_bd_cells ligne_counter1]
set_property top c_counter_binary_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block column_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blank_pixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
[Sun Dec  2 20:22:36 2018] Launched c_counter_binary_add_Nbits_0_1_synth_1, c_counter_binary_ligne_counter_0_synth_1, c_counter_binary_add_Nbits_0_0_synth_1, c_counter_binary_div_yAxis_0_synth_1, c_counter_binary_ligne_counter_1_synth_1, c_counter_binary_adapt_input_ouput_0_1_synth_1, c_counter_binary_detect_end_image_0_1_synth_1, c_counter_binary_div_xAxis_1_synth_1, c_counter_binary_divideur_select_outp_0_0_synth_1, c_counter_binary_Counter_0_0_synth_1, c_counter_binary_adapt_input_ouput_0_2_synth_1, c_counter_binary_adapt_input_ouput_0_0_synth_1, c_counter_binary_divideur_select_outp_1_0_synth_1...
Run output will be captured here:
c_counter_binary_add_Nbits_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_add_Nbits_0_1_synth_1/runme.log
c_counter_binary_ligne_counter_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_ligne_counter_0_synth_1/runme.log
c_counter_binary_add_Nbits_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_add_Nbits_0_0_synth_1/runme.log
c_counter_binary_div_yAxis_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_yAxis_0_synth_1/runme.log
c_counter_binary_ligne_counter_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_ligne_counter_1_synth_1/runme.log
c_counter_binary_adapt_input_ouput_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_adapt_input_ouput_0_1_synth_1/runme.log
c_counter_binary_detect_end_image_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_detect_end_image_0_1_synth_1/runme.log
c_counter_binary_div_xAxis_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_xAxis_1_synth_1/runme.log
c_counter_binary_divideur_select_outp_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_divideur_select_outp_0_0_synth_1/runme.log
c_counter_binary_Counter_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_Counter_0_0_synth_1/runme.log
c_counter_binary_adapt_input_ouput_0_2_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_adapt_input_ouput_0_2_synth_1/runme.log
c_counter_binary_adapt_input_ouput_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_adapt_input_ouput_0_0_synth_1/runme.log
c_counter_binary_divideur_select_outp_1_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_divideur_select_outp_1_0_synth_1/runme.log
[Sun Dec  2 20:22:39 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:01:08 . Memory (MB): peak = 4610.707 ; gain = 37.180
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
delete_bd_objs [get_bd_ports RESET]
startgroup
create_bd_port -dir I -type rst RESET
endgroup
connect_bd_net [get_bd_ports RESET] [get_bd_pins rdc_1bit_1/RESET]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
save_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4694.695 ; gain = 0.000
delete_bd_objs [get_bd_ports CLK]
create_bd_port -dir I -type clk CLK
connect_bd_net [get_bd_ports CLK] [get_bd_pins detect_end_image_0/CLK]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
save_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4710.090 ; gain = 2.973
delete_bd_objs [get_bd_cells rdc_1bit_0]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4735.969 ; gain = 0.000
set_property top c_counter_binary_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
close_design
generate_target Simulation [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /rdc_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=c_counter_binary_CLK 
WARNING: [BD 41-927] Following properties on pin /detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=c_counter_binary_CLK 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block column_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Blank_pixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_Nbits_1 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
export_ip_user_files -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_0/c_counter_binary_ligne_counter_0.dcp' for cell 'c_counter_binary_i/Blank_pixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/c_counter_binary_adapt_input_ouput_0_0.dcp' for cell 'c_counter_binary_i/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/c_counter_binary_adapt_input_ouput_0_1.dcp' for cell 'c_counter_binary_i/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/c_counter_binary_adapt_input_ouput_0_2.dcp' for cell 'c_counter_binary_i/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_add_Nbits_0_0/c_counter_binary_add_Nbits_0_0.dcp' for cell 'c_counter_binary_i/add_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_add_Nbits_0_1/c_counter_binary_add_Nbits_0_1.dcp' for cell 'c_counter_binary_i/add_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/c_counter_binary_ligne_counter_1.dcp' for cell 'c_counter_binary_i/column_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/c_counter_binary_detect_end_image_0_1.dcp' for cell 'c_counter_binary_i/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/c_counter_binary_div_xAxis_1.dcp' for cell 'c_counter_binary_i/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/c_counter_binary_div_yAxis_0.dcp' for cell 'c_counter_binary_i/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/c_counter_binary_divideur_select_outp_0_0.dcp' for cell 'c_counter_binary_i/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/c_counter_binary_divideur_select_outp_1_0.dcp' for cell 'c_counter_binary_i/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/c_counter_binary_Counter_0_0.dcp' for cell 'c_counter_binary_i/ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_rdc_1bit_1_0/c_counter_binary_rdc_1bit_1_0.dcp' for cell 'c_counter_binary_i/rdc_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_xlconstant_0_1/c_counter_binary_xlconstant_0_1.dcp' for cell 'c_counter_binary_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_RESET'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_RESET'. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_rdc_1bit_0_0' instantiated as 'c_counter_binary_i/rdc_1bit_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd:283]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj c_counter_binary_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_Counter_0_0_Counter
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_2
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity c_counter_binary_detect_end_image_0_1_detect_end_image
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_0_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_1_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_0_Counter
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_1_0_rdc_1bit
INFO: [VRFC 10-307] analyzing entity c_counter_binary_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_Counter_0_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_detect_end_image_0_1
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_1
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_1_0
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_103
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_108
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_113
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_118
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_123
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_43
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_48
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_53
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_58
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_63
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_68
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_73
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_78
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_83
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_88
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_93
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_lut6_98
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_102
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_107
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_112
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_117
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_122
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_42
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_47
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_52
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_57
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_62
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_67
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_72
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_77
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_82
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_87
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_92
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_c_addsub_viv_97
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_10
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_12
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_14
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_16
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_18
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_2
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_20
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_22
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_24
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_26
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_28
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_30
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_32
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_4
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_6
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_addsubreg_v_8
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_yAxis_0_addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_dividervdc_v
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_div_gen_synth
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_div_gen_v5_1_13_viv
INFO: [VRFC 10-307] analyzing entity \c_counter_binary_div_xAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0_div_gen_v5_1_13
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0
INFO: [VRFC 10-307] analyzing entity c_counter_binary
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/c_counter_binary_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper_tb
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 4852.297 ; gain = 0.043
INFO: [USF-XSim-69] 'compile' step finished in '39' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot c_counter_binary_wrapper_tb_func_synth xil_defaultlib.c_counter_binary_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] c_counter_binary_rdc_1bit_0_0 remains a black-box since it has no binding entity [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/c_counter_binary_wrapper_tb_func_synth.vhd:43244]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_ligne_counter_0_Counter [c_counter_binary_ligne_counter_0...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_ligne_counter_0 [c_counter_binary_ligne_counter_0...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_add_Nbits_0_0 [c_counter_binary_add_nbits_0_0_d...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_add_Nbits_0_1 [c_counter_binary_add_nbits_0_1_d...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_ligne_counter_1_Counter [c_counter_binary_ligne_counter_1...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1_detect_end_image [c_counter_binary_detect_end_imag...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_123\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_122\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_118\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_117\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_0\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_113\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_112\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_2\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_108\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_107\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_4\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_103\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_102\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_6\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_98\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_97\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_8\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_93\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_92\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_10\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_88\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_87\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_12\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_83\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_82\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_14\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_78\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_77\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_16\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_73\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_72\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_18\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_68\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_67\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_20\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_63\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_62\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_22\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_58\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_57\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_24\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_53\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_52\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_26\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_48\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_47\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_28\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6_43\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv_42\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_30\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v_32\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\ [\c_counter_binary_div_xAxis_1__x...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_lut6__parameterized1\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__c_addsub_viv__parameterized0\ [\c_counter_binary_div_xAxis_1__c...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__addsubreg_v__parameterized0\ [\c_counter_binary_div_xAxis_1__a...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__dividervdc_v\ [\c_counter_binary_div_xAxis_1__d...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__bip_sdivider_synth\ [\c_counter_binary_div_xAxis_1__b...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__div_gen_synth\ [\c_counter_binary_div_xAxis_1__d...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__div_gen_v5_1_13_viv\ [\c_counter_binary_div_xAxis_1__d...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_xAxis_1__div_gen_v5_1_13\ [\c_counter_binary_div_xAxis_1__d...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv [c_counter_binary_div_yaxis_0_xbi...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_124\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_125\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_126\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_123 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_122 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized1\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_119\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_120\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_121\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_118 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_117 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_0 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_1\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized45\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized47\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_114\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_115\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_116\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_113 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_112 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_2 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_3\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized49\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized51\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_109\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_110\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_111\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_108 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_107 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_4 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_5\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized53\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_104\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_105\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_106\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_103 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_102 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_6 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_7\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized56\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized58\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_99\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_100\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_101\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_98 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_97 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_8 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_9\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized60\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized62\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_94\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_95\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_96\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_93 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_92 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_10 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_11\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized64\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized66\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_89\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_90\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_91\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_88 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_87 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_12 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_13\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized68\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized70\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_84\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_85\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_86\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_83 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_82 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_14 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_15\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized73\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_79\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_80\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_81\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_78 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_77 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_16 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_17\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized9\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized11\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_74\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_75\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_76\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_73 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_72 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_18 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_19\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized13\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized15\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_69\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_70\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_71\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_68 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_67 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_20 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_21\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized17\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized19\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_64\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_65\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_66\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_63 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_62 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_22 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_23\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized21\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized23\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_59\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_60\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_61\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_58 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_57 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_24 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_25\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized25\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized27\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_54\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_55\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_56\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_53 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_52 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_26 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_27\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized29\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized31\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_49\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_50\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_51\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_48 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_47 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_28 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_29\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized33\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized35\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_44\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_45\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_46\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6_43 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv_42 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_30 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_31\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized37\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized39\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_39\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized7_40\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_41\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_lut6 [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_c_addsub_viv [c_counter_binary_div_yaxis_0_c_a...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_addsubreg_v_32 [c_counter_binary_div_yaxis_0_add...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_33\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized41\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized43\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized3_34\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized1_35\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_36\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized29_37\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_xbip_pipe_v3_0_5_viv__parameterized5_38\ [\c_counter_binary_div_yAxis_0_xb...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_c_addsub_lut6__parameterized1\ [\c_counter_binary_div_yAxis_0_c_...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_c_addsub_viv__parameterized0\ [\c_counter_binary_div_yAxis_0_c_...]
Compiling architecture structure of entity xil_defaultlib.\c_counter_binary_div_yAxis_0_addsubreg_v__parameterized0\ [\c_counter_binary_div_yAxis_0_ad...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_dividervdc_v [c_counter_binary_div_yaxis_0_div...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_bip_sdivider_synth [c_counter_binary_div_yaxis_0_bip...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_div_gen_synth [c_counter_binary_div_yaxis_0_div...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_div_gen_v5_1_13_viv [c_counter_binary_div_yaxis_0_div...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0_div_gen_v5_1_13 [c_counter_binary_div_yaxis_0_div...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_Counter_0_0_Counter [c_counter_binary_counter_0_0_cou...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0_rdc_1bit [c_counter_binary_rdc_1bit_1_0_rd...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_xlconstant_0_1 [c_counter_binary_xlconstant_0_1_...]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper [c_counter_binary_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.c_counter_binary_wrapper_tb
Built simulation snapshot c_counter_binary_wrapper_tb_func_synth

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/c_counter_binary_wrapper_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 20:37:48 2018...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4853.313 ; gain = 1.016
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:c_counter_binary_wrapper_tb} -tclbatch {c_counter_binary_wrapper_tb.tcl} -view {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 4860.461 ; gain = 0.027
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 4860.461 ; gain = 7.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:02:30 . Memory (MB): peak = 4860.461 ; gain = 64.430
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
set_property top HDMI_bd_wrapper [current_fileset]
startgroup
delete_bd_objs [get_bd_nets Detect_centre/CE_column_count_1] [get_bd_nets Detect_centre/div_yAxis_m_axis_dout_tdata] [get_bd_nets Detect_centre/adapt_input_ouput_2_sortie] [get_bd_nets Detect_centre/column_counter_Q] [get_bd_nets Detect_centre/div_xAxis_m_axis_dout_tdata] [get_bd_nets Detect_centre/xlconstant_0_dout] [get_bd_nets Detect_centre/CLK_1] [get_bd_nets Detect_centre/adapt_input_ouput_0_sortie] [get_bd_nets Detect_centre/divideur_select_outp_0_Output] [get_bd_nets Detect_centre/RESET_counter_ligne_and_column_1] [get_bd_nets Detect_centre/CE_ligne_count_1] [get_bd_nets Detect_centre/add_xAxis_S] [get_bd_nets Detect_centre/divideur_select_outp_1_Output] [get_bd_nets Detect_centre/add_yAxis_S] [get_bd_nets Detect_centre/rdc_1bit_0_Q] [get_bd_nets Detect_centre/Ligne_counter_Q] [get_bd_nets Detect_centre/BlankPixel_counter_Q] [get_bd_nets Detect_centre/Pixel_White_Black_1] [get_bd_nets Detect_centre/Net] [get_bd_nets Detect_centre/Net1] [get_bd_nets Detect_centre/adapt_input_ouput_1_sortie]
delete_bd_objs [get_bd_nets Detect_centre_nb_ligne] [get_bd_nets Detect_centre_yMoy] [get_bd_nets Detect_centre_xMoy] [get_bd_nets Detect_centre_nb_column] [get_bd_pins Detect_centre/CE_ligne_count] [get_bd_pins Detect_centre/CE_column_count] [get_bd_pins Detect_centre/RESET] [get_bd_pins Detect_centre/CLK] [get_bd_pins Detect_centre/Pixel_White_Black] [get_bd_pins Detect_centre/nb_ligne] [get_bd_pins Detect_centre/yMoy] [get_bd_pins Detect_centre/xMoy] [get_bd_pins Detect_centre/nb_column]
delete_bd_objs [get_bd_cells Detect_centre/divideur_select_outp_0] [get_bd_cells Detect_centre/add_yAxis] [get_bd_cells Detect_centre/divideur_select_outp_1] [get_bd_cells Detect_centre/rdc_1bit_0] [get_bd_cells Detect_centre/adapt_input_ouput_0] [get_bd_cells Detect_centre/xlconstant_0] [get_bd_cells Detect_centre/rdc_1bit_1] [get_bd_cells Detect_centre/div_yAxis] [get_bd_cells Detect_centre/BlankPixel_counter] [get_bd_cells Detect_centre/ligne_counter] [get_bd_cells Detect_centre/adapt_input_ouput_1] [get_bd_cells Detect_centre/adapt_input_ouput_2] [get_bd_cells Detect_centre/ligne_counter1] [get_bd_cells Detect_centre/div_xAxis] [get_bd_cells Detect_centre/add_xAxis] [get_bd_cells Detect_centre/detect_end_image_0]
delete_bd_objs: Time (s): cpu = 00:00:08 ; elapsed = 00:02:23 . Memory (MB): peak = 4861.332 ; gain = 0.461
endgroup
set_property USER_COMMENTS.comment_0 {ce bloc est le plus a jour
}  [current_bd_design]
current_bd_design c_counter_binary
set tmpCopyObjs [concat  [get_bd_cells {divideur_select_outp_0 Blank_pixel_counter divideur_select_outp_1 adapt_input_ouput_0 add_Nbits_0 column_counter adapt_input_ouput_1 add_Nbits_1 ligne_counter div_yAxis rdc_1bit_1 xlconstant_0 adapt_input_ouput_2 div_xAxis detect_end_image_0}] [get_bd_ports {CE_ligne_count nb_ligne CE_column_count yMoy xMoy RESET CLK nb_column Pixel_White_Black}] [get_bd_nets {CE_column_count_1 adapt_input_ouput_2_sortie column_counter_Q div_yAxis_m_axis_dout_tdata adapt_input_ouput_0_sortie divideur_select_outp_0_Output CLK_1 xlconstant_0_dout div_xAxis_m_axis_dout_tdata CE_ligne_count_1 RESET_counter_ligne_and_column_1 add_xAxis_S add_yAxis_S divideur_select_outp_1_Output Ligne_counter_Q Pixel_White_Black_1 adapt_input_ouput_1_sortie Net1 Net ligne_counter2_Q}]]
current_bd_design HDMI_bd
copy_bd_objs -from_design c_counter_binary Detect_centre $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
copy_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:02:08 . Memory (MB): peak = 4928.121 ; gain = 66.699
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
save_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 4945.750 ; gain = 4.160
update_compile_order -fileset sources_1
update_module_reference HDMI_bd_affiche_centre_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_affiche_centre_0_0_synth_1

delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4962.469 ; gain = 0.398
delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4962.469 ; gain = 2.879
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_affiche_centre_0_0 from affiche_centre_v1_0 1.0 to affiche_centre_v1_0 1.0
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4966.051 ; gain = 6.473
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 4966.051 ; gain = 8.332
connect_bd_net [get_bd_pins Detect_centre/CLK] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_ports USER_RESET] [get_bd_pins Detect_centre/RESET]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins Detect_centre/CE_ligne_count]
connect_bd_net [get_bd_pins Detect_centre/CE_column_count] [get_bd_pins dvi2rgb_0/vid_pHSync]
connect_bd_net [get_bd_pins Detect_centre/Pixel_White_Black] [get_bd_pins filtrage_intensif/PixelNoirBlanc_out] -boundary_type upper
connect_bd_net [get_bd_pins Detect_centre/nb_column] [get_bd_pins affiche_centre_0/nb_column]
connect_bd_net [get_bd_pins Detect_centre/nb_ligne] [get_bd_pins affiche_centre_0/nb_ligne]
connect_bd_net [get_bd_pins Detect_centre/xMoy] [get_bd_pins affiche_centre_0/m_Xaxis_dout_tdata]
connect_bd_net [get_bd_pins Detect_centre/yMoy] [get_bd_pins affiche_centre_0/m_Yaxis_dout_tdata]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
set_property location {7 1882 36} [get_bd_cells Detect_centre]
set_property location {7 1835 198} [get_bd_cells affiche_centre_0]
save_bd_design
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run c_counter_binary_div_yAxis_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_yAxis_0_synth_1

reset_run c_counter_binary_div_xAxis_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_xAxis_1_synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4977.813 ; gain = 0.078
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_2/RESET (associated clock /Segmentation/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/Blank_pixel_counter/RESET (associated clock /Detect_centre/Blank_pixel_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/column_counter/RESET (associated clock /Detect_centre/column_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_0/RESET (associated clock /filtrage_intensif/reg_1bit_0/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_1/RESET (associated clock /filtrage_intensif/reg_1bit_1/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_2/RESET (associated clock /filtrage_intensif/reg_1bit_2/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_3/RESET (associated clock /filtrage_intensif/reg_1bit_3/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /filtrage_intensif/reg_1bit_4/RESET (associated clock /filtrage_intensif/reg_1bit_4/CLK) is connected to asynchronous reset source /USER_RESET.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/add_Nbits_0/B'(18) to net 'Ligne_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/add_Nbits_1/B'(18) to net 'column_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_67b84676.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Blank_pixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/column_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_bd_xlconstant_0_2, cache-ID = c365e7cae252bd75; cache size = 68.204 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 20:50:40 2018] Launched c_counter_binary_div_yAxis_0_synth_1, c_counter_binary_div_xAxis_1_synth_1, HDMI_bd_divideur_select_outp_0_0_synth_1, HDMI_bd_adapt_input_ouput_0_0_synth_1, HDMI_bd_Blank_pixel_counter_0_synth_1, HDMI_bd_add_Nbits_1_0_synth_1, HDMI_bd_detect_end_image_0_0_synth_1, HDMI_bd_adapt_input_ouput_2_0_synth_1, HDMI_bd_adapt_input_ouput_1_0_synth_1, HDMI_bd_affiche_centre_0_0_synth_1, HDMI_bd_add_Nbits_0_0_synth_1, HDMI_bd_column_counter_0_synth_1, HDMI_bd_div_yAxis_0_synth_1, HDMI_bd_divideur_select_outp_1_0_synth_1, HDMI_bd_ligne_counter_0_synth_1, HDMI_bd_div_xAxis_0_synth_1, HDMI_bd_rdc_1bit_1_0_synth_1, synth_1...
Run output will be captured here:
c_counter_binary_div_yAxis_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_yAxis_0_synth_1/runme.log
c_counter_binary_div_xAxis_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_div_xAxis_1_synth_1/runme.log
HDMI_bd_divideur_select_outp_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_0_synth_1/runme.log
HDMI_bd_adapt_input_ouput_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_0_0_synth_1/runme.log
HDMI_bd_Blank_pixel_counter_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Blank_pixel_counter_0_synth_1/runme.log
HDMI_bd_add_Nbits_1_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_add_Nbits_1_0_synth_1/runme.log
HDMI_bd_detect_end_image_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_0_synth_1/runme.log
HDMI_bd_adapt_input_ouput_2_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_2_0_synth_1/runme.log
HDMI_bd_adapt_input_ouput_1_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_1_0_synth_1/runme.log
HDMI_bd_affiche_centre_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_affiche_centre_0_0_synth_1/runme.log
HDMI_bd_add_Nbits_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_add_Nbits_0_0_synth_1/runme.log
HDMI_bd_column_counter_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_column_counter_0_synth_1/runme.log
HDMI_bd_div_yAxis_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_div_yAxis_0_synth_1/runme.log
HDMI_bd_divideur_select_outp_1_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_1_0_synth_1/runme.log
HDMI_bd_ligne_counter_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_0_synth_1/runme.log
HDMI_bd_div_xAxis_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_div_xAxis_0_synth_1/runme.log
HDMI_bd_rdc_1bit_1_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_rdc_1bit_1_0_synth_1/runme.log
synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  2 20:50:48 2018] Launched impl_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:51 . Memory (MB): peak = 5097.840 ; gain = 120.027
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 21:10:13 2018...
