<stg><name>AddWeighted</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="3" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="30" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="31" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str494, [1 x i8]* @p_str495, [1 x i8]* @p_str496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str497, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i12* %dst_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:5  %dst_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %dst_rows_V)

]]></Node>
<StgValue><ssdm name="dst_rows_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6  %dst_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %dst_cols_V)

]]></Node>
<StgValue><ssdm name="dst_cols_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i12* %dst_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str498, i32 0, i32 0, [1 x i8]* @p_str499, [1 x i8]* @p_str500, [1 x i8]* @p_str501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str502, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:8  call void @_ssdm_op_Write.ap_fifo.i12P(i12* %dst_rows_V_out, i12 %dst_rows_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:10  call void @_ssdm_op_Write.ap_fifo.i12P(i12* %dst_cols_V_out, i12 %dst_cols_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="12">
<![CDATA[
entry:11  %rows_V = sext i12 %dst_rows_V_read to i32

]]></Node>
<StgValue><ssdm name="rows_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="12">
<![CDATA[
entry:12  %cols_V = sext i12 %dst_cols_V_read to i32

]]></Node>
<StgValue><ssdm name="cols_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:13  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond4_i_i = icmp eq i32 %t_V, %rows_V

]]></Node>
<StgValue><ssdm name="exitcond4_i_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_4 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i.i ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i_i = icmp eq i32 %t_V_4, %cols_V

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %3, label %.critedge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i:3  %tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge.i.i:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i.i:5  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.i.i:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_6_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i:7  %tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge.i.i:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i.i:9  %tmp_91 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.i.i:10  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_7_i_i)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
.critedge.i.i:12  %tmp_i_i1 = zext i8 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
.critedge.i.i:15  %tmp_43_i_i1 = zext i8 %tmp_91 to i32

]]></Node>
<StgValue><ssdm name="tmp_43_i_i1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:13  %tmp_i_i_103 = uitofp i32 %tmp_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_i_i_103"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i:16  %tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="86" st_id="13" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="90" st_id="15" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="92" st_id="16" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:14  %t1 = fmul double %tmp_i_i_103, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:17  %t2 = fmul double %tmp_43_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:18  %tmp_44_i_i = fadd double %t1, %t2

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:18  %tmp_44_i_i = fadd double %t1, %t2

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="96" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:18  %tmp_44_i_i = fadd double %t1, %t2

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="97" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:18  %tmp_44_i_i = fadd double %t1, %t2

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="98" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:18  %tmp_44_i_i = fadd double %t1, %t2

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="99" st_id="22" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:19  %sum = fadd double %tmp_44_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="100" st_id="23" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:19  %sum = fadd double %tmp_44_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="101" st_id="24" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:19  %sum = fadd double %tmp_44_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="102" st_id="25" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:19  %sum = fadd double %tmp_44_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="103" st_id="26" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge.i.i:19  %sum = fadd double %tmp_44_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="104" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
.critedge.i.i:20  %p_Val2_16 = bitcast double %sum to i64

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="105" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i:21  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_16, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="106" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="52" op_0_bw="64">
<![CDATA[
.critedge.i.i:22  %tmp_V_3 = trunc i64 %p_Val2_16 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="107" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i.i:23  %tmp_i_i_i_i = icmp eq i11 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="108" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.critedge.i.i:24  %tmp_i_i_i_i_104 = icmp ne i52 %tmp_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_104"/></StgValue>
</operation>

<operation id="109" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="64">
<![CDATA[
.critedge.i.i:26  %tmp_93 = trunc i64 %p_Val2_16 to i63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="110" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge.i.i:27  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="111" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="11">
<![CDATA[
.critedge.i.i:28  %tmp_8_i = zext i11 %tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.critedge.i.i:29  %tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="54" op_0_bw="53">
<![CDATA[
.critedge.i.i:30  %p_Result_8 = zext i53 %tmp_2_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="114" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:31  %man_V_1 = sub i54 0, %p_Result_8

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="115" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.critedge.i.i:33  %tmp_i = icmp eq i63 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="116" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:34  %F2 = sub i12 1075, %tmp_8_i

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="117" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:35  %tmp_1_i = icmp sgt i12 %F2, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="118" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:36  %tmp_5_i = sub i12 0, %F2

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.critedge.i.i:37  %F2_2 = select i1 %tmp_1_i, i12 %F2, i12 %tmp_5_i

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.i.i:40  %tmp_6_i = icmp eq i11 %tmp_V, -973

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:42  %tmp_9_i = icmp ult i12 %F2_2, 54

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i:43  %tmp_97 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.i.i:44  %icmp = icmp eq i9 %tmp_97, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="124" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.critedge.i.i:32  %p_Val2_s = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
.critedge.i.i:39  %F2_2_cast_i = sext i12 %F2_2 to i32

]]></Node>
<StgValue><ssdm name="F2_2_cast_i"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="54">
<![CDATA[
.critedge.i.i:41  %tmp_96 = trunc i54 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="32">
<![CDATA[
.critedge.i.i:45  %tmp_12_i = zext i32 %F2_2_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:46  %tmp_13_i = ashr i54 %p_Val2_s, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="54">
<![CDATA[
.critedge.i.i:47  %tmp_98 = trunc i54 %tmp_13_i to i8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.critedge.i.i:48  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:49  %tmp_15_i = select i1 %tmp_99, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:51  %p_Val2_17 = select i1 %tmp_9_i, i8 %tmp_98, i8 %tmp_15_i

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="133" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:52  %tmp_17_i = icmp sgt i12 %F2, 54

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="134" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:53  %tmp_18_i = add i12 -1, %F2

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="135" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.critedge.i.i:54  %tmp_27_cast_i = zext i12 %tmp_18_i to i32

]]></Node>
<StgValue><ssdm name="tmp_27_cast_i"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.critedge.i.i:55  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_27_cast_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="137" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:56  %qb = select i1 %tmp_17_i, i1 %p_Result_7, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="138" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.i.i:57  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1">
<![CDATA[
.critedge.i.i:58  %tmp_19_i = zext i1 %qb to i8

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i.i:59  %p_Val2_18 = add i8 %p_Val2_17, %tmp_19_i

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.i.i:60  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:61  %rev = xor i1 %tmp_101, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:63  %sel_tmp1_i = xor i1 %tmp_6_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:64  %sel_tmp2_i = and i1 %tmp_1_i, %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:65  %sel_tmp3_i = and i1 %sel_tmp2_i, %p_Result_9

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:70  %sel_tmp12_demorgan_i = or i1 %tmp_6_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="sel_tmp12_demorgan_i"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:74  %tmp_11_not_i = xor i1 %icmp, true

]]></Node>
<StgValue><ssdm name="tmp_11_not_i"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:75  %not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_11_not_i

]]></Node>
<StgValue><ssdm name="not_sel_tmp28_i"/></StgValue>
</operation>

<operation id="149" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:76  %tmp1 = and i1 %not_sel_tmp28_i, %rev

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="150" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:77  %carry_1_i_i = and i1 %tmp1, %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="carry_1_i_i"/></StgValue>
</operation>

<operation id="151" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:78  %pos1 = add i12 8, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
.critedge.i.i:79  %pos1_cast_i = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="pos1_cast_i"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:80  %pos2 = add i12 9, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
.critedge.i.i:81  %pos2_cast_i = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="pos2_cast_i"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:83  %tmp_21_i = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.critedge.i.i:84  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="157" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:85  %rev4 = xor i1 %tmp_103, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="158" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="54" op_0_bw="32">
<![CDATA[
.critedge.i.i:86  %tmp_23_i = zext i32 %pos1_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="159" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:87  %tmp_24_i = ashr i54 %p_Val2_s, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="54">
<![CDATA[
.critedge.i.i:88  %lD = trunc i54 %tmp_24_i to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="161" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:89  %tmp2 = and i1 %lD, %rev4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:90  %Range1_all_ones_1 = and i1 %tmp2, %tmp_21_i

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.critedge.i.i:91  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:93  %tmp_26_i = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="32">
<![CDATA[
.critedge.i.i:95  %tmp_27_i = zext i32 %pos2_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="166" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:96  %Range2_V_1 = lshr i54 %p_Val2_s, %tmp_27_i

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.critedge.i.i:105  %tmp_30_i = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="168" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:106  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="169" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:108  %tmp_26_i_not = xor i1 %tmp_26_i, true

]]></Node>
<StgValue><ssdm name="tmp_26_i_not"/></StgValue>
</operation>

<operation id="170" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:109  %sel_tmp33_i = or i1 %tmp_103, %tmp_26_i_not

]]></Node>
<StgValue><ssdm name="sel_tmp33_i"/></StgValue>
</operation>

<operation id="171" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:110  %sel_tmp34_i = and i1 %tmp_30_i, %sel_tmp33_i

]]></Node>
<StgValue><ssdm name="sel_tmp34_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="12">
<![CDATA[
.critedge.i.i:38  %tmp_95 = trunc i12 %F2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge.i.i:50  %tmp_16_i = shl i8 %tmp_96, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="sel_tmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:62  %sel_tmp_i = select i1 %tmp_6_i, i8 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:66  %sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_18, i8 %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:67  %sel_tmp7_i = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:68  %sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:69  %sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_18, i8 %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:71  %sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:72  %sel_tmp13_i = and i1 %icmp, %sel_tmp12_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_i"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:73  %p_Val2_19 = select i1 %sel_tmp13_i, i8 %tmp_16_i, i8 %sel_tmp9_i

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge.i.i:82  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_19, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:92  %rev5 = xor i1 %tmp_105, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:94  %or_cond173_i_i = and i1 %tmp_26_i, %rev5

]]></Node>
<StgValue><ssdm name="or_cond173_i_i"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:97  %r_V = lshr i54 -1, %tmp_27_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:98  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:99  %Range2_all_ones_1_i_s = select i1 %or_cond173_i_i, i1 %Range2_all_ones, i1 %rev5

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i_s"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:100  %or_cond175_i_i = and i1 %tmp_26_i, %rev4

]]></Node>
<StgValue><ssdm name="or_cond175_i_i"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:101  %Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
.critedge.i.i:102  %tmp_28_i = icmp eq i54 %Range2_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:103  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:104  %p_180_i_i = and i1 %tmp_28_i, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="p_180_i_i"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="sel_tmp34_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:107  %p_177_i_i = or i1 %Range1_all_zeros_1, %rev4

]]></Node>
<StgValue><ssdm name="p_177_i_i"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:111  %sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev4

]]></Node>
<StgValue><ssdm name="sel_tmp35_i"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:112  %Range1_all_ones_2_i_s = select i1 %or_cond175_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i_s"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:113  %sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_177_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp39_i"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="carry_1_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:114  %Range1_all_zeros_2_i = select i1 %or_cond175_i_i, i1 %p_180_i_i, i1 %sel_tmp39_i

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_i"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:115  %deleted_zeros = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:116  %Range1_all_ones_2_i = and i1 %carry_1_i_i, %Range1_all_ones_2_i_s

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:117  %tmp_31_i = xor i1 %Range1_all_ones_2_i, true

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:118  %sel_tmp41_i = xor i1 %tmp_21_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp41_i"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:119  %tmp3 = and i1 %p_Result_10, %sel_tmp41_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:120  %sel_tmp46_i = and i1 %tmp3, %p_Result_7

]]></Node>
<StgValue><ssdm name="sel_tmp46_i"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:121  %sel_tmp47_i = and i1 %tmp_21_i, %p_Result_7

]]></Node>
<StgValue><ssdm name="sel_tmp47_i"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge.i.i:122  %underflow = select i1 %sel_tmp47_i, i1 %tmp_31_i, i1 %sel_tmp46_i

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:123  %tmp4 = or i1 %p_Result_7, %sel_tmp41_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:124  %p_179_demorgan_i_i = or i1 %tmp4, %deleted_zeros

]]></Node>
<StgValue><ssdm name="p_179_demorgan_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i:1  %tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i:11  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:25  %tmp_demorgan_i = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_104

]]></Node>
<StgValue><ssdm name="tmp_demorgan_i"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:125  %underflow_not_i = xor i1 %underflow, true

]]></Node>
<StgValue><ssdm name="underflow_not_i"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:126  %brmerge_i_not_i = and i1 %p_179_demorgan_i_i, %underflow_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i_not_i"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:127  %p_179_demorgan_i_not_s = xor i1 %p_179_demorgan_i_i, true

]]></Node>
<StgValue><ssdm name="p_179_demorgan_i_not_s"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:128  %brmerge_i = or i1 %underflow_not_i, %p_179_demorgan_i_not_s

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:129  %p_Val2_11_0_i_mux_i = select i1 %brmerge_i_not_i, i8 %p_Val2_19, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_11_0_i_mux_i"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:130  %sel_tmp50_i_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_104

]]></Node>
<StgValue><ssdm name="sel_tmp50_i_demorgan"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:131  %sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp50_i"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:132  %sel_tmp51_i = and i1 %tmp_i, %sel_tmp50_i

]]></Node>
<StgValue><ssdm name="sel_tmp51_i"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:133  %tmp_s = or i1 %sel_tmp51_i, %tmp_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:134  %tmp_45 = or i1 %tmp_s, %underflow

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:135  %sel_tmp52_i = select i1 %tmp_45, i8 0, i8 %p_Val2_19

]]></Node>
<StgValue><ssdm name="sel_tmp52_i"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:136  %sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp55_demorgan_i"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:137  %sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp55_i"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i:138  %sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i

]]></Node>
<StgValue><ssdm name="sel_tmp56_i"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:139  %tmp_39 = select i1 %sel_tmp56_i, i8 %p_Val2_11_0_i_mux_i, i8 %sel_tmp52_i

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i:140  %tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge.i.i:141  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i:142  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_39)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.i.i:143  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_8_i_i)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.i.i:144  %empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_5_i_i)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i.i:145  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
