{
	"cts__timing__setup__tns__pre_repair": -3.45221,
	"cts__timing__setup__ws__pre_repair": -0.428535,
	"cts__clock__skew__setup__pre_repair": 0.472705,
	"cts__clock__skew__hold__pre_repair": 0.472705,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0658936,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.827035,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 27,
	"cts__timing__drv__hold_violation_count__pre_repair": 159,
	"cts__power__internal__total__pre_repair": 0.122481,
	"cts__power__switching__total__pre_repair": 0.128894,
	"cts__power__leakage__total__pre_repair": 2.37106e-07,
	"cts__power__total__pre_repair": 0.251375,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 853379,
	"cts__design__core__area__pre_repair": 847080,
	"cts__design__instance__count__pre_repair": 58374,
	"cts__design__instance__area__pre_repair": 501467,
	"cts__design__instance__count__stdcell__pre_repair": 58374,
	"cts__design__instance__area__stdcell__pre_repair": 501467,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.591995,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.591995,
	"cts__timing__setup__tns__post_repair": -3.45221,
	"cts__timing__setup__ws__post_repair": -0.428535,
	"cts__clock__skew__setup__post_repair": 0.472705,
	"cts__clock__skew__hold__post_repair": 0.472705,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0658936,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.827035,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 27,
	"cts__timing__drv__hold_violation_count__post_repair": 159,
	"cts__power__internal__total__post_repair": 0.122481,
	"cts__power__switching__total__post_repair": 0.128894,
	"cts__power__leakage__total__post_repair": 2.37106e-07,
	"cts__power__total__post_repair": 0.251375,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 853379,
	"cts__design__core__area__post_repair": 847080,
	"cts__design__instance__count__post_repair": 58374,
	"cts__design__instance__area__post_repair": 501467,
	"cts__design__instance__count__stdcell__post_repair": 58374,
	"cts__design__instance__area__stdcell__post_repair": 501467,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.591995,
	"cts__design__instance__utilization__stdcell__post_repair": 0.591995,
	"cts__design__instance__displacement__total": 1408.29,
	"cts__design__instance__displacement__mean": 0.024,
	"cts__design__instance__displacement__max": 8.28,
	"cts__route__wirelength__estimated": 988581,
	"cts__design__instance__count__setup_buffer": 31,
	"cts__design__instance__count__hold_buffer": 33,
	"cts__design__instance__displacement__total": 515.524,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 17.94,
	"cts__route__wirelength__estimated": 993471,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0119558,
	"cts__clock__skew__setup": 0.470524,
	"cts__clock__skew__hold": 0.470524,
	"cts__timing__drv__max_slew_limit": 0.0651063,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.823124,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.122926,
	"cts__power__switching__total": 0.130521,
	"cts__power__leakage__total": 2.37468e-07,
	"cts__power__total": 0.253448,
	"cts__design__io": 47,
	"cts__design__die__area": 853379,
	"cts__design__core__area": 847080,
	"cts__design__instance__count": 58438,
	"cts__design__instance__area": 502177,
	"cts__design__instance__count__stdcell": 58438,
	"cts__design__instance__area__stdcell": 502177,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.592833,
	"cts__design__instance__utilization__stdcell": 0.592833
}