<!doctype html>
<html>
<head>
<title>CSUDMA_SRC_I_STS (CSUDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___csudma.html")>CSUDMA Module</a> &gt; CSUDMA_SRC_I_STS (CSUDMA) Register</p><h1>CSUDMA_SRC_I_STS (CSUDMA) Register</h1>
<h2>CSUDMA_SRC_I_STS (CSUDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CSUDMA_SRC_I_STS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000014</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFC80014 (CSUDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SRC DMA Interrupt Status Register</td></tr>
</table>
<p>This register holds the contents of the raw, pre-masked interrupt status bit. Even if a mask bit is set, S/W could still read this sticky bit to see if any event actually occurred. This register requires a specific write=1 to clear its contents. Writes=0 are ignored.</p>
<h2>CSUDMA_SRC_I_STS (CSUDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:7</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td>INVALID_APB</td><td class="center"> 6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates that an APB (register) access has occured to an unimplemented space (there is no register at that location).</td></tr>
<tr valign=top><td>THRESH_HIT</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates the SRC_FIFO has reached a programmed watermark value. The watermark value is set via the "FIFO_THRESH" field. Note that the interrupt will be triggered when the FIFO hits this threshold, irrespective of whether it is on the way up or down.</td></tr>
<tr valign=top><td>TIMEOUT_MEM</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates timeout counter#2 has expired (SRC DMA sees delay on memory interface). Refer to TIMEOUT_VAL description for exact timeout duration and conditions.</td></tr>
<tr valign=top><td>TIMEOUT_STRM</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates timeout counter#1 has expired (SRC DMA sees backpressure on stream interface). Refer to TIMEOUT_VAL description for exact timeout duration and conditions.</td></tr>
<tr valign=top><td>AXI_RDERR</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates a memory read command produced a RRESP=DECERR/SLVERR on the AXI bus</td></tr>
<tr valign=top><td>DONE</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates the DMA has completed a command. The last associated AXI memory read has been issued and processed (SIZE=0), all data asociated with the command has been returned and consumed (SRC FIFO is flushed of the data associated with the command).<br/>Note that the SRC FIFO may however, still have data in it when "SRC_DONE" is asserted. This data is associated with the NEXT DMA command, and NOT the current one. Note that If the SIZE is programmed to 0 and the DMA is started, the "DONE" interrupt field will be asserted.</td></tr>
<tr valign=top><td>MEM_DONE</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates the DMA has completed the current command on the AXI memory side. The last memory read command has been issued and all outstanding data beats have been written into the SRC FIFO. Note that all data has not necessarily been consumed (SRC FIFO may still be occupied). Note too, that if the SIZE is programmed to 0 and the DMA is started, MEM_DONE will be asserted.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>