
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.dbg.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0568253 seconds.
	VDB Netlist Checker took 0.05 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 199.968 MB, end = 199.968 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 53.904 MB, end = 54.032 MB, delta = 0.128 MB
	VDB Netlist Checker peak resident set memory usage = 2283.24 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #5(jtag_inst1_DRCK) has no fanout.
Removing input.
logical_block #7(jtag_inst1_RUNTEST) has no fanout.
Removing input.
logical_block #12(jtag_inst1_TMS) has no fanout.
Removing input.
Pass 0: Swept away 3 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 3 blocks in total.
Removed 0 LUT buffers.
Sweeped away 3 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.dbg.vdb".
Netlist pre-processing took 0.125806 seconds.
	Netlist pre-processing took 0.12 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 199.968 MB, end = 203.268 MB, delta = 3.3 MB
Netlist pre-processing resident set memory usage: begin = 53.264 MB, end = 57.36 MB, delta = 4.096 MB
	Netlist pre-processing peak resident set memory usage = 2283.24 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto" took 0.00594 seconds
Creating IO constraints file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.io_place'
Packing took 0.0230468 seconds.
	Packing took 0.01 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 210.744 MB, end = 215.072 MB, delta = 4.328 MB
Packing resident set memory usage: begin = 64.784 MB, end = 69.136 MB, delta = 4.352 MB
	Packing peak resident set memory usage = 2283.24 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto
Read proto netlist for file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.net_proto" took 0.001101 seconds
Setup net and block data structure took 0.117522 seconds
Packed netlist loading took 0.619046 seconds.
	Packed netlist loading took 0.7 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 215.072 MB, end = 689.604 MB, delta = 474.532 MB
Packed netlist loading resident set memory usage: begin = 69.136 MB, end = 126.16 MB, delta = 57.024 MB
	Packed netlist loading peak resident set memory usage = 2283.24 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****


No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv'.
Successfully processed interface constraints file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.csv".
Writing IO placement constraints to '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.interface.io'.

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_pnr/WS2812_Protocol.io_place'.
WARNING(1): Clock driver jtag_inst1_TCK should use the dedicated clock pad.
WARNING(2): Clock input pad, clk, of net, clk, drives both clock buffer and logic. Expect extra clock skew.
The driver, jtag_inst1_RESET, of control net, jtag_inst1_RESET, should be placed at a dedicated control pad location.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 22 synchronizers as follows: 
	Synchronizer 0:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF
	Synchronizer 1:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF
	Synchronizer 2:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF
	Synchronizer 3:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF
	Synchronizer 4:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF
	Synchronizer 5:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF
	Synchronizer 6:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF
	Synchronizer 7:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF
	Synchronizer 8:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF
	Synchronizer 9:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF
	Synchronizer 10:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF
	Synchronizer 11:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF
	Synchronizer 12:  ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 13:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF
	Synchronizer 14:  ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 15:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF
	Synchronizer 16:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF
	Synchronizer 17:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF
	Synchronizer 18:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF
	Synchronizer 19:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF
	Synchronizer 20:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF
	Synchronizer 21:  ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF
Create /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 6 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1     7332731           -5517         1.6%
          2     6803722           -5262         2.7%
          3     6453626           -5598         3.4%
          4     5791340           -5935         3.7%
          5     2389342           -6149         5.3%
          6      920703           -6167        10.9%
          7      423988           -7180        22.7%
          8      243513           -8063        32.3%
          9      196444           -8937        39.0%
         10      187562           -9635        46.4%
         11      189113           -8731        49.3%
         12      164756           -8986        49.3%
         13      184865           -8758        53.8%
         14      175268           -8845        53.8%
         15      177674           -8847        54.6%
         16      173744           -8973        54.7%
         17      172738           -8563        57.6%
         18      176340           -8915        57.6%
         19      175931           -9106        57.6%
         20      173450           -8960        59.3%
         21      167470           -8902        59.3%
         22      169469           -8914        60.9%
         23      167212           -8634        60.9%
         24      171218           -9376        61.6%
         25      163674           -8982        61.6%
         26      169107           -9570        65.5%
         27      160666           -9373        66.1%
         28      168392           -9414        69.4%
         29      161028           -9584        69.4%
         30      169535           -9524        71.6%
         31      156247           -9416        71.6%
         32      168415           -9836        74.1%
         33      156236           -9173        74.1%
         34      171350           -9355        74.2%
         35      152456           -9550        74.2%
         36      170987           -9332        76.3%
         37      154355           -9524        76.3%
         38      170721           -9671        77.8%
         39      155392           -9770        77.8%
         40      171559           -9655        79.5%
         41      157458           -9821        79.5%
         42      170884          -10015        81.2%
         43      151532           -9728        81.2%
         44      166978           -9598        84.1%
         45      150170           -9916        84.1%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0      156236           13102        30.0
          1      139360           11939        30.0
          2      107491           12040        29.8
          3       96752           11414        29.2
          4       89496           11146        28.4
          5       87033           11025        27.5
          6       84812           11088        26.4
          7       82118           10758        25.2
          8       80589           10758        24.1
          9       80920           10552        22.8
         10       80497           10169        21.6
         11       79614           10476        20.5
         12       79319           10196        19.4
         13       79104           10162        18.2
         14       78394           10162        17.1
         15       77220           10201        16.0
         16       76580           10201        15.0
         17       76030           10201        14.0
         18       75289           10066        13.1
         19       74057           10066        12.2
         20       72561           10063        11.4
         21       71667           10322        10.6
         22       70822           10310         9.8
         23       70119           10310         9.1
         24       69339           10366         8.5
         25       68134           10561         7.9
         26       67757           10561         7.3
         27       67094           10561         6.8
         28       66222           10762         6.2
         29       65612           10408         5.8
         30       65037           10407         5.3
         31       64087           10015         4.9
         32       62285           10274         4.4
Generate /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol_after_qp.qdelay
Placement successful: 4216 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.206998 at 0,0
Congestion-weighted HPWL per net: 10.1072

Reading placement constraints from '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.qplace'.
Finished Realigning Types (866 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file '/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.place'
Placement took 8.634 seconds.
	Placement took 17.35 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 706.356 MB, end = 1671.42 MB, delta = 965.06 MB
Placement resident set memory usage: begin = 143.312 MB, end = 675.1 MB, delta = 531.788 MB
	Placement peak resident set memory usage = 2283.24 MB
***** Ending stage placement *****

