<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RDFRegisters.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RDFRegisters.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RDFRegisters_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RDFRegisters.cpp ---------------------------------------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RDFRegisters_8h.html">llvm/CodeGen/RDFRegisters.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span>rdf;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">   27</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">PhysicalRegisterInfo::PhysicalRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri,</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    : <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri) {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  RegInfos.resize(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> BadRC(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC : TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>()) {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> R : *RC) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;      RegInfo &amp;RI = RegInfos[R];</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;      <span class="keywordflow">if</span> (RI.RegClass != <span class="keyword">nullptr</span> &amp;&amp; !BadRC[R]) {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keywordflow">if</span> (RC-&gt;LaneMask != RI.RegClass-&gt;LaneMask) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;          BadRC.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(R);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;          RI.RegClass = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        }</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        RI.RegClass = RC;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  }</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  UnitInfos.resize(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint32__t.html">uint32_t</a> U = 0, NU = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>(); U != NU; ++U) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (UnitInfos[U].<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> != 0)</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> R(U, &amp;TRI);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(R.isValid());</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = *R;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    ++R;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">if</span> (R.isValid()) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      UnitInfos[U].Mask = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      UnitInfos[U].Reg = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, &amp;TRI); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UnitInfo &amp;UI = UnitInfos[<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first];</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UI.Reg = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second.any()) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;          UI.Mask = <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;          <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RegInfos[<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>].RegClass)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            UI.Mask = RC-&gt;LaneMask;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            UI.Mask = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      }</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a> : TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a252fefae4a384f3f7ffb7ba61591b694">getRegMasks</a>())</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> : mf)</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a> : <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>.operands())</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isRegMask())</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;          RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getRegMask());</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  MaskInfos.resize(RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>()+1);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = 1, NM = RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>(); <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> &lt;= NM; ++<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>) {</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> PU(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *MB = RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">if</span> (!(MB[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> / 32] &amp; (1u &lt;&lt; (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> % 32))))</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> U(<a class="code" href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">MCRegister::from</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>), &amp;TRI); U.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++U)</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PU.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*U);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    }</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    MaskInfos[<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>].Units = PU.<a class="code" href="classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">flip</a>();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  AliasInfos.resize(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint32__t.html">uint32_t</a> U = 0, NU = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>(); U != NU; ++U) {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> AS(TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> R(U, &amp;TRI); R.isValid(); ++R)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>(*R, &amp;TRI, <span class="keyword">true</span>); <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.isValid(); ++<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>)</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        AS.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    AliasInfos[U].Regs = AS;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">  106</a></span>&#160;std::set&lt;RegisterId&gt; <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">PhysicalRegisterInfo::getAliasSet</a>(<a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Do not include RR in the alias set.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  std::set&lt;RegisterId&gt; AS;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) || <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// XXX SLOW</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *MB = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keywordflow">if</span> (MB[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>/32] &amp; (1u &lt;&lt; (<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>%32)))</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      AS.insert(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    }</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a> : RegMasks) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> != <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> &amp;&amp; aliasMM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        AS.insert(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> AS;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  }</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, &amp;TRI, <span class="keyword">false</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    AS.insert(*AI);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a> : RegMasks) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (aliasRM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      AS.insert(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">return</span> AS;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasRR(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg));</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> UMA(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg, &amp;TRI);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> UMB(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;TRI);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// Reg units are returned in the numerical order.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">while</span> (UMA.isValid() &amp;&amp; UMB.isValid()) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// Skip units that are masked off in RA.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    std::pair&lt;RegisterId,LaneBitmask&gt; PA = *UMA;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (PA.second.any() &amp;&amp; (PA.second &amp; <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Mask).none()) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      ++UMA;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Skip units that are masked off in RB.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    std::pair&lt;RegisterId,LaneBitmask&gt; <a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a> = *UMB;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.second.any() &amp;&amp; (<a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.second &amp; RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).none()) {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      ++UMB;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    }</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (PA.first == <a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.first)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (PA.first &lt; <a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.first)</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      ++UMA;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.first &lt; PA.first)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      ++UMB;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasRM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) &amp;&amp; <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>.Reg));</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *MB = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>.Reg);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">bool</span> Preserved = MB[RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>/32] &amp; (1u &lt;&lt; (RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>%32));</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// If the lane mask information is &quot;full&quot;, e.g. when the given lane mask</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// is a superset of the lane mask from the register class, check the regmask</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// bit directly.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> == <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> !Preserved;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RegInfos[RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>].RegClass;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">if</span> (RC != <span class="keyword">nullptr</span> &amp;&amp; (RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> &amp; RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>) == RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>)</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> !Preserved;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Otherwise, check all subregisters whose lane mask overlaps the given</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// mask. For each such register, if it is preserved by the regmask, then</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// clear the corresponding bits in the given mask. If at the end, all</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// bits have been cleared, the register does not alias the regmask (i.e.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// is it preserved by it).</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;TRI); <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid(); ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SM = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSubRegIndex());</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">if</span> ((SM &amp; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).none())</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">unsigned</span> SR = <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSubReg();</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (!(MB[SR/32] &amp; (1u &lt;&lt; (SR%32))))</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// The subregister SR is preserved.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> &amp;= ~SM;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>.none())</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasMM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>.Reg) &amp;&amp; <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a>.Reg));</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>();</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *BM = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>.Reg);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *BN = <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a>.Reg);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> w = 0, nw = NumRegs/32; w != nw; ++w) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// Intersect the negations of both words. Disregard reg=0,</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// i.e. 0th bit in the 0th word.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = ~BM[w] &amp; ~BN[w];</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">if</span> (w == 0)</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> &amp;= ~1;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// Check the remaining registers in the last word.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> TailRegs = NumRegs % 32;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">if</span> (TailRegs == 0)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">unsigned</span> TW = NumRegs / 32;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> TailMask = (1u &lt;&lt; TailRegs) - 1;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> (~BM[TW] &amp; ~BN[TW] &amp; TailMask)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">  230</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">PhysicalRegisterInfo::mapTo</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <span class="keywordtype">unsigned</span> R)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">if</span> (RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == R)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">return</span> RR;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Idx = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(R, RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>))</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(R, TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a>(Idx, RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>));</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Idx = TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">getSubRegIndex</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, R)) {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keyword">const</span> RegInfo &amp;RI = RegInfos[R];</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> RCM = RI.RegClass ? RI.RegClass-&gt;LaneMask</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                  : <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a>(Idx, RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(R, <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> &amp; RCM);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid arguments: unrelated registers?&quot;</span>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">  245</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">RegisterAggr::hasAliasOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>))</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> Units.<a class="code" href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">anyCommon</a>(PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">getMaskUnits</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()); U.<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *U;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second.none() || (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second &amp; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">if</span> (Units.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first))</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">  258</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">RegisterAggr::hasCoverOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>)) {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classT.html">T</a>(PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">getMaskUnits</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classT.html">T</a>.reset(Units).none();</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()); U.<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *U;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second.none() || (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second &amp; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">if</span> (!Units.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first))</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">  273</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">RegisterAggr::insert</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>)) {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    Units |= PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">getMaskUnits</a>(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()); U.<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *U;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second.none() || (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second &amp; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      Units.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8a072bd407729af355c4437ef1508a7e">  287</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">RegisterAggr::insert</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  Units |= RG.Units;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">  292</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">RegisterAggr::intersect</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(PRI).<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RR));</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a3e379585544c02454abc754823fa58ae">  296</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">RegisterAggr::intersect</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  Units &amp;= RG.Units;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">  301</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">RegisterAggr::clear</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(PRI).<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RR));</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a41ea9818c03f4abc3abc673306dbbabd">  305</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">RegisterAggr::clear</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  Units.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(RG.Units);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">  310</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">RegisterAggr::intersectWith</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> <a class="code" href="classT.html">T</a>(PRI);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="classT.html">T</a>.insert(RR).intersect(*<span class="keyword">this</span>);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classT.html">T</a>.empty())</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> NR = <a class="code" href="classT.html">T</a>.makeRegRef();</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NR);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> NR;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">  320</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">RegisterAggr::clearIn</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(PRI).insert(RR).clear(*this).makeRegRef();</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">  324</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">RegisterAggr::makeRegRef</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordtype">int</span> U = Units.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (U &lt; 0)</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// Find the set of all registers that are aliased to all the units</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">// in this aggregate.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// Get all the registers aliased to the first unit in the bit vector.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Regs = PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">getUnitAliases</a>(U);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  U = Units.<a class="code" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// For each other unit, intersect it with the set of all registers</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// aliased that unit.</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">while</span> (U &gt;= 0) {</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    Regs &amp;= PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">getUnitAliases</a>(U);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    U = Units.<a class="code" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  }</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">// If there is at least one register remaining, pick the first one,</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// and consolidate the masks of all of its units contained in this</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// aggregate.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = Regs.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &lt;= 0)</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, &amp;PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">if</span> (Units.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.first))</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> |= <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second.none() ? <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>() : <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.second;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">  360</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">RegisterAggr::print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39;{&#39;</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> U = Units.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>(); U &gt;= 0; U = Units.<a class="code" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U))</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(U, &amp;PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>());</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot; }&quot;</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">  367</a></span>&#160;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">RegisterAggr::rr_iterator::rr_iterator</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordtype">bool</span> End)</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    : Owner(&amp;RG) {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> U = RG.Units.<a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>(); U &gt;= 0; U = RG.Units.<a class="code" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U)) {</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> R = RG.PRI.<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">getRefForUnit</a>(U);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    Masks[R.Reg] |= R.Mask;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  }</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  Pos = End ? Masks.end() : Masks.begin();</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = End ? Masks.size() : 0;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1rdf.html#aed4a22409b0518202d73aff513ad1bc3">  378</a></span>&#160;<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1rdf.html#aca1a8bfc71005133d8e0a7d1d5dd0d0a">rdf::operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;A) {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  A.print(<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aff344ef4b411a5f449ef8839d98f1750"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">llvm::rdf::RegisterRef::Reg</a></div><div class="ttdeci">RegisterId Reg</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00072">RDFRegisters.h:72</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html">llvm::MCSubRegIndexIterator</a></div><div class="ttdoc">Iterator that enumerates the sub-registers of a Reg and the associated sub-register indices.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00610">MCRegisterInfo.h:610</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_abc07de2121e406824a1f20ea6fb48a3e"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">llvm::rdf::RegisterAggr::makeRegRef</a></div><div class="ttdeci">RegisterRef makeRegRef() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00324">RDFRegisters.cpp:324</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a115df2d18201fc3979314d7080727d78"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">llvm::rdf::RegisterAggr::insert</a></div><div class="ttdeci">RegisterAggr &amp; insert(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00273">RDFRegisters.cpp:273</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae9c3cbe6e22ac5bd7675ae6a8a3131ff"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">llvm::rdf::RegisterAggr::clear</a></div><div class="ttdeci">RegisterAggr &amp; clear(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00301">RDFRegisters.cpp:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00735">MCRegisterInfo.h:735</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html_a822cab8661beb03276b0566d33e41592"><div class="ttname"><a href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">llvm::MCRegister::from</a></div><div class="ttdeci">static MCRegister from(unsigned Val)</div><div class="ttdoc">Check the provided unsigned value is a valid MCRegister.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00067">MCRegister.h:67</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a9ea0780e44bdf21e392dff8529e4681e"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">llvm::rdf::IndexedSet::get</a></div><div class="ttdeci">T get(uint32_t Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00039">RDFRegisters.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00505">MCRegisterInfo.h:505</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a112859e582ad6783c922bac9f63d377c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">llvm::rdf::PhysicalRegisterInfo::getRegMaskId</a></div><div class="ttdeci">RegisterId getRegMaskId(const uint32_t *RM) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00110">RDFRegisters.h:110</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aRDFRegisters_8h_html"><div class="ttname"><a href="RDFRegisters_8h.html">RDFRegisters.h</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a577327b94fb044287bf33bc64768028e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">llvm::rdf::PhysicalRegisterInfo::getMaskUnits</a></div><div class="ttdeci">const BitVector &amp; getMaskUnits(RegisterId MaskId) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00130">RDFRegisters.h:130</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00071">RDFRegisters.h:71</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a3563b475b0733207551aacf5d81184ed"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo</a></div><div class="ttdeci">PhysicalRegisterInfo(const TargetRegisterInfo &amp;tri, const MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00027">RDFRegisters.cpp:27</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a2f83d9bf6a4b4021b35a4a680a0ebbcf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">llvm::rdf::RegisterAggr::RegisterAggr</a></div><div class="ttdeci">RegisterAggr(const PhysicalRegisterInfo &amp;pri)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00169">RDFRegisters.h:169</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a5ad5cb9affeee19ca5894e5d950ea869"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">llvm::rdf::RegisterRef::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00073">RDFRegisters.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a68e30cc6f9e515acedd1fd29d9b20e6c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">llvm::rdf::PhysicalRegisterInfo::isRegMaskId</a></div><div class="ttdeci">static bool isRegMaskId(RegisterId R)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00106">RDFRegisters.h:106</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00065">Register.h:65</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab2c943894d8d91dead449b33a77981c5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab2c943894d8d91dead449b33a77981c5">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(MCRegister RegNo, MCRegister SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00044">MCRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00168">RDFRegisters.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00142">TargetRegisterInfo.cpp:142</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a988e944fd5737e17bb7f45c789116682"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">llvm::rdf::PhysicalRegisterInfo::getUnitAliases</a></div><div class="ttdeci">const BitVector &amp; getUnitAliases(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00134">RDFRegisters.h:134</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a295d6a3ed95a4226eb64114db94b8dbf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">llvm::rdf::RegisterAggr::hasCoverOf</a></div><div class="ttdeci">bool hasCoverOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00258">RDFRegisters.cpp:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a07dfd864dd46de4511b08a1487e2719b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00768">TargetRegisterInfo.h:768</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdeci">@ In</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00051">TGLexer.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a0363c6cc08fe464f66f9e53239bb35e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">llvm::TargetRegisterClass::LaneMask</a></div><div class="ttdeci">const LaneBitmask LaneMask</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00055">TargetRegisterInfo.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a11eed31a4a2d388968084ca63ea3f928"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">llvm::rdf::RegisterAggr::hasAliasOf</a></div><div class="ttdeci">bool hasAliasOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00245">RDFRegisters.cpp:245</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a41bd52e81b4309fa079509947b6a2422"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">llvm::rdf::RegisterAggr::rr_iterator::rr_iterator</a></div><div class="ttdeci">rr_iterator(const RegisterAggr &amp;RG, bool End)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00367">RDFRegisters.cpp:367</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae601f880fc8e1562995e6449a20dd5e7"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">llvm::rdf::RegisterAggr::intersect</a></div><div class="ttdeci">RegisterAggr &amp; intersect(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00292">RDFRegisters.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00714">MCRegisterInfo.h:714</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_aca1a8bfc71005133d8e0a7d1d5dd0d0a"><div class="ttname"><a href="namespacellvm_1_1rdf.html#aca1a8bfc71005133d8e0a7d1d5dd0d0a">llvm::rdf::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const Print&lt; RegisterRef &gt; &amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00055">RDFGraph.cpp:55</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a2a8677748ff6a6469bb9185e1d178fd1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">llvm::BitVector::flip</a></div><div class="ttdeci">BitVector &amp; flip()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00424">BitVector.h:424</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ac5af74be4da538726ecda6e4ecbe88eb"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">llvm::rdf::PhysicalRegisterInfo::getAliasSet</a></div><div class="ttdeci">std::set&lt; RegisterId &gt; getAliasSet(RegisterId Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00106">RDFRegisters.cpp:106</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_ac62ecd3cfdf2e296b9f1823059d320d2"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">llvm::rdf::IndexedSet::size</a></div><div class="ttdeci">uint32_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00060">RDFRegisters.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00644">MCRegisterInfo.h:644</a></div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00071">SIOptimizeExecMaskingPreRA.cpp:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_acbfda31693da28d8b0a67fbc6fdef351"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">llvm::rdf::RegisterAggr::intersectWith</a></div><div class="ttdeci">RegisterRef intersectWith(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00310">RDFRegisters.cpp:310</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00454">BitVector.h:454</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a938dce5c56b702795d4850328f88b559"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask composeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask Mask) const</div><div class="ttdoc">Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a9941bbcdd7fadda44146fcc6f91af71f"><div class="ttname"><a href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">llvm::BitVector::find_next</a></div><div class="ttdeci">int find_next(unsigned Prev) const</div><div class="ttdoc">find_next - Returns the index of the next set bit following the &quot;Prev&quot; bit.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00301">BitVector.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00385">BitVector.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00680">MCRegisterInfo.h:680</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00754">MCRegisterInfo.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00813">MCRegisterInfo.h:813</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a65cdb708065271fdefb9fba495cf5d95"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">llvm::rdf::RegisterAggr::clearIn</a></div><div class="ttdeci">RegisterRef clearIn(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00320">RDFRegisters.cpp:320</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af88b83bb9522ef69494ba28a194a9abe"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">llvm::rdf::IndexedSet::insert</a></div><div class="ttdeci">uint32_t insert(T Val)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00045">RDFRegisters.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00224">MCRegisterInfo.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a2da3bac3ad70ccb97150626385ebd6a7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const</div><div class="ttdoc">find_first - Returns the index of the first set bit, -1 if none of the bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00293">BitVector.h:293</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_adf7c68fb38b6112efc02ca105b96585e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits</a></div><div class="ttdeci">const uint32_t * getRegMaskBits(RegisterId R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00114">RDFRegisters.h:114</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a352d7cd6ee10aa08d981fc1c67efe786"><div class="ttname"><a href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">llvm::BitVector::anyCommon</a></div><div class="ttdeci">bool anyCommon(const BitVector &amp;RHS) const</div><div class="ttdoc">Test if any common bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00482">BitVector.h:482</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a6abd2aa0f11136094b477ae60a74c627"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">llvm::rdf::RegisterAggr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00360">RDFRegisters.cpp:360</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_afd1501c49c84f3addfd108c2484f5674"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a></div><div class="ttdeci">PassBuilder PB(Machine, PassOpts-&gt;PTO, std::nullopt, &amp;PIC)</div></div>
<div class="ttc" id="aREADME__P9_8txt_html_aea3337f3785f600391756877218a55ba"><div class="ttname"><a href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a></div><div class="ttdeci">It looks like we only need to define PPCfmarto for these because according to these instructions perform RTO on fma s src2 rnd ← FPSCR RN</div><div class="ttdef"><b>Definition:</b> <a href="README__P9_8txt_source.html#l00262">README_P9.txt:262</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a650a5c87ca87589eb69d4be3af841ee3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask reverseComposeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask LaneMask) const</div><div class="ttdoc">Transform a lanemask given for a virtual register to the corresponding lanemask before using subregis...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00685">TargetRegisterInfo.h:685</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_aff74ab74f8d91f36b55b0eba3ba18edc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">llvm::rdf::PhysicalRegisterInfo::getRefForUnit</a></div><div class="ttdeci">RegisterRef getRefForUnit(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00126">RDFRegisters.h:126</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ad1e916faef142397ee6fdf5e6e1a5474"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">llvm::rdf::PhysicalRegisterInfo::mapTo</a></div><div class="ttdeci">RegisterRef mapTo(RegisterRef RR, unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00230">RDFRegisters.cpp:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a252fefae4a384f3f7ffb7ba61591b694"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a252fefae4a384f3f7ffb7ba61591b694">llvm::TargetRegisterInfo::getRegMasks</a></div><div class="ttdeci">virtual ArrayRef&lt; const uint32_t * &gt; getRegMasks() const =0</div><div class="ttdoc">Return all the call-preserved register masks defined for this target.</div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00788">MCRegisterInfo.h:788</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a1f682cb6e0b441ad7bfa945ff0fe9ca4"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">llvm::rdf::PhysicalRegisterInfo::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTRI() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00139">RDFRegisters.h:139</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:56:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
