OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hs__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           31          1           11          
[WARNING CTS-0043] 480 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 3774.
[INFO CTS-0047]     Number of keys in characterization LUT: 243.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4370 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4370.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 16650  dbu (16 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 436.
[INFO CTS-0024]  Normalized sink region: [(0.779505, 0.613868), (66.3622, 66.0769)].
[INFO CTS-0025]     Width:  65.5827.
[INFO CTS-0026]     Height: 65.4631.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 218
    Sub-region size: 32.7913 X 65.4631
[INFO CTS-0034]     Segment length (rounded): 16.
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 109
    Sub-region size: 32.7913 X 32.7315
[INFO CTS-0034]     Segment length (rounded): 16.
    Key: 202 inSlew: 3 inCap: 1 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 7
      location: 0.25 buffer: sky130_fd_sc_hs__clkbuf_16
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 55
    Sub-region size: 16.3957 X 32.7315
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 4
    Direction: Vertical
    Sinks per sub-region: 28
    Sub-region size: 16.3957 X 16.3658
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 95 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 14
    Sub-region size: 8.1978 X 16.3658
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 36 inSlew: 3 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 40 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 436.
[INFO CTS-0018]     Created 473 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 473 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:3, 5:8, 6:14, 7:28, 8:24, 9:64, 10:102, 11:114, 12:69, 13:24, 14:5, 15:4, 16:4, 17:2, 19:1, 21:1, 24:1..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4370
[INFO CTS-0100]  Leaf buffers 436
[INFO CTS-0101]  Average sink wire length 1815.40 um
[INFO CTS-0102]  Path depth 4 - 4
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 698904 u^2 56% utilization.
[INFO RSZ-0058] Using max wire length 2083um.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 698904 u^2 56% utilization.
Placement Analysis
---------------------------------
total displacement       8801.8 u
average displacement        0.1 u
max displacement           17.8 u
original HPWL         1221261.7 u
legalized HPWL        1254756.4 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1254756.4 u
legalized HPWL        1254756.4 u
delta HPWL                    0 %

Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 698904 u^2 56% utilization.
Elapsed time: 0:22.75[h:]min:sec. CPU time: user 22.62 sys 0.12 (99%). Peak memory: 396688KB.
