read -sv run_verilog_mid/adder_32b_8_87_30ebc8892db322322fc9c98eb007ce71.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_30ebc8892db322322fc9c98eb007ce71_yosys.v
