`# This is a makefile
# Define variable
CC = gcc

# Define the compiler flags
CFLAGS = -c -Wall

# Define source files
SRCS = main.c helper_functions.c

# Define object files
OBJS = $(SRCS:.c=.o)

# Define executable
EXECUTABLE = program

# Define makefile targets
all: $(SRCS) $(EXECUTABLE)

# Create executable from object files
$(EXECUTABLE): $(OBJS) 
	$(CC) $(OBJS) -o $@

# Compile source files into object files
.c.o:
	$(CC) $(CFLAGS) $< -o $@

# Define clean target to remove object files and executable
clean:
	rm -f $(OBJS) $(EXECUTABLE)`