

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3'
================================================================
* Date:           Thu May 29 09:36:13 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%eo = alloca i32 1" [../streamtools.h:299->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 5 'alloca' 'eo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wa_out_m_buffer_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 0, i32 %t" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 11 'store' 'store_ln300' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 12 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln299 = store i63 0, i63 %eo" [../streamtools.h:299->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 13 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i.i250.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_15 = load i32 %t" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 15 'load' 't_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln300 = icmp_eq  i32 %t_15, i32 %p_read_7" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 16 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%t_16 = add i32 %t_15, i32 1" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 17 'add' 't_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body28.i.i250.split.i, void %DoCompute_Loop_VITIS_LOOP_300_3_proc18.exit.exitStub" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 18 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_28 = add i32 %i_load, i32 1" [../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 20 'add' 'i_28' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln309 = icmp_eq  i32 %i_28, i32 64" [../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 21 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.body28.i.i250.split.i.for.inc36.i.i255.i_crit_edge, void %if.then34.i.i251.i" [../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 22 'br' 'br_ln309' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 %i_28, i32 %i" [../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 23 'store' 'store_ln298' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br void %for.inc36.i.i255.i" [../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 25 'store' 'store_ln298' <Predicate = (!icmp_ln300 & icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 %t_16, i32 %t" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 26 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%eo_load_6 = load i63 %eo" [../streamtools.h:305->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 27 'load' 'eo_load_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:301->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 28 'specpipeline' 'specpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 29 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%ei = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %wa_out_m_buffer_2" [../streamtools.h:303->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 30 'read' 'ei' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eo_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %ei, i63 %eo_load_6" [../streamtools.h:305->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 31 'bitconcatenate' 'eo_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %inter9, i64 %eo_7" [../streamtools.h:311->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 32 'write' 'write_ln311' <Predicate = (icmp_ln309)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.inc36.i.i255.i" [../streamtools.h:312->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 33 'br' 'br_ln312' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%eo_load = load i63 %eo" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 34 'load' 'eo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i62 @_ssdm_op_PartSelect.i62.i63.i32.i32, i63 %eo_load, i32 1, i32 62" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 %ei, i62 %tmp" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 36 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln299 = store i63 %trunc_ln, i63 %eo" [../streamtools.h:299->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 37 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body28.i.i250.i" [../streamtools.h:300->../streamtools.h:754->../fclayer.h:111->../top.cpp:142]   --->   Operation 38 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_out_m_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eo                 (alloca        ) [ 0111]
i                  (alloca        ) [ 0110]
t                  (alloca        ) [ 0110]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
p_read_7           (read          ) [ 0110]
store_ln300        (store         ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln0             (br            ) [ 0000]
t_15               (load          ) [ 0000]
icmp_ln300         (icmp          ) [ 0110]
t_16               (add           ) [ 0000]
br_ln300           (br            ) [ 0000]
i_load             (load          ) [ 0000]
i_28               (add           ) [ 0000]
icmp_ln309         (icmp          ) [ 0111]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln300        (store         ) [ 0000]
eo_load_6          (load          ) [ 0000]
specpipeline_ln301 (specpipeline  ) [ 0000]
specloopname_ln300 (specloopname  ) [ 0000]
ei                 (read          ) [ 0000]
eo_7               (bitconcatenate) [ 0000]
write_ln311        (write         ) [ 0000]
br_ln312           (br            ) [ 0000]
eo_load            (load          ) [ 0000]
tmp                (partselect    ) [ 0000]
trunc_ln           (bitconcatenate) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln300           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_out_m_buffer_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_out_m_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="eo_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eo/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_7_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ei_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln311_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="64" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln300_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln298_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln299_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="63" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="t_15_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_15/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln300_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="t_16_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_16/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_28_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln309_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln298_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln298_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln300_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="eo_load_6_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="63" slack="2"/>
<pin id="134" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eo_load_6/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="eo_7_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="63" slack="0"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_7/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="eo_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="63" slack="2"/>
<pin id="146" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eo_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="0"/>
<pin id="149" dir="0" index="1" bw="63" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="0" index="3" bw="7" slack="0"/>
<pin id="152" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="63" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="62" slack="0"/>
<pin id="161" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln299_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="63" slack="0"/>
<pin id="167" dir="0" index="1" bw="63" slack="2"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="eo_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="63" slack="0"/>
<pin id="172" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="eo "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="186" class="1005" name="t_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_read_7_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln309_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="88" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="105" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="60" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="147" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="42" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="46" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="189"><net_src comp="50" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="196"><net_src comp="54" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="204"><net_src comp="111" pin="2"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter9 | {3 }
 - Input state : 
	Port: DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 : p_read | {1 }
	Port: DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 : wa_out_m_buffer_2 | {3 }
  - Chain level:
	State 1
		store_ln300 : 1
		store_ln298 : 1
		store_ln299 : 1
	State 2
		icmp_ln300 : 1
		t_16 : 1
		br_ln300 : 2
		i_28 : 1
		icmp_ln309 : 2
		br_ln309 : 3
		store_ln298 : 2
		store_ln300 : 2
	State 3
		write_ln311 : 1
		tmp : 1
		trunc_ln : 2
		store_ln299 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln300_fu_91    |    0    |    39   |
|          |    icmp_ln309_fu_111    |    0    |    39   |
|----------|-------------------------|---------|---------|
|    add   |        t_16_fu_96       |    0    |    39   |
|          |       i_28_fu_105       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   read   |   p_read_7_read_fu_54   |    0    |    0    |
|          |      ei_read_fu_60      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln311_write_fu_66 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       eo_7_fu_135       |    0    |    0    |
|          |     trunc_ln_fu_157     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        tmp_fu_147       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   156   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    eo_reg_170    |   63   |
|     i_reg_178    |   32   |
|icmp_ln309_reg_201|    1   |
| p_read_7_reg_193 |   32   |
|     t_reg_186    |   32   |
+------------------+--------+
|       Total      |   160  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   156  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   156  |
+-----------+--------+--------+
