# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary -Wall --trace --sv --timing -O3 --compiler gcc -CFLAGS -std=gnu++20 -x-initial unique -x-assign unique --assert --build -j 0 --quiet --Wno-UNUSEDSIGNAL -f ./flist"
S       210      129  1747925078           0  1747925078           0 "../../00_src/adder_1b.sv"
S      3110      130  1747935368           0  1747935368           0 "../../00_src/adder_nb.sv"
S      2853      131  1747953155           0  1747953155           0 "../../00_src/alu.sv"
S      1865     4684  1748096714           0  1748096714           0 "../../00_src/alu_dec.sv"
S       186      429  1747925094           0  1747925094           0 "../../00_src/and_nb.sv"
S       935     4688  1748099434           0  1748099434           0 "../../00_src/br_dec.sv"
S      1702      133  1748099772           0  1748099772           0 "../../00_src/controller.sv"
S       340     4685  1748093182           0  1748093182           0 "../../00_src/d_mem.sv"
S      6815      134  1748158458           0  1748158458           0 "../../00_src/data_path.sv"
S       819      136  1747939526           0  1747939526           0 "../../00_src/extender.sv"
S       345      137  1747925114           0  1747925114           0 "../../00_src/flop_f.sv"
S       346      138  1747925118           0  1747925118           0 "../../00_src/flop_r.sv"
S       991      139  1747925121           0  1747925121           0 "../../00_src/hazard_unit.sv"
S       271     4686  1748155956           0  1748155956           0 "../../00_src/i_mem.sv"
S      1529     4687  1748096585           0  1748096585           0 "../../00_src/main_dec.sv"
S       450     4927  1748101191           0  1748101191           0 "../../00_src/mem_dec.sv"
S       597     1648  1747940768           0  1747940768           0 "../../00_src/mux_16.sv"
S       227      142  1747937706           0  1747937706           0 "../../00_src/mux_2.sv"
S       270     4641  1748077990           0  1748077990           0 "../../00_src/mux_4.sv"
S       355      144  1748077099           0  1748077099           0 "../../00_src/mux_8.sv"
S       184      430  1747925145           0  1747925145           0 "../../00_src/or_nb.sv"
S      4698      145  1748157244           0  1748157244           0 "../../00_src/processor.sv"
S       739     4642  1748101450           0  1748101450           0 "../../00_src/rd_dat_sel.sv"
S     12545      146  1748161598           0  1748161598           0 "../../00_src/reg_file.sv"
S       995     1605  1747940260           0  1747940260           0 "../../00_src/shifter_l_l_nb.sv"
S      1025     1646  1747940592           0  1747940592           0 "../../00_src/shifter_r_a_nb.sv"
S       995     1647  1747940575           0  1747940575           0 "../../00_src/shifter_r_l_nb.sv"
S       337     4689  1748099458           0  1748099458           0 "../../00_src/sys_dec.sv"
S      1237      148  1748157289           0  1748157289           0 "../../00_src/top.sv"
S       533     4690  1748101435           0  1748101435           0 "../../00_src/wr_dat_sel.sv"
S       186     1607  1747939638           0  1747939638           0 "../../00_src/xor_nb.sv"
S     28952     3919  1748167178           0  1748167178           0 "../../01_bench/D_stage_tb.sv"
S      6102     2107  1748061444           0  1748061444           0 "../../01_bench/F_stage_tb.sv"
S     21417      504  1747947447           0  1747947447           0 "../../01_bench/alu_tb.sv"
S     26189     3152  1748101019           0  1748101019           0 "../../01_bench/controller_tb.sv"
S      7665     2683  1748021098           0  1748021098           0 "../../01_bench/extender_tb.sv"
S      5476     2629  1748157903           0  1748157903           0 "../../01_bench/reg_file_tb.sv"
S      5657     5205  1748159422           0  1748159422           0 "../../01_bench/top_tb.sv"
S      1161      122  1748159601           0  1748159601           0 "./flist"
S  12550152 11521566  1747827835    16444661  1747827835    11444547 "/usr/local/bin/verilator_bin"
S      6525 26380001  1747827835   525456275  1747827835   521456184 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787 26380018  1747827835   520456161  1747827835   516456069 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S       122      121  1747920282           0  1747920282           0 "conf.vlt"
T      5549     6069  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb.cpp"
T      3588     6068  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb.h"
T      1918     6082  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb.mk"
T     16609     6067  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__ConstPool_0.cpp"
T      1626     6065  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__Syms.cpp"
T      1480     6066  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__Syms.h"
T       311     6077  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__TraceDecls__0__Slow.cpp"
T     22306     6074  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__Trace__0.cpp"
T     84862     6073  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__Trace__0__Slow.cpp"
T      7602     6071  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root.h"
T    243740     6075  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root__DepSet_h4e11aa10__0.cpp"
T       922     6076  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root__DepSet_h4e11aa10__0__Slow.cpp"
T     66351     6079  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root__DepSet_hb1584d08__0.cpp"
T     34923     6078  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root__DepSet_hb1584d08__0__Slow.cpp"
T       753     6072  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb___024root__Slow.cpp"
T      1121     6080  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__main.cpp"
T       781     6070  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__pch.h"
T      1854     6083  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__ver.d"
T         0        0  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb__verFiles.dat"
T      1959     6081  1748167184           0  1748167184           0 "obj_dir/VD_stage_tb_classes.mk"
