
*** Running vivado
    with args -log pqueue.vds -m64 -mode batch -messageDb vivado.pb -source pqueue.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source pqueue.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths /home/michael/ecen5139_final_project/project_1/project_1.srcs [current_fileset]
# read_verilog -library xil_defaultlib -sv /home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv]
# read_xdc /home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc
# set_property used_in_implementation false [get_files /home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/michael/ecen5139_final_project/project_1/project_1.cache/wt [current_project]
# set_property parent.project_dir /home/michael/ecen5139_final_project/project_1 [current_project]
# catch { write_hwdef -file pqueue.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top pqueue -part xc7z020clg484-1
Command: synth_design -top pqueue -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2507] parameter declaration becomes local in pqueue with formal parameter declaration list [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv:117]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 796.723 ; gain = 160.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pqueue' [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv:113]
	Parameter N bound to: 3000 - type: integer 
	Parameter MSB bound to: 11 - type: integer 
	Parameter NOOP bound to: 0 - type: integer 
	Parameter PUSH bound to: 1 - type: integer 
	Parameter POP bound to: 2 - type: integer 
	Parameter C bound to: 11 - type: integer 
INFO: [Synth 8-4512] found unpartitioned construct node [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv:130]
INFO: [Synth 8-256] done synthesizing module 'pqueue' (1#1) [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv:113]
WARNING: [Synth 8-3917] design pqueue has port full driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1194.434 ; gain = 557.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /Xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc]
WARNING: [Vivado 12-663] port, pin or net 'ap_clk' not found. [/home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc:1]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects ap_clk'. [/home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/home/michael/ecen5139_final_project/project_1/project_1.srcs/constrs_1/imports/verilog/runQueue.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/michael/ecen5139_final_project/project_1/project_1.srcs/sources_1/imports/CAV_Midterm_PriorityQueue/gpqueue.sv:130]

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |pqueue__GB0   |           1|     33693|
|2     |pqueue__GB1   |           1|     23066|
|3     |pqueue__GB2   |           1|     35170|
|4     |pqueue__GB3   |           1|     35381|
|5     |pqueue__GB4   |           1|      9418|
|6     |pqueue__GB5   |           1|     18146|
|7     |pqueue__GB6   |           1|     31724|
|8     |pqueue__GB7   |           1|      9227|
|9     |pqueue__GB8   |           1|      9850|
|10    |pqueue__GB9   |           1|     30307|
|11    |pqueue__GB10  |           1|      9860|
|12    |pqueue__GB11  |           1|     11250|
|13    |pqueue__GB12  |           1|     28763|
|14    |pqueue__GB13  |           1|     18367|
|15    |pqueue__GB14  |           1|     16813|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3000  
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5996  
	   3 Input     12 Bit        Muxes := 3000  
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pqueue 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3000  
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5996  
	   3 Input     12 Bit        Muxes := 3000  
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:03:44 ; elapsed = 00:04:10 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:04:46 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:04:14 ; elapsed = 00:04:46 . Memory (MB): peak = 1434.160 ; gain = 797.438
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:27 ; elapsed = 00:07:06 . Memory (MB): peak = 1997.211 ; gain = 1360.488
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:06:27 ; elapsed = 00:07:06 . Memory (MB): peak = 1997.211 ; gain = 1360.488
Finished Parallel Section  : Time (s): cpu = 00:06:27 ; elapsed = 00:07:06 . Memory (MB): peak = 1997.211 ; gain = 1360.488
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:36 ; elapsed = 00:07:15 . Memory (MB): peak = 1997.215 ; gain = 1360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:36 ; elapsed = 00:07:15 . Memory (MB): peak = 1997.215 ; gain = 1360.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:25 ; elapsed = 00:08:44 . Memory (MB): peak = 2357.297 ; gain = 1720.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:02 ; elapsed = 00:10:26 . Memory (MB): peak = 2357.297 ; gain = 1720.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:03 ; elapsed = 00:10:28 . Memory (MB): peak = 2357.297 ; gain = 1720.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:05 ; elapsed = 00:10:30 . Memory (MB): peak = 2357.297 ; gain = 1720.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  3000|
|3     |LUT1    |     1|
|4     |LUT2    |    22|
|5     |LUT3    |     1|
|6     |LUT4    | 51427|
|7     |LUT5    |  2476|
|8     |LUT6    | 36019|
|9     |MUXCY_L |    11|
|10    |XORCY   |    12|
|11    |FDRE    | 36037|
|12    |IBUF    |    15|
|13    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 129036|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:09:22 ; elapsed = 01:11:37 . Memory (MB): peak = 2357.297 ; gain = 1720.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 01:09:22 ; elapsed = 01:11:37 . Memory (MB): peak = 2357.297 ; gain = 1720.574
INFO: [Netlist 29-17] Analyzing 3038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pqueue' is not ideal for floorplanning, since the cellview 'pqueue' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:09:46 ; elapsed = 01:12:01 . Memory (MB): peak = 2357.301 ; gain = 1618.449
# write_checkpoint pqueue.dcp
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2357.301 ; gain = 0.000
# report_utilization -file pqueue_utilization_synth.rpt -pb pqueue_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 2357.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 23:29:56 2015...
