Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,15151
design__instance__area,114585
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,189
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.008387022651731968
power__switching__total,0.003979269880801439
power__leakage__total,1.2934489745930478E-7
power__total,0.012366422452032566
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5059843798277356
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7189402610067791
timing__hold__ws__corner:nom_tt_025C_1v80,0.3194181676234754
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319418
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,243
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,189
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7704381795050825
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.137627135805482
timing__hold__ws__corner:nom_ss_100C_1v60,0.853820593949351
timing__setup__ws__corner:nom_ss_100C_1v60,-5.184129716685509
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-95.54928496639188
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.184129716685509
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.853821
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,161
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.747127
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,153
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,189
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.42720997393307286
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5604885603171419
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11022083557829687
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110221
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,380
design__max_fanout_violation__count,189
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.42720997393307286
clock__skew__worst_setup,0.5534027837066773
timing__hold__ws,0.10815482149334105
timing__setup__ws,-5.622145574889597
timing__hold__tns,0.0
timing__setup__tns,-154.670492347288
timing__hold__wns,0
timing__setup__wns,-5.622145574889597
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108155
timing__hold_r2r_vio__count,0
timing__setup_vio__count,454
timing__setup_r2r__ws,-2.091703
timing__setup_r2r_vio__count,430
design__die__bbox,0.0 0.0 508.76 511.36
design__core__bbox,2.76 2.72 506.0 508.64
design__io,45
design__die__area,260160
design__core__area,254599
design__instance__count__stdcell,15151
design__instance__area__stdcell,114585
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.45006
design__instance__utilization__stdcell,0.45006
design__instance__count__class:buffer,7
design__instance__count__class:inverter,184
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,1752
design__instance__count__class:multi_input_combinational_cell,6697
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,16008
design__instance__count__class:tap_cell,3572
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,326088
design__violations,0
design__instance__count__class:timing_repair_buffer,1708
design__instance__count__class:clock_buffer,167
design__instance__count__class:clock_inverter,113
design__instance__count__setup_buffer,27
design__instance__count__hold_buffer,908
antenna__violating__nets,8
antenna__violating__pins,10
route__antenna_violation__count,8
design__instance__count__class:antenna_cell,949
antenna_diodes_count,43
route__net,10523
route__net__special,2
route__drc_errors__iter:1,9253
route__wirelength__iter:1,384237
route__drc_errors__iter:2,5651
route__wirelength__iter:2,380535
route__drc_errors__iter:3,5074
route__wirelength__iter:3,379741
route__drc_errors__iter:4,886
route__wirelength__iter:4,379151
route__drc_errors__iter:5,205
route__wirelength__iter:5,379123
route__drc_errors__iter:6,24
route__wirelength__iter:6,379139
route__drc_errors__iter:7,17
route__wirelength__iter:7,379133
route__drc_errors__iter:8,0
route__wirelength__iter:8,379130
route__drc_errors,0
route__wirelength,379130
route__vias,87248
route__vias__singlecut,87248
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1217.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,131
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,131
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,131
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,189
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5187324050462302
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.711542955806794
timing__hold__ws__corner:min_tt_025C_1v80,0.31534475923092187
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315345
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,131
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,170
design__max_fanout_violation__count__corner:min_ss_100C_1v60,189
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7983098852373529
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.1254780759257124
timing__hold__ws__corner:min_ss_100C_1v60,0.847764549223349
timing__setup__ws__corner:min_ss_100C_1v60,-4.76614761148277
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-59.18225010905166
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.76614761148277
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.847765
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,98
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.435424
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,90
timing__unannotated_net__count__corner:min_ss_100C_1v60,131
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,189
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.43488255893979916
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5534027837066773
timing__hold__ws__corner:min_ff_n40C_1v95,0.10815482149334105
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108155
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,131
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,189
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5083145159777196
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.7411929058078988
timing__hold__ws__corner:max_tt_025C_1v80,0.32391823473645914
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323918
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,131
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,380
design__max_fanout_violation__count__corner:max_ss_100C_1v60,189
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7577982900122446
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.1620993385402054
timing__hold__ws__corner:max_ss_100C_1v60,0.8615375323671655
timing__setup__ws__corner:max_ss_100C_1v60,-5.622145574889597
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-154.670492347288
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.622145574889597
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.861538
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,195
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.091703
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,187
timing__unannotated_net__count__corner:max_ss_100C_1v60,131
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,189
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4296403077138631
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5782443576521402
timing__hold__ws__corner:max_ff_n40C_1v95,0.11304257849748851
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113043
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,131
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,131
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000186116
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00019769
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000135176
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00019769
design_powergrid__voltage__worst,0.00019769
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.00019769
design_powergrid__drop__worst__net:VPWR,0.000186116
design_powergrid__voltage__worst__net:VGND,0.00019769
design_powergrid__drop__worst__net:VGND,0.00019769
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013200000000000000673224496983149123252587742172181606292724609375
ir__drop__worst,0.00018599999999999999454776411500489530226332135498523712158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
