#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 14:57:26 2018
# Process ID: 10256
# Current directory: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12168 D:\Workspaces\Xilinx\ip_test\Arty_RGB_RTL\Arty_RGB_RTL.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/2017/Arty_RGB_RTL' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Workspaces/Xilinx/ip_test/ip_repo', nor could it be found using path 'C:/Projects/2017/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Workspaces/Xilinx/ip_test/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Arty_RGB_RTL_0_0

open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 814.902 ; gain = 93.840
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Workspaces/Xilinx/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
open_bd_design {D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:user:Arty_RGB_RTL:1.0 - Arty_RGB_RTL_0
Successfully read diagram <design_1> from BD file <D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 916.094 ; gain = 83.449
delete_bd_objs [get_bd_nets vio_0_probe_out1] [get_bd_nets vio_0_probe_out2] [get_bd_nets vio_0_probe_out4] [get_bd_nets vio_0_probe_out5] [get_bd_nets vio_0_probe_out0] [get_bd_nets vio_0_probe_out3] [get_bd_nets Arty_RGB_RTL_0_rgb_led] [get_bd_cells Arty_RGB_RTL_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Arty_RGB_RTL:1.0 Arty_RGB_RTL_0
endgroup
set_property location {2.5 472 240} [get_bd_cells Arty_RGB_RTL_0]
startgroup
connect_bd_net [get_bd_pins Arty_RGB_RTL_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_ports rgb_led] [get_bd_pins clk_wiz_0/clk_out1]
endgroup
connect_bd_net [get_bd_ports ck_rst] [get_bd_pins Arty_RGB_RTL_0/resetn]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Arty_RGB_RTL_0/r0_val]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Arty_RGB_RTL_0/r0_val]'
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins Arty_RGB_RTL_0/r0_val]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Arty_RGB_RTL_0/g0_val]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins Arty_RGB_RTL_0/b0_val]
connect_bd_net [get_bd_pins vio_0/probe_out3] [get_bd_pins Arty_RGB_RTL_0/r1_val]
connect_bd_net [get_bd_pins vio_0/probe_out4] [get_bd_pins Arty_RGB_RTL_0/g1_val]
connect_bd_net [get_bd_pins vio_0/probe_out5] [get_bd_pins Arty_RGB_RTL_0/b1_val]
regenerate_bd_layout -routing
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_ports rgb_led]
startgroup
connect_bd_net [get_bd_ports rgb_led] [get_bd_pins Arty_RGB_RTL_0/rgb_led]
endgroup
regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /Arty_RGB_RTL_0/resetn (associated clock /Arty_RGB_RTL_0/clk) is connected to reset source /ck_rst (synchronous to clock source /CLK100MHZ).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
save_bd_design
Wrote  : <D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arty_RGB_RTL_0 .
Exporting to file D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Arty_RGB_RTL_0_1, cache-ID = a47eae8d16b4379c; cache size = 2.396 MB.
[Sat Apr  7 15:02:16 2018] Launched synth_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/runme.log
[Sat Apr  7 15:02:16 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1046.957 ; gain = 97.887
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 15:30:52 2018...
