#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  1 21:06:20 2022
# Process ID: 17332
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15880 C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_design_DisplayController_0_1

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 984.922 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:DisplayController:1.0 - DisplayController_0
Successfully read diagram <mb_design> from block design file <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 984.922 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name DisplayController_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.tmp/DisplayController_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/guiao7/countdowntimer/countdowntimer.tmp/displaycontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 984.922 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 995.496 ; gain = 10.574
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src {C:/Users/Raquel/Desktop/PulseGenerator.vhd C:/Users/Raquel/Desktop/display_7_seg.vhd C:/Users/Raquel/Desktop/mux_dp.vhd C:/Users/Raquel/Desktop/mux_seg.vhd C:/Users/Raquel/Desktop/mux_an.vhd C:/Users/Raquel/Desktop/Nexys4DispDriver.vhd C:/Users/Raquel/Desktop/counter_3bits.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/display_7_seg.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/mux_dp.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/mux_seg.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/mux_an.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/Nexys4DispDriver.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/counter_3bits.vhd'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DisplayController:1.0 [get_ips  mb_design_DisplayController_0_1] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_DisplayController_0_1 (DisplayController_v1.0 1.0) from revision 1 to revision 3
WARNING: [IP_Flow 19-4698] Upgrade has added port 'an_L'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'cat_L'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dp_L'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_design_DisplayController_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_design_DisplayController_0_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_DisplayController_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_ports an] [get_bd_pins DisplayController_0/an_L]
connect_bd_net [get_bd_ports seg] [get_bd_pins DisplayController_0/cat_L]
connect_bd_net [get_bd_ports dp] [get_bd_pins DisplayController_0/dp_L]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1083.504 ; gain = 0.000
generate_target all [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'mb_design_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DisplayController_0 .
Exporting to file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.180 ; gain = 171.676
export_ip_user_files -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/sim_scripts -ip_user_files_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files -ipstatic_source_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
add_files -norecurse c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 21:29:01 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/synth_1/runme.log
[Wed Jun  1 21:29:01 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
set_property location {2632 409} [get_bd_ports an]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name DisplayController_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.tmp/DisplayController_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/guiao7/countdowntimer/countdowntimer.tmp/displaycontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.555 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src {C:/Users/Raquel/Desktop/display_7_seg.vhd C:/Users/Raquel/Desktop/mux_dp.vhd C:/Users/Raquel/Desktop/mux_seg.vhd C:/Users/Raquel/Desktop/mux_an.vhd C:/Users/Raquel/Desktop/Nexys4DispDriver.vhd C:/Users/Raquel/Desktop/counter_3bits.vhd}
ERROR: [Vivado 12-3630] The destination file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/display_7_seg.vhd' already exists, please use -force if you want to overwrite!
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml' ignored by IP packager.
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src C:/Users/Raquel/Desktop/counter_3bits.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src/counter_3bits.vhd' already exists, please use -force if you want to overwrite!
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'
ipx::edit_ip_in_project -upgrade true -name DisplayController_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.tmp/DisplayController_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/guiao7/countdowntimer/countdowntimer.tmp/displaycontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.824 ; gain = 1.531
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name DisplayController_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.tmp/DisplayController_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/guiao7/countdowntimer/countdowntimer.tmp/displaycontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1344.027 ; gain = 1.488
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.027 ; gain = 1.488
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src C:/Users/Raquel/Desktop/counter_3bits.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/src {C:/Users/Raquel/Desktop/display_7_seg.vhd C:/Users/Raquel/Desktop/mux_dp.vhd C:/Users/Raquel/Desktop/mux_seg.vhd C:/Users/Raquel/Desktop/mux_an.vhd C:/Users/Raquel/Desktop/Nexys4DispDriver.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DisplayController:1.0 [get_ips  mb_design_DisplayController_0_1] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_DisplayController_0_1 (DisplayController_v1.0 1.0) from revision 3 to revision 5
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_DisplayController_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DisplayController_0 .
Exporting to file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1391.469 ; gain = 13.539
export_ip_user_files -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/sim_scripts -ip_user_files_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files -ipstatic_source_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1391.469 ; gain = 0.000
generate_target all [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
Exporting to file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
export_ip_user_files -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/sim_scripts -ip_user_files_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files -ipstatic_source_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DisplayController:1.0 [get_ips  mb_design_DisplayController_0_1] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-1972] Upgraded mb_design_DisplayController_0_1 from DisplayController_v1.0 1.0 to DisplayController_v1.0 1.0
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_DisplayController_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DisplayController_0 .
Exporting to file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1414.652 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/sim_scripts -ip_user_files_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files -ipstatic_source_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 21:45:57 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/synth_1/runme.log
[Wed Jun  1 21:45:57 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Jun  1 21:53:35 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name DisplayController_v1_0_project -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.tmp/DisplayController_v1_0_project c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/academico/ua/4ano/2semestre/cr/pratica/guiao7/countdowntimer/countdowntimer.tmp/displaycontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.805 ; gain = 2.984
update_compile_order -fileset sources_1
current_project countdownTimer
add_files -fileset constrs_1 -norecurse C:/Academico/UA/4ano/2semestre/CR/Pratica/Nexys4_Master.xdc
import_files -fileset constrs_1 C:/Academico/UA/4ano/2semestre/CR/Pratica/Nexys4_Master.xdc
current_project DisplayController_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/ip_repo/DisplayController_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DisplayController:1.0 [get_ips  mb_design_DisplayController_0_1] -log ip_upgrade.log
Upgrading 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_DisplayController_0_1 (DisplayController_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_DisplayController_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.652 ; gain = 0.000
generate_target all [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DisplayController_0 .
Exporting to file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
export_ip_user_files -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/sim_scripts -ip_user_files_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files -ipstatic_source_dir C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
make_wrapper -files [get_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 22:06:44 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/synth_1/runme.log
[Wed Jun  1 22:06:44 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 22:13:24 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/synth_1/runme.log
[Wed Jun  1 22:13:24 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 22:19:09 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jun  1 22:20:40 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun  1 22:23:33 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/mb_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/mb_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/mb_design_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 22:43:07 2022...
