<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Constant Declaration</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="confspec.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="entity.html"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Constant Declaration</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Package<br>Process<br>Architecture<br>Procedure<br>Function</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><pre>
constant constant_name : type := value;
</pre></TD>
</TR>
</TABLE>
</DIV>



<DIV ALIGN=CENTER>
See LRM section 4.3.1.1

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD><pre>
constant BUS_WIDTH : integer := 8;
constant FOUR_ONES :
       std_logic_vector(3 downto 0):= "1111";

constant PERIOD : time := 10 ns;
constant MAX_SIM_TIME : time:= 50 * PERIOD;
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>The values of array constants of types other than stribg, bit_vector
and std_logic_vector, must be set using aggregates.<pre>
type T_CLOCK_TIME is ARRAY(3 downto 0) of
    integer range 0 to 9;
constant TWELVE_O_CLOCK :
    T_CLOCK_TIME := (1,2,0,0);
</pre></TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>In a package, a constant may be <b>deferred</b>. This means its
value is defined in the package body. the value may be changed by
re-analysing only the package body.<pre>
package P is
  constant C : integer;
end P;

package body P is
  constant C : integer := 200;
end P;
</pre></TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Provided they are of the correct type, constants may be used in any
expression. They may be associated with generics of component instances
and passed into procedures.<pre>
process
  type T_DATA is array (0 to 3)
        of bit_vector(7 downto 0);
  constant DATA : T_DATA :=
            ("00001000",
             "00010001",
             "00100010",
             "01000011");
begin
  for I in DATA'range loop
    serialize_byte(DATA(I),DOUT);
  end loop;
end process;
</pre></TD>
</TR>
</TABLE>
</DIV>



<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Constants are supported for synthesis, providing they are of a type
acceptable to the logic synthesis tool. They are either synthesised as
connections to logic '1' or '0', or are used to help minimise the number
of gatyes required. Deferred constants may not bwe supported.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Constants and constant expressions may also be associated with input
ports of component instances in VHDL-93. In VHDL-87 this was only
possible via an intermediate signal.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="confspec.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="entity.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
