<root><simulation><result_generated_time />2023-05-17 18:45:02<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [320, 1, 1], 'O': [10, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('C', 16), ('K', 2)], [('C', 4)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 4), ('OY', 5)]], [], []]<O />[[[('C', 16)], [('C', 4)]], [[('K', 2)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('OX', 5), ('C', 2), ('C', 4)], [('K', 91)], []]<I />[[('K', 3), ('OX', 5), ('C', 2), ('C', 4), ('K', 91)], [], []]<O />[[('K', 3), ('OX', 5), ('C', 2), ('C', 4)], [('K', 91)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [2.0, 273.0, 1.0, 1.0], 'O': [64.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 2236416, 2236416], 'I': [320, 102400, 102400], 'O': [120, 109200, 109200], 'O_partial': [120, 0, 0], 'O_final': [0, 109200, 109200]}<actual_mem_utilization_individual />{'W': [0.38, 0.07, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.23, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.07, 0.0], 'I': [0.62, 0.07, 0.0], 'O': [0.23, 0.07, 0.0]}<effective_mem_size_bit />{'W': [96, 24576, 2236416], 'I': [320, 102400, 102400], 'O': [120, 1200, 109200], 'O_partial': [120, 0, 0], 'O_final': [0, 1200, 109200]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 320, 1, 1], 'O': [640, 10, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [320, 320, 1, 1], 'O': [10, 10, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1397760, 279552], [279552, 279552], [279552, 0]]<I />[[1164800, 12800], [12800, 12800], [12800, 0]]<O />[[(95550, 109200), (13650, 0)], [(0, 13650), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(95550, 109200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (13650, 0)], [(0, 13650), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[174720, 34944], [4368, 4368], [1092, 0]]<I />[[145600, 1600], [200, 200], [50, 0]]<O />[[(11944, 13650), (1706, 0)], [(0, 213), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([11944, 13650], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1706, 0]), ([0, 213], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />4193280</mac_count></basic_info><energy><total_energy />15489850.9<mem_energy_breakdown><W />[71.4, 865.7, 1454.4]<I />[49.5, 39.6, 66.6]<O />[9.6, 42.3, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />209664.0<total />15487180.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4393<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.7029<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />15536<latency_cycle_without_data_loading />10920<ideal_computing_cycle />10920<data_loading><load_cycle_total />4616<load_cycle_individual />{'W': [48, 4368, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-10919], [-10530, -6480], [-10920, -10920]], 'I': [[-10919], [-120, -10920], [-10920, -10920]], 'O': [[-10920], [-10738, -10738], [-10707, -10867]]}<mem_stall_cycle_shared />{'W': [[-10919], [-10530, 0], [0, 0]], 'I': [[-10919], [-120, 0], [0, 0]], 'O': [[-10920], [-10738, -10738], [-10707, -10867]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 2236416, 2236416], 'I': [320, 102400, 102400], 'O': [120, 109200, 109200], 'O_partial': [120, 0, 0], 'O_final': [0, 109200, 109200]}<data_size_each_level_total />{'W': [24576, 2236416, 2236416], 'I': [102400, 102400, 102400], 'O': [1200, 109200, 109200]}<loop_cycles_each_level />{'W': [120, 10920, 10920], 'I': [10920, 10920, 10920], 'O': [120, 10920, 10920]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [91, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 0.0], [9.4, 9.4], [9.4, 9.4]], 'O': [[8.0, 1.0], [10.0, 10.0], [10.0, 10.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 2.7], [853.3, 9.4], [9.4, 9.4]], 'O': [[8.0, 8.0], [80.0, 10.0], [10.0, 10.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 0]], 'I': [[8.0, 2.7], [853.3, 9.4], [9.4, 0]], 'O': [[8.0, 1.0], [10.0, 10.0], [10.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [1068.1, 224.2], [214.2, 10.0]], 'I': [[8.0, 2.7], [1068.1, 224.2], [214.2, 10.0]], 'O': [[8.0, 1.0], [1068.1, 224.2], [214.2, 10.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10920], [120, 120, 91], [10920, 10920, 1]], 'I': [[1, 1, 10920], [120, 10920, 1], [10920, 10920, 1]], 'O': [[1, 1, 10920], [120, 120, 91], [10920, 10920, 1]]}<trans_time_real />{'W': [[0, 1, 10920], [[3, 120, 91], [48, 120, 91]], [[4368, 10920, 1], [1092, 10920, 1]]], 'I': [[0, 1, 10920], [[5, 10920, 1], [200, 10920, 1]], [[200, 10920, 1], [50, 10920, 1]]], 'O': [[0, 1, 10920], [[2, 120, 91], [2, 120, 91]], [[213, 10920, 1], [53, 10920, 1]]]}<single_stall_cycle />{'W': [[-1], [-117, -72], [-6552, -9828]], 'I': [[-1], [-115, 80], [-10720, -10870]], 'O': [[-1], [-118, -118], [-10707, -10867]]}<single_stall_count />{'W': [10919, 90, 0], 'I': [10919, 0, 0], 'O': [10920, 91, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4320, 0], 'I': [0, 0], 'O': [182, 213]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-6600, -10920], [-10738, -10707]], 1: [[-10920, -10920], [-10707, -10920]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>