


<!DOCTYPE HTML>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
	<head>
		<meta charset="utf-8">
		
		<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
		<link rel="stylesheet" href="https://static.cloud.coveo.com/searchui/v2.4382/css/CoveoFullSearch.css"/>
		<meta http-equiv="X-UA-Compatible" content="IE=edge"/>
		<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
		<meta name="description"/>
		<meta name="keywords"/>
		<meta property="og:title" content=""/>
		<meta property="og:description"/>
		<!-- favicon -->
		<link rel="icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<link rel="shortcut icon" type="image/vnd.microsoft.icon" href="../../_static/favicon.ico"/>
		<!-- Fonts -->
		<link href="https://fonts.googleapis.com/css?family=Roboto:300,400,500" rel="stylesheet" type="text/css"/>

<!-- OneTrust Cookies Consent Notice start for xilinx.com -->
	<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="db4fe3da-ef3c-4524-b938-84c8062bf167"></script>
	<script type="text/javascript">
	function OptanonWrapper() { }
	</script>
	<!-- OneTrust Cookies Consent Notice end for xilinx.com -->
	
		<!-- Google Tag Manager -->
	<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
	new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
	j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
	'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
	})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
	<!-- End Google Tag Manager -->
	
        <!-- Google Tag Manager -->
        <noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
        <!-- End Google Tag Manager -->	

		
  
  
  
  

  
      <script type="text/javascript" src="../../_static/js/jquery.min.js"></script>
	  <script type="text/javascript" src="../../_static/js/gtm.js"></script>
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
    <script type="text/javascript" src="../../_static/js/d3dd8c60ed.js"></script>
    <script type="text/javascript" src="../../_static/js/common-ui-all.min.js"></script>
	<script type="text/javascript" src="../../_static/js/header-footer.min.js"></script>
    <script type="text/javascript" src="../../_static/js/jquery-ui.min.js"></script>
    <script type="text/javascript" src="../../_static/js/CoveoJsSearch.Lazy.min.js"></script>
    <script type="text/javascript" src="../../_static/js/linkid.js"></script>
    <script type="text/javascript" src="../../_static/js/Searchbox.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/common-ui-all.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/header-footer.min.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/pro.min.css" media="all" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Power test case description" href="power-test-case-description.html" />
    <link rel="prev" title="P2P NVME test case description" href="p2p-nvme-test-case-description.html" /> 
	</head>
	<body>
		<div class="xilinx-bs3"/>
		<div class="root responsivegrid">
			<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 aem-Grid--large--16 aem-Grid--xlarge--16 aem-Grid--xxlarge--16 aem-Grid--xxxlarge--16 ">
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn aem-GridColumn--default--12">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="header parbase aem-GridColumn aem-GridColumn--default--12">
								<noindex>
									<header data-component="header">
										<nav class="navbar navbar-default aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid main-nav">
													<div class="row">
														<div class="col-xs-12">
															<div class="logo-column">
																<div class="logo">
																	<a href="https://www.xilinx.com/">
																	<img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-header-logo.svg?raw=true" title="Xilinx Inc"/>
																	</a>
																</div>
															</div>
															<div class="navbar-column">
																<div class="navbar navbar-collapse collapse" id="xilinx-main-menu">
																	<div class="mobile-search-container">
																		<div id="headerSearchBox" class="headerSearch"
																			data-component="header-search"
																			data-redirect-if-empty="false"
																			data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																			data-coveo-organization-id="xilinxcomprode2rjoqok">
																			<div class='coveo-search-section'>
																				<div class="CoveoAnalytics" data-search-hub="Site"></div>
																				<ul class="dropdown-menu options">
																					<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																						<a href="#">
																						All</a>
																					</li>
																					<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com//products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Silicon Devices</a>
																					</li>
																					<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com//products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Boards and Kits</a>
																					</li>
																					<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com//products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																						<a href="#">
																						Intellectual Property</a>
																					</li>
																					<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																						<a href="#">
																						Support</a>
																						<ul>
																							<li data-label="Documentation" data-action-link="https://www.xilinx.com//support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																								<a href="#">
																								Documentation</a>
																							</li>
																							<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com//support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																								<a href="#">
																								Knowledge Base</a>
																							</li>
																							<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																								<a href="#">
																								Community Forums</a>
																							</li>
																						</ul>
																					</li>
																					<li data-label="Partners" data-action-link="https://www.xilinx.com//alliance/member-keyword-search.html" data-search-hub="Partner">
																						<a href="#">
																						Partners</a>
																					</li>
																					<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																						<a href="#">
																						Videos</a>
																					</li>
																					<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																						<a href="#">
																						Press</a>
																					</li>
																				</ul>
																				<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																				<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																			</div>
																		</div>
																	</div>
																	<ul class="nav navbar-nav nav-justified">
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/applications.html">
																			Applications</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/products/silicon-devices.html">
																			Products</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://developer.xilinx.com/">
																			Developers</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/support.html">
																			Support</a>
																		</li>
																		<li class="accordion-toggle-icons" data-component="toggle-dropdown">
																			<a href="https://www.xilinx.com/about/company-overview.html">
																			About</a>
																		</li>
																	</ul>
																</div>
															</div>
															<script type="text/javascript" src="../../_static/js/gtm.js"></script>
															<!--<div class="mini-nav">
																<button type="button" data-function="xilinx-mobile-menu" id="nav-toggle" class="navbar-toggle collapsed visible-xs-block" aria-expanded="false">
																<span></span>
																<span></span>
																<span></span>
																<span></span>
																</button>
																<ul class="list-inline">
																	<li class="dropdown user-menu">
																		<button data-toggle="dropdown">
																		<span class="sr-only">Account</span>
																		<span class="fas fa-user"></span>
																		</button>
																		<ul class="dropdown-menu">
																			<li>
																				<a href="https://www.xilinx.com/myprofile/subscriptions.html">
																				My Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/registration/create-account.html">
																				Create Account</a>
																			</li>
																			<li>
																				<a href="https://www.xilinx.com/bin/protected/en/signout">
																				Sign Out</a>
																			</li>
																		</ul>
																	</li>
																	<li class="hidden-xs">
																		<button data-function="search-toggle">
																		<span class="sr-only">Search</span>
																		<span class="far fa-search"></span>
																		</button>
																	</li>
																</ul>
															</div>
															-->
															<div class="search-container">
																<div id="headerSearchBox" class="headerSearch"
																	data-component="header-search"
																	data-redirect-if-empty="false"
																	data-coveo-access-token="xxa237d4dd-f0aa-47fc-9baa-af9121851b33"
																	data-coveo-organization-id="xilinxcomprode2rjoqok">
																	<div class='coveo-search-section'>
																		<div class="CoveoAnalytics" data-search-hub="Site"></div>
																		<ul class="dropdown-menu options">
																			<li class="option" data-label="All" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-search-hub="Site">
																				<a href="#">
																				All</a>
																			</li>
																			<li data-label="Silicon Devices" data-action-link="https://www.xilinx.com/products/silicon-devices/si-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Silicon Devices</a>
																			</li>
																			<li data-label="Boards and Kits" data-action-link="https://www.xilinx.com/products/boards-and-kits/bk-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Boards and Kits</a>
																			</li>
																			<li data-label="Intellectual Property" data-action-link="https://www.xilinx.com/products/intellectual-property/ip-keyword-search.html" data-search-hub="Product">
																				<a href="#">
																				Intellectual Property</a>
																			</li>
																			<li data-label="Support" class="option" data-action-link="https://www.xilinx.com/search/support-keyword-search.html" data-search-hub="Support">
																				<a href="#">
																				Support</a>
																				<ul>
																					<li data-label="Documentation" data-action-link="https://www.xilinx.com/support/documentation-navigation/documentation-keyword-search.html" data-search-hub="Document">
																						<a href="#">
																						Documentation</a>
																					</li>
																					<li data-label="Knowledge Base" data-action-link="https://www.xilinx.com/support/answer-navigation/answer-keyword-search.html" data-search-hub="AnswerRecord">
																						<a href="#">
																						Knowledge Base</a>
																					</li>
																					<li data-label="Community Forums" data-action-link="https://www.xilinx.com/search/forums-keyword-search.html" data-search-hub="Forums">
																						<a href="#">
																						Community Forums</a>
																					</li>
																				</ul>
																			</li>
																			<li data-label="Partners" data-action-link="https://www.xilinx.com/alliance/member-keyword-search.html" data-search-hub="Partner">
																				<a href="#">
																				Partners</a>
																			</li>
																			<li data-label="Videos" data-action-link="https://www.xilinx.com/video/video-keyword-search.html" data-search-hub="Video">
																				<a href="#">
																				Videos</a>
																			</li>
																			<li data-label="Press" data-action-link="https://www.xilinx.com/search/press-keyword-search.html" data-search-hub="Press">
																				<a href="#">
																				Press</a>
																			</li>
																		</ul>
																		<a href="#" class="btn dropdown-toggle value" data-toggle="dropdown"></a>
																		<div class="CoveoSearchbox" data-id="coveosearchbox" data-action-link="https://www.xilinx.com/search/site-keyword-search.html" data-placeholder="Search Xilinx"></div>
																	</div>
																</div>
																<button data-function="search-toggle">
																<span class="sr-only">Search</span>
																<span class="far fa-times"></span>
																</button>
															</div>
														</div>
													</div>
												</div>
											</div>
										</nav>
									</header>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="parsys aem-GridColumn--xxxlarge--none aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
						<div class="container-fluid">
							<div class="row">
							<div class="col-xs-12">
   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home" alt="Documentation Home"> xbtest - User guide
          

          
          </a>

          
            
            
              <div class="version">
                6.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

      
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
            
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">Documentation hub</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/xbtest/doc/home/build/html/index.html">Home</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/xbtest/doc/main/user-guide/build/html/index.html">User guide</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/xbtest/doc/main/developer-guide/build/html/index.html">Developer guide</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/xbtest/doc/main/checklist/build/html/index.html">Checklist</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../introduction/overview.html">Overview</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction/overview.html#architecture-overview">Architecture overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/overview.html#hardware-overview">Hardware overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/overview.html#platform-specific-libraries-overview">Platform specific libraries overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/overview.html#software-overview">Software overview</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../introduction/installation.html">Installation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction/installation.html#dependencies">Dependencies</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/installation.html#install-xbtest">Install xbtest</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../introduction/installation.html#step-1-identify-your-os-and-deployment-platform">Step 1: Identify your OS and deployment platform</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../introduction/installation.html#step-1-1-identify-your-system-architecture">Step 1.1: Identify your system architecture</a></li>
<li class="toctree-l4"><a class="reference internal" href="../introduction/installation.html#step-1-2-identify-your-os-release">Step 1.2: Identify your OS release</a></li>
<li class="toctree-l4"><a class="reference internal" href="../introduction/installation.html#step-1-3-identify-your-deployment-platform">Step 1.3: Identify your deployment platform</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/installation.html#step-2-get-compatible-archives">Step 2: Get compatible archives</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/installation.html#step-3-install-software-packages">Step 3: Install software packages</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/installation.html#step-4-install-platform-specific-library-package">Step 4: Install platform specific library package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/installation.html#installed-content">Installed content</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/installation.html#removal">Removal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/installation.html#install-xbtest-to-another-location">Install xbtest to another location</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference external" href="https://www.xilinx.com/products/acceleration-solutions/xbtest.html">Download</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Usage</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../usage/setup-xbtest.html">Set up xbtest</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usage/use-cases.html">Use cases</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../usage/use-cases.html#multiple-tests-cards">Multiple tests / cards</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usage/use-cases.html#single-test">Single test</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../usage/identifying-a-deployment-platform.html">Identifying a deployment platform</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usage/test-specific-setup.html">Test specific set up</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../usage/test-specific-setup.html#host-memory-set-up">Host memory set up</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usage/test-specific-setup.html#p2p-tests-set-up">P2P tests set up</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../usage/command-line-options.html">Command line options</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../usage/command-line-options.html#command-line-options-definition">Command line options definition</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#v-display-version">-v: Display version</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#h-display-help">-h: Display help</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#d-select-card">-d: Select card</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#g-display-guide">-g: Display guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#j-select-test-json">-j: Select test JSON</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#c-select-pre-canned-test">-c: Select pre-canned test</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#t-select-p2p-target-card">-T: Select P2P target card</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#n-select-p2p-nvme-path">-N: Select P2P NVMe path</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#d-select-card-configuration-json">-D: Select card configuration JSON</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#l-select-logging-directory">-l: Select logging directory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#l-disable-logging-directory">-L: Disable logging directory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#m-display-message-information">-m: Display message information</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#f-disable-dynamic-display">-F: Disable dynamic display</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#f-force-an-operation">-f: Force an operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#b-select-verbosity">-b: Select verbosity</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#t-select-timestamp">-t: Select timestamp</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#x-e-select-xclbin-and-platform-definition-json">-x &amp; -e: Select xclbin and platform definition JSON</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#x-e-select-p2p-target-xclbin-and-platform-definition-json">-X &amp; -E: Select P2P target xclbin and platform definition JSON</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../usage/command-line-options.html#command-line-options-examples">Command line options examples</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#running-single-test-on-a-single-card">Running single test on a single card</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#running-multiple-tests-on-a-single-card">Running multiple tests on a single card</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#same-tests-on-multiple-cards">Same tests on multiple cards</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#running-different-tests-on-different-cards">Running different tests on different cards</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../usage/command-line-options.html#card-configuration-json-file">Card configuration JSON file</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#card-configuration-json-definition">Card configuration JSON definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/command-line-options.html#card-configuration-json-examples">Card configuration JSON examples</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../usage/result.html">Result</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../usage/display-modes.html">Display modes</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/display-modes.html#multi-tests-display">Multi tests display</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/display-modes.html#single-test-display">Single test display</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usage/display-modes.html#disable-dynamic-display">Disable dynamic display</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../usage/understanding-xbtest-messages.html">Understanding xbtest messages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usage/result-directory.html">Result directory</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/result-directory.html#multi-tests-result-directory">Multi tests result directory</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../usage/result-directory.html#card-status-csv-output-file">Card status CSV output file</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../usage/result-directory.html#single-test-result-directory">Single test result directory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../usage/result-visualisation.html">Result visualisation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../usage/result-visualisation.html#vitis-analyzer">Vitis analyzer</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../usage/result-visualisation.html#profile-summary">Profile summary</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../usage/test-json-file-structure.html">Test JSON file structure</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../usage/test-json-file-structure.html#test-environment-members">Test environment members</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usage/test-json-file-structure.html#test-json-file-example">Test JSON file example</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Pre-canned tests</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html">Pre-canned tests description</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#overview">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#verify"><code class="docutils literal notranslate"><span class="pre">verify</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#dma"><code class="docutils literal notranslate"><span class="pre">dma</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#p2p-card"><code class="docutils literal notranslate"><span class="pre">p2p_card</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#p2p-nvme"><code class="docutils literal notranslate"><span class="pre">p2p_nvme</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#memory"><code class="docutils literal notranslate"><span class="pre">memory</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#memory-host-slave-bridge"><code class="docutils literal notranslate"><span class="pre">memory_host</span></code> (Slave bridge)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#power"><code class="docutils literal notranslate"><span class="pre">power</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#gt">GT</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#gt-mac"><code class="docutils literal notranslate"><span class="pre">gt_mac</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#switch"><code class="docutils literal notranslate"><span class="pre">switch</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#gt-mac-lpbk"><code class="docutils literal notranslate"><span class="pre">gt_mac_lpbk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#gt-mac-port-to-port"><code class="docutils literal notranslate"><span class="pre">gt_mac_port_to_port</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#gt-prbs"><code class="docutils literal notranslate"><span class="pre">gt_prbs</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pre-canned-tests/pre-canned-tests-description.html#stress"><code class="docutils literal notranslate"><span class="pre">stress</span></code></a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Test cases</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="test-cases-overview.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="verify-test-case-description.html">Verify</a><ul>
<li class="toctree-l2"><a class="reference internal" href="verify-test-case-description.html#compute-units-verification">Compute units verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="verify-test-case-description.html#test-json-file-verification">Test JSON file verification</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="dma-test-case-description.html">DMA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="dma-test-case-description.html#test-parameters">Test parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="dma-test-case-description.html#main-test-steps">Main test steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="dma-test-case-description.html#low-dma-bandwidth-troubleshooting">Low DMA bandwidth troubleshooting</a></li>
<li class="toctree-l2"><a class="reference internal" href="dma-test-case-description.html#dma-test-json-members">DMA test JSON members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#basic-examples">Basic examples</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#check-bw"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#stop-on-error"><code class="docutils literal notranslate"><span class="pre">stop_on_error</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#hi-thresh-wr-hi-thresh-rd"><code class="docutils literal notranslate"><span class="pre">hi_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#lo-thresh-wr-lo-thresh-rd"><code class="docutils literal notranslate"><span class="pre">lo_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#total-size"><code class="docutils literal notranslate"><span class="pre">total_size</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="dma-test-case-description.html#output-files">Output files</a><ul>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#dma-detail-csv-output-file"><code class="docutils literal notranslate"><span class="pre">dma_detail.csv</span></code> output file</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma-test-case-description.html#dma-result-csv-output-file"><code class="docutils literal notranslate"><span class="pre">dma_result.csv</span></code> output file</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="p2p-card-test-case-description.html">P2P CARD</a><ul>
<li class="toctree-l2"><a class="reference internal" href="p2p-card-test-case-description.html#test-parameters">Test parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="p2p-card-test-case-description.html#main-test-steps">Main test steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="p2p-card-test-case-description.html#p2p-card-test-json-members">P2P CARD test JSON members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#basic-examples">Basic examples</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#check-bw"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#stop-on-error"><code class="docutils literal notranslate"><span class="pre">stop_on_error</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#hi-thresh-wr-hi-thresh-rd"><code class="docutils literal notranslate"><span class="pre">hi_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#lo-thresh-wr-lo-thresh-rd"><code class="docutils literal notranslate"><span class="pre">lo_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#total-size"><code class="docutils literal notranslate"><span class="pre">total_size</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="p2p-card-test-case-description.html#output-files">Output files</a><ul>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#p2p-card-detail-csv-output-file"><code class="docutils literal notranslate"><span class="pre">p2p_card_detail.csv</span></code> output file</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-card-test-case-description.html#p2p-card-result-csv-output-file"><code class="docutils literal notranslate"><span class="pre">p2p_card_result.csv</span></code> output file</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="p2p-nvme-test-case-description.html">P2P NVME</a><ul>
<li class="toctree-l2"><a class="reference internal" href="p2p-nvme-test-case-description.html#test-parameters">Test parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="p2p-nvme-test-case-description.html#main-test-steps">Main test steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="p2p-nvme-test-case-description.html#p2p-nvme-test-json-members">P2P NVME test JSON members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#basic-examples">Basic Examples</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#check-bw"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#stop-on-error"><code class="docutils literal notranslate"><span class="pre">stop_on_error</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#hi-thresh-wr-hi-thresh-rd"><code class="docutils literal notranslate"><span class="pre">hi_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#lo-thresh-wr-lo-thresh-rd"><code class="docutils literal notranslate"><span class="pre">lo_thresh_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_rd</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#total-size"><code class="docutils literal notranslate"><span class="pre">total_size</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="p2p-nvme-test-case-description.html#output-files">Output files</a><ul>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#p2p-nvme-detail-csv-output-file"><code class="docutils literal notranslate"><span class="pre">p2p_nvme_detail.csv</span></code> output file</a></li>
<li class="toctree-l3"><a class="reference internal" href="p2p-nvme-test-case-description.html#p2p-nvme-result-csv-output-file"><code class="docutils literal notranslate"><span class="pre">p2p_nvme_result.csv</span></code> output file</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Memory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#test-parameters">Test parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="#main-test-steps">Main test steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="#measurements">Measurements</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#burst-time">Burst time</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bandwidth">Bandwidth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#latency">Latency</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bandwidth-and-latency-check-conditions">Bandwidth and latency check conditions</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#memory-cu-types">Memory CU types</a></li>
<li class="toctree-l2"><a class="reference internal" href="#write-and-read-ranges-blocks">Write and read ranges/blocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="#test-modes">Test modes</a></li>
<li class="toctree-l2"><a class="reference internal" href="#axi-bursts">AXI bursts</a></li>
<li class="toctree-l2"><a class="reference internal" href="#maximum-number-of-outstanding-transactions">Maximum number of outstanding transactions</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#maximum-number-of-outstanding-writes">Maximum number of outstanding writes</a></li>
<li class="toctree-l3"><a class="reference internal" href="#maximum-number-of-outstanding-reads">Maximum number of outstanding reads</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#axi-id-threads">AXI ID threads</a></li>
<li class="toctree-l2"><a class="reference internal" href="#quality-of-service-qos-rate-control">Quality of Service (QoS) - Rate control</a></li>
<li class="toctree-l2"><a class="reference internal" href="#memory-test-json-members">Memory Test JSON Members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#target-memories-on-the-card">Target memories on the card</a></li>
<li class="toctree-l3"><a class="reference internal" href="#target-memory-on-the-host">Target memory on the host</a></li>
<li class="toctree-l3"><a class="reference internal" href="#single-channel-override">Single-channel override</a></li>
<li class="toctree-l3"><a class="reference internal" href="#multi-channel-override">Multi-channel override</a></li>
<li class="toctree-l3"><a class="reference internal" href="#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="#override-test-sequence">Override <code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#check-bw"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_bw</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#check-latency"><code class="docutils literal notranslate"><span class="pre">check_latency</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_lat</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_lat</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#disable-prewrite"><code class="docutils literal notranslate"><span class="pre">disable_prewrite</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#disable-memory"><code class="docutils literal notranslate"><span class="pre">disable_memory</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#single-axi-thread"><code class="docutils literal notranslate"><span class="pre">single_axi_thread</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#output-files">Output files</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#results-csv-output-files">Results CSV output files</a></li>
<li class="toctree-l3"><a class="reference internal" href="#detail-csv-output-files">Detail CSV output files</a></li>
<li class="toctree-l3"><a class="reference internal" href="#multi-channel-summary-csv-output-files">Multi-channel Summary CSV output files</a></li>
<li class="toctree-l3"><a class="reference internal" href="#power-csv-output-files">Power CSV output files</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="power-test-case-description.html">Power</a><ul>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#test-parameters">Test parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#main-test-steps">Main test steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#power-and-temperature-limits">Power and temperature limits</a></li>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#power-budget-and-calibration">Power budget and calibration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#toggle-rate-step-requirement">Toggle rate step requirement</a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#actual-power-available">Actual power available</a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#components-present-on-the-card">Components present on the card</a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#tests-running">Tests running</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#power-test-json-members">Power test JSON members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#example">Example</a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#disable-reg-disable-dsp-disable-bram-disable-uram-disable-aie"><code class="docutils literal notranslate"><span class="pre">disable_reg</span></code>, <code class="docutils literal notranslate"><span class="pre">disable_dsp</span></code>, <code class="docutils literal notranslate"><span class="pre">disable_bram</span></code>, <code class="docutils literal notranslate"><span class="pre">disable_uram</span></code>, <code class="docutils literal notranslate"><span class="pre">disable_aie</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="power-test-case-description.html#disable-toggle-ramp"><code class="docutils literal notranslate"><span class="pre">disable_toggle_ramp</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="power-test-case-description.html#output-files">Output files</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gt-test-case-description.html">GT</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gt-mac-test-case-description.html">GT MAC</a><ul>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#gt-test-set-up">GT test set up</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#switch-set-up">Switch set up</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#source-mac-address">Source MAC address</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#destination-mac-address-lane-mapping">Destination MAC address - Lane mapping</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#lane-enabling">Lane enabling</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#gt-mac-cu-to-gt-mac-cu-connection">GT MAC CU to GT MAC CU connection</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#gt-settings">GT settings</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#main-test-steps">Main test steps</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#test-parameters">Test parameters</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#status">Status</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#matching-tx-rx">Matching TX RX</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#mac-stat-status-registers-description">MAC_STAT status registers description</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#gt-mac-test-json-members">GT MAC test JSON members</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#electrical-optical-loopback-example">Electrical/optical loopback example</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#switch-example">Switch example</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#gt-mac-to-gt-mac-connection-example">GT MAC to GT MAC connection example</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#tx-mapping"><code class="docutils literal notranslate"><span class="pre">tx_mapping</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#disable-lane"><code class="docutils literal notranslate"><span class="pre">disable_lane</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#source-addr"><code class="docutils literal notranslate"><span class="pre">source_addr</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#dest-addr"><code class="docutils literal notranslate"><span class="pre">dest_addr</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#utilisation"><code class="docutils literal notranslate"><span class="pre">utilisation</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#traffic-type"><code class="docutils literal notranslate"><span class="pre">traffic_type</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#packet-cfg"><code class="docutils literal notranslate"><span class="pre">packet_cfg</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#match-tx-rx"><code class="docutils literal notranslate"><span class="pre">match_tx_rx</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#mac-to-mac-connection"><code class="docutils literal notranslate"><span class="pre">mac_to_mac_connection</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-mac-test-case-description.html#gt-settings-test-json-members">GT settings test JSON members</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-mac-test-case-description.html#output-files">Output files</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gt-prbs-test-case-description.html">GT PRBS</a><ul>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#gt-test-set-up">GT test set up</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#gt-settings">GT settings</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#main-test-steps">Main test steps</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#test-parameters">Test parameters</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#status">Status</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#gt-prbs-test-json-members">GT PRBS test JSON members</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#electrical-optical-loopback-example">Electrical/optical loopback example</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#disable-ref-prbs"><code class="docutils literal notranslate"><span class="pre">disable_ref_prbs</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-prbs-test-case-description.html#gt-settings-test-json-members">GT settings test JSON members</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-prbs-test-case-description.html#output-file">Output file</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gt-lpbk-test-case-description.html">GT LPNK</a><ul>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#gt-test-set-up">GT test set up</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#gt-settings">GT settings</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#main-test-steps">Main test steps</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-lpbk-test-case-description.html#test-parameters">Test parameters</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#status">Status</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#gt-lpbk-test-json-members">GT LPBK test JSON members</a><ul>
<li class="toctree-l4"><a class="reference internal" href="gt-lpbk-test-case-description.html#example">Example</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-lpbk-test-case-description.html#definition">Definition</a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-lpbk-test-case-description.html#test-sequence"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="gt-lpbk-test-case-description.html#gt-settings-test-json-members">GT settings test JSON members</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gt-lpbk-test-case-description.html#output-file">Output file</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Tasks</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../tasks/tasks-overview.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tasks/device-management-task-description.html">Device management</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../tasks/device-management-task-description.html#sensor-source-definition">Sensor source definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tasks/device-management-task-description.html#device-management-test-json-members">Device management test JSON members</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../tasks/device-management-task-description.html#definition">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tasks/device-management-task-description.html#sensor"><code class="docutils literal notranslate"><span class="pre">sensor</span></code></a><ul>
<li class="toctree-l4"><a class="reference internal" href="../tasks/device-management-task-description.html#type"><code class="docutils literal notranslate"><span class="pre">type</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="../tasks/device-management-task-description.html#device-management-parameter-sensor-id"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="../tasks/device-management-task-description.html#warning-threshold"><code class="docutils literal notranslate"><span class="pre">warning_threshold</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="../tasks/device-management-task-description.html#error-threshold"><code class="docutils literal notranslate"><span class="pre">error_threshold</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="../tasks/device-management-task-description.html#abort-threshold"><code class="docutils literal notranslate"><span class="pre">abort_threshold</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../tasks/device-management-task-description.html#use-output-file"><code class="docutils literal notranslate"><span class="pre">use_output_file</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../tasks/device-management-task-description.html#watchdog-duration"><code class="docutils literal notranslate"><span class="pre">watchdog_duration</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../tasks/device-management-task-description.html#output-files">Output files</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Platform definition</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../platform-definition/platform-definition.html">Platform definition</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../platform-definition/platform-definition.html#platform-definition-json-file">Platform definition JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../platform-definition/platform-definition.html#xclbin-metadata">xclbin metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../platform-definition/platform-definition.html#xrt-device-apis-metadata">XRT device APIs metadata</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Other versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://docs.xilinx.com/v/u/en-US/ug1361-alveo-card-validation-test-solution">5.0</a></li>
<li class="toctree-l1"><a class="reference external" href="https://docs.xilinx.com/v/u/4.0-English/ug1361-alveo-card-validation-test-solution">4.0</a></li>
</ul>

            
			
			<p class="caption"><span class="caption-text">This Page</span></p>
				<ul class="current">
				  <li class="toctree-l1"><a href="../../_sources/docs/test-cases/memory-test-case-description.rst.txt"
						rel="nofollow">Show Source</a></li>
				</ul>
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">xbtest - User guide</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>Memory test case description</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/docs/test-cases/memory-test-case-description.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="memory-test-case-description">
<span id="id1"></span><h1>Memory test case description<a class="headerlink" href="#memory-test-case-description" title="Permalink to this headline"></a></h1>
<div class="contents local topic" id="table-of-contents">
<p class="topic-title">Table of contents</p>
<ul class="simple">
<li><p><a class="reference internal" href="#test-parameters" id="id43">Test parameters</a></p></li>
<li><p><a class="reference internal" href="#main-test-steps" id="id44">Main test steps</a></p></li>
<li><p><a class="reference internal" href="#measurements" id="id45">Measurements</a></p>
<ul>
<li><p><a class="reference internal" href="#burst-time" id="id46">Burst time</a></p></li>
<li><p><a class="reference internal" href="#bandwidth" id="id47">Bandwidth</a></p></li>
<li><p><a class="reference internal" href="#latency" id="id48">Latency</a></p></li>
<li><p><a class="reference internal" href="#bandwidth-and-latency-check-conditions" id="id49">Bandwidth and latency check conditions</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#memory-cu-types" id="id50">Memory CU types</a></p></li>
<li><p><a class="reference internal" href="#write-and-read-ranges-blocks" id="id51">Write and read ranges/blocks</a></p></li>
<li><p><a class="reference internal" href="#test-modes" id="id52">Test modes</a></p></li>
<li><p><a class="reference internal" href="#axi-bursts" id="id53">AXI bursts</a></p></li>
<li><p><a class="reference internal" href="#maximum-number-of-outstanding-transactions" id="id54">Maximum number of outstanding transactions</a></p>
<ul>
<li><p><a class="reference internal" href="#maximum-number-of-outstanding-writes" id="id55">Maximum number of outstanding writes</a></p></li>
<li><p><a class="reference internal" href="#maximum-number-of-outstanding-reads" id="id56">Maximum number of outstanding reads</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#axi-id-threads" id="id57">AXI ID threads</a></p></li>
<li><p><a class="reference internal" href="#quality-of-service-qos-rate-control" id="id58">Quality of Service (QoS) - Rate control</a></p></li>
<li><p><a class="reference internal" href="#memory-test-json-members" id="id59">Memory Test JSON Members</a></p>
<ul>
<li><p><a class="reference internal" href="#target-memories-on-the-card" id="id60">Target memories on the card</a></p></li>
<li><p><a class="reference internal" href="#target-memory-on-the-host" id="id61">Target memory on the host</a></p></li>
<li><p><a class="reference internal" href="#single-channel-override" id="id62">Single-channel override</a></p></li>
<li><p><a class="reference internal" href="#multi-channel-override" id="id63">Multi-channel override</a></p></li>
<li><p><a class="reference internal" href="#definition" id="id64">Definition</a></p></li>
<li><p><a class="reference internal" href="#test-sequence" id="id65"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a></p></li>
<li><p><a class="reference internal" href="#check-bw" id="id66"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a></p></li>
<li><p><a class="reference internal" href="#hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw" id="id67"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_bw</span></code></a></p></li>
<li><p><a class="reference internal" href="#lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw" id="id68"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_bw</span></code></a></p></li>
<li><p><a class="reference internal" href="#check-latency" id="id69"><code class="docutils literal notranslate"><span class="pre">check_latency</span></code></a></p></li>
<li><p><a class="reference internal" href="#hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat" id="id70"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_lat</span></code></a></p></li>
<li><p><a class="reference internal" href="#lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat" id="id71"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_lat</span></code></a></p></li>
<li><p><a class="reference internal" href="#disable-prewrite" id="id72"><code class="docutils literal notranslate"><span class="pre">disable_prewrite</span></code></a></p></li>
<li><p><a class="reference internal" href="#disable-memory" id="id73"><code class="docutils literal notranslate"><span class="pre">disable_memory</span></code></a></p></li>
<li><p><a class="reference internal" href="#single-axi-thread" id="id74"><code class="docutils literal notranslate"><span class="pre">single_axi_thread</span></code></a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#output-files" id="id75">Output files</a></p>
<ul>
<li><p><a class="reference internal" href="#results-csv-output-files" id="id76">Results CSV output files</a></p></li>
<li><p><a class="reference internal" href="#detail-csv-output-files" id="id77">Detail CSV output files</a></p></li>
<li><p><a class="reference internal" href="#multi-channel-summary-csv-output-files" id="id78">Multi-channel Summary CSV output files</a></p></li>
<li><p><a class="reference internal" href="#power-csv-output-files" id="id79">Power CSV output files</a></p></li>
</ul>
</li>
</ul>
</div>
<p>The goal of this test case is to check communications between the memory CUs and memories available:</p>
<blockquote>
<div><ul>
<li><p><strong>On the card</strong>: Typically, DDRs.</p></li>
<li><p><strong>In the FPGA</strong>: For example, HBM.</p></li>
<li><p><strong>On the host (with PCIe slave-bridge)</strong>: Slave-bridge provides access between the memory CU and host memory (HOST) via PCIe.
The memory CU can use the host memory the same way it currently uses the other memories.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>Host memory must be allocated prior being tested (see <a class="reference internal" href="../usage/test-specific-setup.html#host-memory-set-up"><span class="std std-ref">Host memory set up</span></a>).</p>
</div>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>For NoDMA platform, an area of allocated host memory is reserved for the <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">Application software</span></a> to access CU status register transferred from PLRAM
and is not usable in the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case targeting the host memory (HOST).</p>
</div>
</li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In the <a class="reference internal" href="dma-test-case-description.html#dma-test-case-description"><span class="std std-ref">DMA</span></a> test case, xbtest software controls data transfers between host and memories available on the card and in the FPGA.</p>
<p>In the <a class="reference internal" href="p2p-card-test-case-description.html#p2p-card-test-case-description"><span class="std std-ref">P2P CARD</span></a> and <a class="reference internal" href="p2p-nvme-test-case-description.html#p2p-nvme-test-case-description"><span class="std std-ref">P2P NVME</span></a> test cases, xbtest software controls data transfers between PCIe cards.</p>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, xbtest commands the memory CUs to transfer data between the CU and their associated memories located on the card, in the FPGA, or on the host.</p>
</div>
<p>The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case includes the following features:</p>
<blockquote>
<div><ul class="simple">
<li><p>All memories are tested in parallel.</p></li>
<li><p>All memories of a type (for example DDR, HBM, or HOST) are tested with the same sequence (see <a class="reference internal" href="#memory-cu-types"><span class="std std-ref">Memory CU types</span></a>).</p></li>
<li><p>Data integrity is checked using PRBS31 generator/checker within the CU.</p></li>
<li><p>Write and read bandwidths and latencies are measured.</p></li>
<li><p>Mode of data transfer is configurable. Available modes are only/alternate/simultaneous write/read.</p></li>
<li><p>Write/read rates, burst size, maximum number of outstanding transactions, block size and start address offset of the memory CU data transfers are configurable separately.</p></li>
<li><p>All transfers are performed using linear addressing.</p></li>
<li><p>Multiple AXI ID threads can be supported by the memory CU depending on the platform.</p></li>
</ul>
</div></blockquote>
<div class="section" id="test-parameters">
<h2><a class="toc-backref" href="#id43">Test parameters</a><a class="headerlink" href="#test-parameters" title="Permalink to this headline"></a></h2>
<p>The mandatory test configuration parameters are listed below.
For more information, see <a class="reference internal" href="#memory-test-json-members"><span class="std std-ref">Memory Test JSON Members</span></a>.</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>: Specifies the test duration in seconds.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>: Describes the data transfer mode: <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>.</p></li>
</ul>
</div></blockquote>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>By default, xbtest loads a valid PRBS31 data sequence in the memory before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.
This can be disabled (<a class="reference internal" href="#memory-parameter-disable-prewrite"><span class="std std-ref">disable_prewrite</span></a>) and the presence of valid PRBS data in the memory can be managed manually within your <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>,
defining at least one <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test prior to the first <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p>
</div>
<p>The following optional parameters may also be specified:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-rate"><span class="std std-ref">wr_rate</span></a>: Write data transfer rate.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-rate"><span class="std std-ref">rd_rate</span></a>: Read data transfer rate.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a>: Write burst size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a>: Read burst size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a>: Maximum number of outstanding write transactions.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a>: Maximum number of outstanding read transactions.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a>: Write block size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>: Read block size.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a>: Write start address offset.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>: Read start address offset.</p></li>
</ul>
</div></blockquote>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>For some memory types, the memory CU has been intentionally designed to exceed the power capacity of the card.
Your server/workstation may reboot or xbtest may be interrupted if you try to use a high write or read data transfer rates.
Nominal write and read data transfer rates are specified in platform definition file (see <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>).</p>
</div>
</div>
<div class="section" id="main-test-steps">
<h2><a class="toc-backref" href="#id44">Main test steps</a><a class="headerlink" href="#main-test-steps" title="Permalink to this headline"></a></h2>
<p>For each test configuration, the following steps are repeated:</p>
<blockquote>
<div><ol class="arabic">
<li><p>The test is run for at least the defined <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>.
The entire range of the memory is always checked, meaning that, if needed, the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> is extended.</p></li>
<li><p>Every second, the <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">Application software</span></a> requests status and measurements from the CU:</p>
<blockquote>
<div><ul class="simple">
<li><p>Read/write bandwidths and latencies.</p></li>
<li><p>Data integrity status.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>After the test completes, the Application software displays the measured average read/write bandwidth and latency.
Bandwidths and latencies are also checked against thresholds under some conditions (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p></li>
</ol>
</div></blockquote>
</div>
<div class="section" id="measurements">
<h2><a class="toc-backref" href="#id45">Measurements</a><a class="headerlink" href="#measurements" title="Permalink to this headline"></a></h2>
<p>The memory CUs computes burst time and latency.
The bandwidth is computed every second by the <code class="docutils literal notranslate"><span class="pre">Test</span></code> software after requesting measurements from the CU.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Some platforms include safety feature such as clock throttling when the power or temperature exceed pre-defined limits (refer to the <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/alveo.html#cards">documentation for your card</a>).
If the clock throttling has been activated while doing a memory test, the memory CU measurements are impacted as they depend on expected clock frequency and the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case might fail.</p>
<blockquote>
<div><ul class="simple">
<li><p>xbtest can detects clock throttling is on only when continuous clock has been connected to the CU.</p></li>
<li><p>If the memory test fails while the <a class="reference internal" href="power-test-case-description.html#power-test-case-description"><span class="std std-ref">Power</span></a> test case is running, a warning (<code class="docutils literal notranslate"><span class="pre">MEM_051</span></code>) is reported to alert on potential clock throttling.</p></li>
</ul>
</div></blockquote>
</div>
<div class="section" id="burst-time">
<h3><a class="toc-backref" href="#id46">Burst time</a><a class="headerlink" href="#burst-time" title="Permalink to this headline"></a></h3>
<p>The following sections describes the start and end point for burst time measurement, which are similar in the write and read directions.
The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case reports minimum, average and maximum burst time, which are not check against any thresholds.</p>
<table class="docutils align-default" id="id11">
<caption><span class="caption-text">Burst time</span><a class="headerlink" href="#id11" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 48%" />
<col style="width: 42%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Burst time</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Write</p></td>
<td><p>The write burst time is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: First time <code class="docutils literal notranslate"><span class="pre">WVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">WREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: <code class="docutils literal notranslate"><span class="pre">WVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">WLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">WREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the write burst time measurement:</p>
<div class="figure align-center" id="id12">
<img alt="../../_images/write-burst-time.png" src="../../_images/write-burst-time.png" />
<p class="caption"><span class="caption-text">Write burst time</span><a class="headerlink" href="#id12" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>Read</p></td>
<td><p>The read burst time is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: First time <code class="docutils literal notranslate"><span class="pre">RVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: <code class="docutils literal notranslate"><span class="pre">RVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">RLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the read burst time measurement:</p>
<div class="figure align-center" id="id13">
<img alt="../../_images/read-burst-time.png" src="../../_images/read-burst-time.png" />
<p class="caption"><span class="caption-text">Read burst time</span><a class="headerlink" href="#id13" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="bandwidth">
<span id="id2"></span><h3><a class="toc-backref" href="#id47">Bandwidth</a><a class="headerlink" href="#bandwidth" title="Permalink to this headline"></a></h3>
<p>The average write/read bandwidth is computed as write/read burst size divided by average write/read burst time.
The measured average bandwidth can be checked against thresholds when enabled.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>The bandwidth checks are disabled by default when the host memory is targeted.</p>
</div>
</div>
<div class="section" id="latency">
<span id="id3"></span><h3><a class="toc-backref" href="#id48">Latency</a><a class="headerlink" href="#latency" title="Permalink to this headline"></a></h3>
<p>The following sections describes the start and end point for latency measurement.
The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case reports minimum, average and maximum burst latency.
The measured average latency can be checked against thresholds when enabled.</p>
<table class="docutils align-default" id="id14">
<caption><span class="caption-text">Latency</span><a class="headerlink" href="#id14" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 48%" />
<col style="width: 41%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Latency</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Write</p></td>
<td><p>The write burst latency is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: <code class="docutils literal notranslate"><span class="pre">WVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">WLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">WREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: <code class="docutils literal notranslate"><span class="pre">BVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">BREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the write latency measurement:</p>
<div class="figure align-center" id="id15">
<img alt="../../_images/write-burst-latency.png" src="../../_images/write-burst-latency.png" />
<p class="caption"><span class="caption-text">Write burst latency</span><a class="headerlink" href="#id15" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>Read</p></td>
<td><p>The read burst latency is measured for a given burst using the following:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: <code class="docutils literal notranslate"><span class="pre">ARVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">ARREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: First time <code class="docutils literal notranslate"><span class="pre">RVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
</td>
<td><p>The following figure represents the read latency measurement.</p>
<div class="figure align-center" id="id16">
<img alt="../../_images/read-burst-latency.png" src="../../_images/read-burst-latency.png" />
<p class="caption"><span class="caption-text">Read burst latency</span><a class="headerlink" href="#id16" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="bandwidth-and-latency-check-conditions">
<span id="id4"></span><h3><a class="toc-backref" href="#id49">Bandwidth and latency check conditions</a><a class="headerlink" href="#bandwidth-and-latency-check-conditions" title="Permalink to this headline"></a></h3>
<p>The average read/write bandwidth and latency are checked against thresholds only when the following parameters are set to their nominal values:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> is greater than 20 seconds.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-rate"><span class="std std-ref">wr_rate</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-rate"><span class="std std-ref">rd_rate</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a> equal nominal values specified in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a> are set such as the full memory size is check.</p></li>
</ul>
</div></blockquote>
<p>These nominal values are used by default. If any of them is overwritten, the check of the bandwidth and latency are disabled and a warning (<code class="docutils literal notranslate"><span class="pre">MEM_050</span></code>) is reported.
This can be overruled by setting <a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a> or <a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a> if it is still required.</p>
</div>
</div>
<div class="section" id="memory-cu-types">
<span id="id5"></span><h2><a class="toc-backref" href="#id50">Memory CU types</a><a class="headerlink" href="#memory-cu-types" title="Permalink to this headline"></a></h2>
<p>Different Alveo cards support various memory types of different sizes (for example, multiple 16 GB of DDR, 8 GB of HBM, 2 GB of PL-DDR, and/or 4 GB of PS-DDR) which are automatically detected by xbtest during the verify test case.
Each of these memories is tested with either of these different types of memory CU:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Single-channel</strong>: One or more CU with 1 channel (1 AXI interface). Each CU targets a different memory entirely.
All <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases for each single-channel memory CU run in parallel.
For example, DDR, PL_DDR or HOST are single-channel memory types.</p></li>
<li><p><strong>multi-channel</strong> : Only one CU with up to 32 channels targeting different areas of the same memory.
All <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases for each channel of the multi-channel memory CU run in parallel.
For example, HBM, PS_DDR are multi-channel memory types.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For example, as the HBM stack can be split into pseudo channels (PCs) (see <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/hbm/v1_0/pg276-axi-hbm.pdf">AXI High Bandwidth Controller LogiCORE IP Product Guide (PG276)</a>), a multi-channel memory CU is used.
Each channel of the memory CU can be connected either one or more PCs.</p>
</div>
<p>For each memory types, the size of AXI W/RDATA buses can be different.
The maximum data size is typically used (512 bits) but it can be lower for example for PS_DDR memory type (128 bits).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Different Alveo cards might have different memory types.
To identify the names of available memory types on the card selected with card BDF <code class="docutils literal notranslate"><span class="pre">&lt;BDF&gt;</span></code>,
use the following command (see <a class="reference internal" href="../usage/command-line-options.html#command-line-options"><span class="std std-ref">Command line options</span></a>):</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$ xbtest -d &lt;BDF&gt; -g memory
</pre></div>
</div>
</div>
<p>More information on the configuration is also available in <code class="docutils literal notranslate"><span class="pre">xbtest.log</span></code>, with message ID <code class="docutils literal notranslate"><span class="pre">ITF_058</span></code> for each memory type and message ID <code class="docutils literal notranslate"><span class="pre">ITF_100</span></code> for each CU.</p>
<table class="docutils align-default" id="id17">
<caption><span class="caption-text">Memory CU types</span><a class="headerlink" href="#id17" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 9%" />
<col style="width: 60%" />
<col style="width: 31%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Memory CU type</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>32-channel HBM</p></td>
<td><p>One 32-channel memory CU, with each channel targets a different HBM PC (different memory tags).</p></td>
<td><div class="figure align-center" id="id18">
<img alt="../../_images/32-channel-hbm-memory-cu-type.svg" src="../../_images/32-channel-hbm-memory-cu-type.svg" /><p class="caption"><span class="caption-text">32-channel HBM memory CU type</span><a class="headerlink" href="#id18" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>16-channel HBM</p></td>
<td><p>One 16-channel memory CU, with each channel targeting a different series of two HBM PCs (different memory tags).</p></td>
<td><div class="figure align-center" id="id19">
<img alt="../../_images/16-channel-hbm-memory-cu-type.svg" src="../../_images/16-channel-hbm-memory-cu-type.svg" /><p class="caption"><span class="caption-text">16-channel HBM memory CU type</span><a class="headerlink" href="#id19" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-even"><td><p>DDR</p></td>
<td><p>Four single-channel memory CUs, with each CU targeting a different DDR.</p></td>
<td><div class="figure align-center" id="id20">
<img alt="../../_images/ddr-memory-cu-type.svg" src="../../_images/ddr-memory-cu-type.svg" /><p class="caption"><span class="caption-text">DDR memory CU type</span><a class="headerlink" href="#id20" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>PS_DDR</p></td>
<td><p>One 4-channel memory CU, with each channel targeting a different area of the same memory (same memory tag).</p></td>
<td><div class="figure align-center" id="id21">
<img alt="../../_images/ps-ddr-memory-cu-type.svg" src="../../_images/ps-ddr-memory-cu-type.svg" /><p class="caption"><span class="caption-text">PS_DDR memory CU type</span><a class="headerlink" href="#id21" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="write-and-read-ranges-blocks">
<h2><a class="toc-backref" href="#id51">Write and read ranges/blocks</a><a class="headerlink" href="#write-and-read-ranges-blocks" title="Permalink to this headline"></a></h2>
<p>Data is transferred from/to the memory via multiple AXI bursts, which address linearly the entire range of the memory.
By default, the entire range of the memory is tested. When the memory CU is:</p>
<blockquote>
<div><ul>
<li><p><strong>Single-channel</strong>: The range is simply the size of the memory.</p></li>
<li><p><strong>multi-channel</strong>: The range is based on the quantity of memories connected to each channel of the memory CU. For example, with:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>32-channel HBM</strong>: Each channel of the memory CU has a range of 256 MB (size of one HBM Pseudo Channel).</p></li>
<li><p><strong>16-channel HBM</strong>: Each channel of the memory CU has a range of 512 MB (size of two HBM Pseudo Channel).</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Throughout the documentation, the terminology of block is also used to refer to the range under test.</p>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a> can be overwritten.</p>
<p>A block of data is fully:</p>
<blockquote>
<div><ul class="simple">
<li><p>Written to the memory, when the last burst of data is acknowledged (<code class="docutils literal notranslate"><span class="pre">BVALID</span></code>) to the memory CU.</p></li>
<li><p>Read from the memory, when the last data (<code class="docutils literal notranslate"><span class="pre">RLAST</span></code>) of the last burst is received by the memory CU.</p></li>
</ul>
</div></blockquote>
<p>For more information about AXI protocol, refer to Vivado Design Suite: <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When a block of data is fully read/written, the memory CU repeats the transfer of data during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a>, but the memory range is always entirely transferred.
The <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test is automatically increased accordingly, meaning that the reading/writing of a block is never interrupted.</p>
</div>
</div>
<div class="section" id="test-modes">
<h2><a class="toc-backref" href="#id52">Test modes</a><a class="headerlink" href="#test-modes" title="Permalink to this headline"></a></h2>
<p>The memory CUs can be configured to write and/or read data to/from the targeted memory in four different modes set with parameter <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>.</p>
<table class="docutils align-default" id="id22">
<caption><span class="caption-text">Test modes</span><a class="headerlink" href="#id22" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 52%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p>The memory range (block) is fully written over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test.</p>
<div class="figure align-center" id="id23">
<img alt="../../_images/only-wr-test-mode-operations.svg" src="../../_images/only-wr-test-mode-operations.svg" /><p class="caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test mode operations</span><a class="headerlink" href="#id23" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>The memory range (block) is fully read over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.
A single preliminary write (with known PRBS31 data) of the memory is performed prior starting the reading.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> test.</p>
<div class="figure align-center" id="id24">
<img alt="../../_images/only-rd-test-mode-operations.svg" src="../../_images/only-rd-test-mode-operations.svg" /><p class="caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">only_rd</span></code> test mode operations</span><a class="headerlink" href="#id24" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p>The first half of the memory range is fully written and the second half of the memory range is read simultaneously.
A single preliminary write (with known PRBS31 data) of the second half of the memory is performed prior starting the reading.
The following figure represents the blocks transferred during a <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.
In this <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, a block represents half of the memory range.</p></td>
<td><p>The following figure represents the blocks transferred during a <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p>
<div class="figure align-center" id="id25">
<img alt="../../_images/simultaneous-wr-rd-test-mode-operations.svg" src="../../_images/simultaneous-wr-rd-test-mode-operations.svg" /><p class="caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test mode operations</span><a class="headerlink" href="#id25" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p>The full range of the memory is written, then fully read, over and over
during the entire <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of the test.</p></td>
<td><p>The following figure represents the blocks transferred during an <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code> test.</p>
<div class="figure align-center" id="id26">
<img alt="../../_images/alternate-wr-rd-test-mode-operations.svg" src="../../_images/alternate-wr-rd-test-mode-operations.svg" /><p class="caption"><span class="caption-text"><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code> test mode operations</span><a class="headerlink" href="#id26" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="axi-bursts">
<h2><a class="toc-backref" href="#id53">AXI bursts</a><a class="headerlink" href="#axi-bursts" title="Permalink to this headline"></a></h2>
<p>The memory CU communicates with the memory via one or more AXI interfaces (channels).
The size of the AXI burst is typically 4 kB.
For more information about AXI protocol, refer to Vivado Design Suite: <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>.</p>
<table class="docutils align-default" id="id27">
<caption><span class="caption-text">AXI data size vs. AXI beat</span><a class="headerlink" href="#id27" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 37%" />
<col style="width: 28%" />
<col style="width: 35%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>AXI data size (in bits)</p></th>
<th class="head"><p>AXI beat quantity</p></th>
<th class="head"><p>AXI burst size (in kB)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>512</p></td>
<td><p>64</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>256</p></td>
<td><p>128</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>128</p></td>
<td><p>128</p></td>
<td><p>2</p></td>
</tr>
</tbody>
</table>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-burst-size"><span class="std std-ref">wr_burst_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-burst-size"><span class="std std-ref">rd_burst_size</span></a> can be overwritten.</p>
</div>
<div class="section" id="maximum-number-of-outstanding-transactions">
<span id="memory-test-number-outstanding"></span><h2><a class="toc-backref" href="#id54">Maximum number of outstanding transactions</a><a class="headerlink" href="#maximum-number-of-outstanding-transactions" title="Permalink to this headline"></a></h2>
<p>The memory CUs can be configured to limit the number of outstanding write and/or read transaction to/from the targeted memory.</p>
<p>The maximum number of outstanding transaction impact the <a class="reference internal" href="#bandwidth"><span class="std std-ref">Bandwidth</span></a> and <a class="reference internal" href="#latency"><span class="std std-ref">Latency</span></a> measurements.</p>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence-wr-outstanding"><span class="std std-ref">wr_outstanding</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-outstanding"><span class="std std-ref">rd_outstanding</span></a> can be overwritten.</p>
<div class="section" id="maximum-number-of-outstanding-writes">
<h3><a class="toc-backref" href="#id55">Maximum number of outstanding writes</a><a class="headerlink" href="#maximum-number-of-outstanding-writes" title="Permalink to this headline"></a></h3>
<p>An outstanding write transaction is defined as:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: when <code class="docutils literal notranslate"><span class="pre">AWVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">AWREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: when <code class="docutils literal notranslate"><span class="pre">BVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">BREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default" id="id28">
<caption><span class="caption-text">Maximum Number of Outstanding Writes</span><a class="headerlink" href="#id28" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 26%" />
<col style="width: 74%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Maximum number of outstanding writes</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding writes is limited to 1.</p>
<div class="figure align-center" id="id29">
<img alt="../../_images/wr-outstanding-1.svg" src="../../_images/wr-outstanding-1.svg" /><p class="caption"><span class="caption-text">Outstanding writes limited to 1.</span><a class="headerlink" href="#id29" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>The following figure represents the AXI bursts when the maximum number of outstanding writes is set to 2.</p>
<div class="figure align-center" id="id30">
<img alt="../../_images/wr-outstanding-2.svg" src="../../_images/wr-outstanding-2.svg" /><p class="caption"><span class="caption-text">Outstanding writes limited to 2</span><a class="headerlink" href="#id30" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-even"><td><p>0 (not limited)</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding writes is not limited.</p>
<div class="figure align-center" id="id31">
<img alt="../../_images/wr-outstanding-0.svg" src="../../_images/wr-outstanding-0.svg" /><p class="caption"><span class="caption-text">Outstanding writes not limited</span><a class="headerlink" href="#id31" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="maximum-number-of-outstanding-reads">
<h3><a class="toc-backref" href="#id56">Maximum number of outstanding reads</a><a class="headerlink" href="#maximum-number-of-outstanding-reads" title="Permalink to this headline"></a></h3>
<p>An outstanding read transaction is defined as:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Start point</strong>: when <code class="docutils literal notranslate"><span class="pre">ARVALID</span></code> and <code class="docutils literal notranslate"><span class="pre">ARREADY</span></code> are asserted.</p></li>
<li><p><strong>End point</strong>: when <code class="docutils literal notranslate"><span class="pre">RVALID</span></code>, <code class="docutils literal notranslate"><span class="pre">RLAST</span></code> and <code class="docutils literal notranslate"><span class="pre">RREADY</span></code> are asserted.</p></li>
</ul>
</div></blockquote>
<table class="docutils align-default" id="id32">
<caption><span class="caption-text">Maximum number of outstanding reads</span><a class="headerlink" href="#id32" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 26%" />
<col style="width: 74%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Maximum number of outstanding reads</p></th>
<th class="head"><p>Illustration</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding reads is limited to 1.</p>
<div class="figure align-center" id="id33">
<img alt="../../_images/rd-outstanding-1.svg" src="../../_images/rd-outstanding-1.svg" /><p class="caption"><span class="caption-text">Outstanding reads limited to 1.</span><a class="headerlink" href="#id33" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>The following figure represents the AXI bursts when the maximum number of outstanding reads is set to 2.</p>
<div class="figure align-center" id="id34">
<img alt="../../_images/rd-outstanding-2.svg" src="../../_images/rd-outstanding-2.svg" /><p class="caption"><span class="caption-text">Outstanding reads limited to 2.</span><a class="headerlink" href="#id34" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
<tr class="row-even"><td><p>0 (not limited)</p></td>
<td><p>The following figure represents the AXI bursts when the number of outstanding reads is not limited.</p>
<div class="figure align-center" id="id35">
<img alt="../../_images/rd-outstanding-0.svg" src="../../_images/rd-outstanding-0.svg" /><p class="caption"><span class="caption-text">Outstanding reads not limited</span><a class="headerlink" href="#id35" title="Permalink to this image"></a></p>
</div>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="axi-id-threads">
<h2><a class="toc-backref" href="#id57">AXI ID threads</a><a class="headerlink" href="#axi-id-threads" title="Permalink to this headline"></a></h2>
<p>The memory CU can be configured to support multiple AXI ID threads (see <a class="reference external" href="https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf">AXI reference guide (UG1037)</a>).
The maximum number of AXI ID threads supported by the memory CU is reported by the host application in messages <code class="docutils literal notranslate"><span class="pre">ITF_058</span></code>.</p>
<p>By default, the memory CU will transfer data to/from the memory using the maximum number of ID thread.
When the parameter <a class="reference internal" href="#memory-parameter-single-axi-thread"><span class="std std-ref">single_axi_thread</span></a> is set, the memory CU will only use a constant ID for all AXI transactions.</p>
<p>When multiple AXI ID threads are enabled, the memory CU will generate each consecutive AXI burst request with a different, rotating AXI ID.
For example, if the number of AXI ID threads is 4, then the AXI ID of the consecutive requests will be: 0, 1, 2, 3, 0, 1, 2, 3, 0, etc.</p>
</div>
<div class="section" id="quality-of-service-qos-rate-control">
<h2><a class="toc-backref" href="#id58">Quality of Service (QoS) - Rate control</a><a class="headerlink" href="#quality-of-service-qos-rate-control" title="Permalink to this headline"></a></h2>
<p>Depending on the memory (or DMA and Slave bridge) controller built time settings, you may notice that write and read bandwidths are not even (or balanced) during <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test. Although it may not change the total bandwidth available, you may want to change the way write and read bandwidths are shared. This can be achieved by using rate control, <code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code> (see <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>).</p>
<p>By controlling individually <code class="docutils literal notranslate"><span class="pre">wr_rate</span></code> and <code class="docutils literal notranslate"><span class="pre">rd_rate</span></code>, youll be able to slow down (or accelerate) the quantity of write or read requests created by the memory CU. This rate control is still subject to <a class="reference internal" href="#memory-test-number-outstanding"><span class="std std-ref">Maximum number of outstanding transactions</span></a>. So, you may need to increase or simply disable them to achieve the expected results.</p>
<p>All default settings are defined in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.
Changing any default settings automatically disables the check of the results against thresholds (when applicable), see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>. If its not the desired behaviour, youll need to enable manually these checks in your test JSON file by using <a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a> or <a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a>.</p>
</div>
<div class="section" id="memory-test-json-members">
<span id="id6"></span><h2><a class="toc-backref" href="#id59">Memory Test JSON Members</a><a class="headerlink" href="#memory-test-json-members" title="Permalink to this headline"></a></h2>
<div class="section" id="target-memories-on-the-card">
<h3><a class="toc-backref" href="#id60">Target memories on the card</a><a class="headerlink" href="#target-memories-on-the-card" title="Permalink to this headline"></a></h3>
<p>Following is an example of <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test cases targeting all memories of type DDR and HBM available on the card.
Note that all memories are tested in parallel.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</div>
<hr class="docutils" />
<div class="section" id="target-memory-on-the-host">
<h3><a class="toc-backref" href="#id61">Target memory on the host</a><a class="headerlink" href="#target-memory-on-the-host" title="Permalink to this headline"></a></h3>
<p>Following is an example of <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case targeting all memories of type HOST:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HOST&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>The <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case targeting memories available on the host should not be run in parallel with following test cases:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a>.</p></li>
<li><p><a class="reference internal" href="power-test-case-description.html#power-test-case-description"><span class="std std-ref">Power</span></a>.</p></li>
<li><p><a class="reference internal" href="gt-mac-test-case-description.html#gt-mac-test-case-description"><span class="std std-ref">GT MAC</span></a>.</p></li>
<li><p><a class="reference internal" href="gt-lpbk-test-case-description.html#gt-lpbk-test-case-description"><span class="std std-ref">GT LPBK</span></a>.</p></li>
<li><p><a class="reference internal" href="gt-prbs-test-case-description.html#gt-prbs-test-case-description"><span class="std std-ref">GT PRBS</span></a>.</p></li>
</ul>
</div></blockquote>
</div>
</div>
<hr class="docutils" />
<div class="section" id="single-channel-override">
<h3><a class="toc-backref" href="#id62">Single-channel override</a><a class="headerlink" href="#single-channel-override" title="Permalink to this headline"></a></h3>
<p>For single-channel memory types, some test JSON members can be overwritten for each tag targeted by the memory CUs using the test JSON member <code class="docutils literal notranslate"><span class="pre">memory_tag_config</span></code>.</p>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case only for one (identified by memory tag <code class="docutils literal notranslate"><span class="pre">DDR[1]</span></code>) of the memories of the single-channel memory type named DDR.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">true</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_tag_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;DDR[1]&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">false</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</div>
<hr class="docutils" />
<div class="section" id="multi-channel-override">
<h3><a class="toc-backref" href="#id63">Multi-channel override</a><a class="headerlink" href="#multi-channel-override" title="Permalink to this headline"></a></h3>
<p>For multi-channel memory types, some test JSON members can be overwritten for each channel of the memory CU using the test JSON member <code class="docutils literal notranslate"><span class="pre">memory_channel_config</span></code>.</p>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case only for one (channel <code class="docutils literal notranslate"><span class="pre">12</span></code>) channel of the multi-channel memory type named HBM.</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">30</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">true</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_channel_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;12&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;disable_memory&quot;</span><span class="p">:</span><span class="w"> </span><span class="kc">false</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
</div>
<hr class="docutils" />
<div class="section" id="definition">
<h3><a class="toc-backref" href="#id64">Definition</a><a class="headerlink" href="#definition" title="Permalink to this headline"></a></h3>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, valid test JSON members depend on the configuration of the memory CUs (see <a class="reference internal" href="#memory-cu-types"><span class="std std-ref">Memory CU types</span></a>), which are automatically detected by the <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">Application software</span></a> during the verify test case.
The following table shows all members available for this test case.
More details are provided for each member in the subsequent sections:</p>
<table class="docutils align-default" id="id36">
<caption><span class="caption-text">Memory test case members</span><a class="headerlink" href="#id36" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 28%" />
<col style="width: 14%" />
<col style="width: 58%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Member</p></th>
<th class="head"><p>Mandatory / optional</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a></p></td>
<td><p>Mandatory</p></td>
<td><p>Describes the sequence of tests to perform.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-check-bw"><span class="std std-ref">check_bw</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Enable the check of the bandwidths. This check is by default for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: Enabled.</p></li>
<li><p><strong>On the host</strong>: Disabled.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-bw"><span class="std std-ref">hi_thresh_alt_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-bw"><span class="std std-ref">hi_thresh_alt_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-bw"><span class="std std-ref">hi_thresh_only_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-bw"><span class="std std-ref">hi_thresh_only_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-bw"><span class="std std-ref">hi_thresh_simul_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-bw"><span class="std std-ref">hi_thresh_simul_rd_bw</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite high threshold of write/read bandwidth (MB/s).</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-bw"><span class="std std-ref">lo_thresh_alt_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-bw"><span class="std std-ref">lo_thresh_alt_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-bw"><span class="std std-ref">lo_thresh_only_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-bw"><span class="std std-ref">lo_thresh_only_rd_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-bw"><span class="std std-ref">lo_thresh_simul_wr_bw</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-bw"><span class="std std-ref">lo_thresh_simul_rd_bw</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite low threshold of the write/read bandwidth (MB/s).</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-check-latency"><span class="std std-ref">check_latency</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Enable the check of the latencies. This check is by default for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: Enabled.</p></li>
<li><p><strong>On the host</strong>: Disabled.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-lat"><span class="std std-ref">hi_thresh_alt_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-lat"><span class="std std-ref">hi_thresh_alt_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-lat"><span class="std std-ref">hi_thresh_only_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-lat"><span class="std std-ref">hi_thresh_only_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-lat"><span class="std std-ref">hi_thresh_simul_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-lat"><span class="std std-ref">hi_thresh_simul_rd_lat</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite high threshold of write/read latency (ns).</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-lat"><span class="std std-ref">lo_thresh_alt_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-lat"><span class="std std-ref">lo_thresh_alt_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-lat"><span class="std std-ref">lo_thresh_only_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-lat"><span class="std std-ref">lo_thresh_only_rd_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-lat"><span class="std std-ref">lo_thresh_simul_wr_lat</span></a></p>
<p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-lat"><span class="std std-ref">lo_thresh_simul_rd_lat</span></a></p>
</td>
<td><p>Optional</p></td>
<td><p>Overwrite low threshold of the write/read latency (ns).</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-disable-prewrite"><span class="std std-ref">disable_prewrite</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable write of valid PRBS31 data in the memory
before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#memory-parameter-disable-memory"><span class="std std-ref">disable_memory</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable memory test case.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#memory-parameter-single-axi-thread"><span class="std std-ref">single_axi_thread</span></a></p></td>
<td><p>Optional</p></td>
<td><p>Disable usage of multiple AXI ID threads.</p></td>
</tr>
</tbody>
</table>
<hr class="docutils" />
</div>
<div class="section" id="test-sequence">
<span id="memory-parameter-test-sequence"></span><h3><a class="toc-backref" href="#id65"><code class="docutils literal notranslate"><span class="pre">test_sequence</span></code></a><a class="headerlink" href="#test-sequence" title="Permalink to this headline"></a></h3>
<p>Mandatory. Describes the sequence of tests to perform.
Tests are performed serially, and a failure in one test does not stop the sequence (the next test will be launched).
There is no limitation to the length of the test sequence.</p>
<p>This field contains a list of tests, each test being defined by an object of keyvalue parameters pairs: <code class="docutils literal notranslate"><span class="pre">[</span> <span class="pre">{},</span> <span class="pre">{},</span> <span class="pre">{}</span> <span class="pre">]</span></code>.</p>
<p>The following table defines the parameters supported in the Memory test sequence:</p>
<span id="memory-parameter-test-sequence-rd-start-addr"></span><span id="memory-parameter-test-sequence-wr-start-addr"></span><span id="memory-parameter-test-sequence-rd-block-size"></span><span id="memory-parameter-test-sequence-wr-block-size"></span><span id="memory-parameter-test-sequence-rd-outstanding"></span><span id="memory-parameter-test-sequence-wr-outstanding"></span><span id="memory-parameter-test-sequence-rd-burst-size"></span><span id="memory-parameter-test-sequence-wr-burst-size"></span><span id="memory-parameter-test-sequence-rd-rate"></span><span id="memory-parameter-test-sequence-wr-rate"></span><span id="memory-parameter-test-sequence-mode"></span><span id="memory-parameter-test-sequence-duration"></span><table class="docutils align-default" id="id37">
<caption><span class="caption-text">Memory test sequence parameters</span><a class="headerlink" href="#id37" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 80%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Member</p></th>
<th class="head"><p>Mandatory / optional</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">duration</span></code></p></td>
<td><p>Mandatory</p></td>
<td><p>The duration of the test in seconds; Range [1, 2<sup>32</sup>-1].</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">mode</span></code></p></td>
<td><p>Mandatory</p></td>
<td><p>Test mode; Possible value: <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> and <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_rate</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Write/read rate in percent; Overwrites nominal rate specified in platform definition file (see <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>). Range: [1, 100];</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_burst_size</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Write/read burst size. Overwrites nominal burst size specified in platform definition file (see <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>, or defaults to its maximum when not specified). Range:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Minimum</strong>: Two times the AXI data size.</p></li>
<li><p><strong>Maximum</strong>: 4KB when the AXI data size is 512 bits, and otherwise 128 times the AXI data size.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_outstanding</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Maximum number of outstanding write/read transaction; Overwrites nominal value specified in platform definition file (see <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>). Range: [0, 255];
A value of 0 means the number of outstanding writes/reads is not limited.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_block_size</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Optional write/read block size. Default value is such as the full range of memory is tested.
Range depends on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, memory size, <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">wr/rd_start_addr</span></code></p></td>
<td><p>Optional</p></td>
<td><p>Optional write/read start address offset. Default value is such as the full range of memory is tested.
Range depends on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>, memory size, <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>.</p></td>
</tr>
</tbody>
</table>
<p>For example:</p>
<blockquote>
<div><ul>
<li><p><strong>Single test</strong>:</p>
<blockquote>
<div><ul>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">20</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_rate&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_outstanding&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_outstanding&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_burst_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">2048</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
<li><p><strong>Multiple tests</strong>:</p>
<blockquote>
<div><ul>
<li><div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">  </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>The write and read memory areas, defined by <a class="reference internal" href="#memory-parameter-test-sequence-wr-start-addr"><span class="std std-ref">wr_start_addr</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-rd-start-addr"><span class="std std-ref">rd_start_addr</span></a>, <a class="reference internal" href="#memory-parameter-test-sequence-wr-block-size"><span class="std std-ref">wr_block_size</span></a> and <a class="reference internal" href="#memory-parameter-test-sequence-rd-block-size"><span class="std std-ref">rd_block_size</span></a>:</p>
<blockquote>
<div><ul>
<li><p>Must be the same when <code class="docutils literal notranslate"><span class="pre">mode</span></code> is <code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code>, such as:</p>
<blockquote>
<div><ul>
<li><p><strong>Valid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w">   </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p><strong>Invalid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;alternate_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
<li><p>Cannot overlap when <code class="docutils literal notranslate"><span class="pre">mode</span></code> is <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code>, such as:</p>
<blockquote>
<div><ul>
<li><p><strong>Valid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">512</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p><strong>Invalid</strong>:</p>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">60</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;simultaneous_wr_rd&quot;</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;wr_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_start_addr&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">128</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;rd_block_size&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">256</span><span class="w"> </span><span class="p">}</span><span class="w"> </span><span class="p">]</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<hr class="docutils" />
<div class="section" id="override-test-sequence">
<span id="id7"></span><h4>Override <code class="docutils literal notranslate"><span class="pre">test_sequence</span></code><a class="headerlink" href="#override-test-sequence" title="Permalink to this headline"></a></h4>
<p>The <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a> can be overwritten for each channel of the  multi-channel memory CU or for each memory tag targeted by the single-channel memory CUs.</p>
<blockquote>
<div><ul class="simple">
<li><p>The number of tests in all <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a> parameters specified for a memory type must be the same.</p></li>
<li><p>The <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> of a test must be the same in all <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
</ul>
</div></blockquote>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case of the multi-channel memory type named HBM where <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">Memory test sequence parameters</span></a> is set to:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> for channel <code class="docutils literal notranslate"><span class="pre">1</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> for all other channels.</p></li>
</ul>
</div></blockquote>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;HBM&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_channel_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;1&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">25</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">        </span><span class="p">]</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>The following example shows how to run a <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case of the multi-channel memory type named HBM where <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">Memory test sequence parameters</span></a> is set to:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code> only for channel <code class="docutils literal notranslate"><span class="pre">DDR[2]</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code>, then <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> for all other DDR memory banks.</p></li>
</ul>
</div></blockquote>
<div class="highlight-JSON notranslate"><div class="highlight"><pre><span></span><span class="nt">&quot;memory&quot;</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="nt">&quot;DDR&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;global_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w">  </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">        </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_rd&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">]</span><span class="w"></span>
<span class="w">    </span><span class="p">},</span><span class="w"></span>
<span class="w">    </span><span class="nt">&quot;memory_tag_config&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="nt">&quot;DDR[2]&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="nt">&quot;test_sequence&quot;</span><span class="p">:</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w">  </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">},</span><span class="w"></span>
<span class="w">          </span><span class="p">{</span><span class="w"> </span><span class="nt">&quot;duration&quot;</span><span class="p">:</span><span class="w"> </span><span class="mi">15</span><span class="p">,</span><span class="w"> </span><span class="nt">&quot;mode&quot;</span><span class="p">:</span><span class="w"> </span><span class="s2">&quot;only_wr&quot;</span><span class="w"> </span><span class="p">}</span><span class="w"></span>
<span class="w">        </span><span class="p">]</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<hr class="docutils" />
</div>
</div>
<div class="section" id="check-bw">
<span id="memory-parameter-check-bw"></span><h3><a class="toc-backref" href="#id66"><code class="docutils literal notranslate"><span class="pre">check_bw</span></code></a><a class="headerlink" href="#check-bw" title="Permalink to this headline"></a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: <code class="docutils literal notranslate"><span class="pre">true</span></code>.</p></li>
<li><p><strong>On the host</strong>: <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p></li>
</ul>
</div></blockquote>
<p>By setting this member to <code class="docutils literal notranslate"><span class="pre">false</span></code>, no average bandwidth measurement will be compared against defined thresholds.
When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, average bandwidth measurements will be checked even if the test parameters are not nominal (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p>
<p>Default bandwidth limits are defined in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a> and are displayed at the beginning of the tests.</p>
<p>The bandwidth limits can be overwritten using the following parameters:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-only-simul-wr-rd-bw"><span class="std std-ref">hi_thresh_alt_wr_bw, hi_thresh_alt_rd_bw, hi_thresh_only_wr_bw, hi_thresh_only_rd_bw, hi_thresh_simul_wr_bw, hi_thresh_simul_rd_bw</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-only-simul-wr-rd-bw"><span class="std std-ref">lo_thresh_alt_wr_bw, lo_thresh_alt_rd_bw, lo_thresh_only_wr_bw, lo_thresh_only_rd_bw, lo_thresh_simul_wr_bw, lo_thresh_simul_rd_bw</span></a>.</p></li>
</ul>
</div></blockquote>
<hr class="docutils" />
</div>
<div class="section" id="hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw">
<span id="memory-parameter-hi-thresh-simul-rd-bw"></span><span id="memory-parameter-hi-thresh-simul-wr-bw"></span><span id="memory-parameter-hi-thresh-only-rd-bw"></span><span id="memory-parameter-hi-thresh-only-wr-bw"></span><span id="memory-parameter-hi-thresh-alt-rd-bw"></span><span id="memory-parameter-hi-thresh-alt-wr-bw"></span><span id="memory-parameter-hi-thresh-alt-only-simul-wr-rd-bw"></span><h3><a class="toc-backref" href="#id67"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_bw</span></code></a><a class="headerlink" href="#hi-thresh-alt-wr-bw-hi-thresh-alt-rd-bw-hi-thresh-only-wr-bw-hi-thresh-only-rd-bw-hi-thresh-simul-wr-bw-hi-thresh-simul-rd-bw" title="Permalink to this headline"></a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>Overwrite high threshold of the average write/read bandwidth (MB/s) specified in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>After all bandwidth measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average bandwidth is greater than this threshold, the test fails.</p>
<p>The following table gives the write and read bandwidth high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id38">
<caption><span class="caption-text">Bandwidth high thresholds</span><a class="headerlink" href="#id38" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 36%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write BW threshold</p></th>
<th class="head"><p>Read BW threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-bw"><span class="std std-ref">hi_thresh_alt_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-bw"><span class="std std-ref">hi_thresh_alt_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-bw"><span class="std std-ref">hi_thresh_only_wr_bw</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-bw"><span class="std std-ref">hi_thresh_only_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-bw"><span class="std std-ref">hi_thresh_simul_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-bw"><span class="std std-ref">hi_thresh_simul_rd_bw</span></a></p></td>
</tr>
</tbody>
</table>
<hr class="docutils" />
</div>
<div class="section" id="lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw">
<span id="memory-parameter-lo-thresh-simul-rd-bw"></span><span id="memory-parameter-lo-thresh-simul-wr-bw"></span><span id="memory-parameter-lo-thresh-only-rd-bw"></span><span id="memory-parameter-lo-thresh-only-wr-bw"></span><span id="memory-parameter-lo-thresh-alt-rd-bw"></span><span id="memory-parameter-lo-thresh-alt-wr-bw"></span><span id="memory-parameter-lo-thresh-alt-only-simul-wr-rd-bw"></span><h3><a class="toc-backref" href="#id68"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_bw</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_bw</span></code></a><a class="headerlink" href="#lo-thresh-alt-wr-bw-lo-thresh-alt-rd-bw-lo-thresh-only-wr-bw-lo-thresh-only-rd-bw-lo-thresh-simul-wr-bw-lo-thresh-simul-rd-bw" title="Permalink to this headline"></a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>Overwrite low threshold of the average write/read bandwidth (MB/s) specified in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>After all bandwidth measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average bandwidth is lower than this threshold, the test fails.</p>
<p>Low threshold must be lower than high threshold. The following table gives the write and read bandwidth low thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id39">
<caption><span class="caption-text">Bandwidth low thresholds</span><a class="headerlink" href="#id39" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 36%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write BW threshold</p></th>
<th class="head"><p>Read BW threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-bw"><span class="std std-ref">lo_thresh_alt_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-bw"><span class="std std-ref">lo_thresh_alt_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-bw"><span class="std std-ref">lo_thresh_only_wr_bw</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-bw"><span class="std std-ref">lo_thresh_only_rd_bw</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-bw"><span class="std std-ref">lo_thresh_simul_wr_bw</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-bw"><span class="std std-ref">lo_thresh_simul_rd_bw</span></a></p></td>
</tr>
</tbody>
</table>
<hr class="docutils" />
</div>
<div class="section" id="check-latency">
<span id="memory-parameter-check-latency"></span><h3><a class="toc-backref" href="#id69"><code class="docutils literal notranslate"><span class="pre">check_latency</span></code></a><a class="headerlink" href="#check-latency" title="Permalink to this headline"></a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : for memories available:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>On the card</strong>: <code class="docutils literal notranslate"><span class="pre">true</span></code>.</p></li>
<li><p><strong>On the host</strong>: <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p></li>
</ul>
</div></blockquote>
<p>By setting this member to <code class="docutils literal notranslate"><span class="pre">false</span></code>, no latency measurement (read or write) is checked against pass/failed criteria.
When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, average latency measurements will be checked even if the test parameters are not nominal (see <a class="reference internal" href="#bandwidth-and-latency-check-conditions"><span class="std std-ref">Bandwidth and latency check conditions</span></a>).</p>
<p>Default latency limits are defined in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a> and are displayed at the beginning of the tests.</p>
<p>The latency limits can be overwritten using the following parameters:</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-only-simul-wr-rd-lat"><span class="std std-ref">hi_thresh_alt_wr_lat, hi_thresh_alt_rd_lat, hi_thresh_only_wr_lat, hi_thresh_only_rd_lat, hi_thresh_simul_wr_lat, hi_thresh_simul_rd_lat</span></a>.</p></li>
<li><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-only-simul-wr-rd-lat"><span class="std std-ref">lo_thresh_alt_wr_lat, lo_thresh_alt_rd_lat, lo_thresh_only_wr_lat, lo_thresh_only_rd_lat, lo_thresh_simul_wr_lat, lo_thresh_simul_rd_lat</span></a>.</p></li>
</ul>
</div></blockquote>
<hr class="docutils" />
</div>
<div class="section" id="hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat">
<span id="memory-parameter-hi-thresh-simul-rd-lat"></span><span id="memory-parameter-hi-thresh-simul-wr-lat"></span><span id="memory-parameter-hi-thresh-only-rd-lat"></span><span id="memory-parameter-hi-thresh-only-wr-lat"></span><span id="memory-parameter-hi-thresh-alt-rd-lat"></span><span id="memory-parameter-hi-thresh-alt-wr-lat"></span><span id="memory-parameter-hi-thresh-alt-only-simul-wr-rd-lat"></span><h3><a class="toc-backref" href="#id70"><code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">hi_thresh_simul_rd_lat</span></code></a><a class="headerlink" href="#hi-thresh-alt-wr-lat-hi-thresh-alt-rd-lat-hi-thresh-only-wr-lat-hi-thresh-only-rd-lat-hi-thresh-simul-wr-lat-hi-thresh-simul-rd-lat" title="Permalink to this headline"></a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>Overwrite high threshold of the average write/read latency (ns) specified in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>After all latency measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average latency is greater than this threshold, the test fails.</p>
<p>The following table gives the write and read latency high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id40">
<caption><span class="caption-text">Latency high thresholds</span><a class="headerlink" href="#id40" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 37%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write latency threshold</p></th>
<th class="head"><p>Read latency threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-wr-lat"><span class="std std-ref">hi_thresh_alt_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-alt-rd-lat"><span class="std std-ref">hi_thresh_alt_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-wr-lat"><span class="std std-ref">hi_thresh_only_wr_lat</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-only-rd-lat"><span class="std std-ref">hi_thresh_only_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-wr-lat"><span class="std std-ref">hi_thresh_simul_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-hi-thresh-simul-rd-lat"><span class="std std-ref">hi_thresh_simul_rd_lat</span></a></p></td>
</tr>
</tbody>
</table>
<hr class="docutils" />
</div>
<div class="section" id="lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat">
<span id="memory-parameter-lo-thresh-simul-rd-lat"></span><span id="memory-parameter-lo-thresh-simul-wr-lat"></span><span id="memory-parameter-lo-thresh-only-rd-lat"></span><span id="memory-parameter-lo-thresh-only-wr-lat"></span><span id="memory-parameter-lo-thresh-alt-rd-lat"></span><span id="memory-parameter-lo-thresh-alt-wr-lat"></span><span id="memory-parameter-lo-thresh-alt-only-simul-wr-rd-lat"></span><h3><a class="toc-backref" href="#id71"><code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_alt_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_only_rd_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_wr_lat</span></code>, <code class="docutils literal notranslate"><span class="pre">lo_thresh_simul_rd_lat</span></code></a><a class="headerlink" href="#lo-thresh-alt-wr-lat-lo-thresh-alt-rd-lat-lo-thresh-only-wr-lat-lo-thresh-only-rd-lat-lo-thresh-simul-wr-lat-lo-thresh-simul-rd-lat" title="Permalink to this headline"></a></h3>
<p>Optional;
Type   : integer;
Range  : [1, 2<sup>32</sup>-1];
Default: specified in the <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>Overwrite low threshold of the average write/read latency (ns) specified in <a class="reference internal" href="../platform-definition/platform-definition.html#ug-platform-definition"><span class="std std-ref">Platform definition</span></a>.</p>
<p>After all latency measurements made during the test <a class="reference internal" href="#memory-parameter-test-sequence-duration"><span class="std std-ref">duration</span></a> are complete, if the measured average latency is lower than this threshold, the test fails.</p>
<p>Low threshold must be lower than high threshold.</p>
<p>The following table gives the write and read latency high thresholds based on <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a>:</p>
<table class="docutils align-default" id="id41">
<caption><span class="caption-text">Latency low thresholds</span><a class="headerlink" href="#id41" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 27%" />
<col style="width: 37%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Test mode</p></th>
<th class="head"><p>Write latency threshold</p></th>
<th class="head"><p>Read latency threshold</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">alternate_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-wr-lat"><span class="std std-ref">lo_thresh_alt_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-alt-rd-lat"><span class="std std-ref">lo_thresh_alt_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">only_wr</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-wr-lat"><span class="std std-ref">lo_thresh_only_wr_lat</span></a></p></td>
<td><p>n/a</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">only_rd</span></code></p></td>
<td><p>n/a</p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-only-rd-lat"><span class="std std-ref">lo_thresh_only_rd_lat</span></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-wr-lat"><span class="std std-ref">lo_thresh_simul_wr_lat</span></a></p></td>
<td><p><a class="reference internal" href="#memory-parameter-lo-thresh-simul-rd-lat"><span class="std std-ref">lo_thresh_simul_rd_lat</span></a></p></td>
</tr>
</tbody>
</table>
<hr class="docutils" />
</div>
<div class="section" id="disable-prewrite">
<span id="memory-parameter-disable-prewrite"></span><h3><a class="toc-backref" href="#id72"><code class="docutils literal notranslate"><span class="pre">disable_prewrite</span></code></a><a class="headerlink" href="#disable-prewrite" title="Permalink to this headline"></a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">false</span></code>, xbtest loads a valid PRBS31 data sequence in the memory before any <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></li>
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, this is disabled.
The presence of valid PRBS data in the memory can be managed manually within your <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, defining at least one <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> test prior to the first <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> or <code class="docutils literal notranslate"><span class="pre">simultaneous_wr_rd</span></code> test.</p></li>
</ul>
</div></blockquote>
<hr class="docutils" />
</div>
<div class="section" id="disable-memory">
<span id="memory-parameter-disable-memory"></span><h3><a class="toc-backref" href="#id73"><code class="docutils literal notranslate"><span class="pre">disable_memory</span></code></a><a class="headerlink" href="#disable-memory" title="Permalink to this headline"></a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<p>By default, for all memory CUs, all channels are enabled and the associated memory is checked.</p>
<hr class="docutils" />
</div>
<div class="section" id="single-axi-thread">
<span id="memory-parameter-single-axi-thread"></span><h3><a class="toc-backref" href="#id74"><code class="docutils literal notranslate"><span class="pre">single_axi_thread</span></code></a><a class="headerlink" href="#single-axi-thread" title="Permalink to this headline"></a></h3>
<p>Optional;
Type           : boolean;
Possible values: <code class="docutils literal notranslate"><span class="pre">true</span></code> or <code class="docutils literal notranslate"><span class="pre">false</span></code>;
Default        : <code class="docutils literal notranslate"><span class="pre">false</span></code>.</p>
<p>By default, for all memory CUs, the maximum number of ID threads supported is used to transfer data from/to the memory.</p>
<blockquote>
<div><ul class="simple">
<li><p>When set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, the memory CU use the same constant ID (set to 0) for all AXI transactions.</p></li>
</ul>
</div></blockquote>
<p>This parameter is supported only if the memory type supports multiple AXI ID threads.</p>
</div>
</div>
<hr class="docutils" />
<div class="section" id="output-files">
<h2><a class="toc-backref" href="#id75">Output files</a><a class="headerlink" href="#output-files" title="Permalink to this headline"></a></h2>
<p>All memory measurements are stored in output CSV files which are generated in xbtest logging directory.
The values are stored in CSV type format with one column for each information type.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>If the command line option <a class="reference internal" href="../usage/command-line-options.html#cmdoption-L"><code class="xref std std-option docutils literal notranslate"><span class="pre">-L</span></code></a> is used while calling the <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">Application software</span></a>, no output file is generated.</p>
</div>
<p>In the <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case, different CSV files are used to store all <a class="reference internal" href="#memory-test-case-description"><span class="std std-ref">Memory</span></a> test case results:</p>
<table class="docutils align-default" id="id42">
<caption><span class="caption-text">memory test case output files</span><a class="headerlink" href="#id42" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 17%" />
<col style="width: 47%" />
<col style="width: 36%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Output file</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Naming convention</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference internal" href="#results-csv-output-files"><span class="std std-ref">Results CSV output files</span></a></p></td>
<td><p>Configuration and results for each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p>
<p>These files are named with <code class="docutils literal notranslate"><span class="pre">_detail.csv</span></code> suffix.</p>
</td>
<td rowspan="2"><p>Files are named with a prefix the following convention:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Single-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;tag&gt;</span></code>.</p></li>
<li><p><strong>multi-channel</strong>: <code class="docutils literal notranslate"><span class="pre">memory_&lt;tag&gt;_ch_&lt;channel&gt;</span></code>.</p></li>
</ul>
</div></blockquote>
<p>Where:</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;tag&gt;</span></code> is the formatted tag of the memory targeted by the memory CU
(lower case letters, numbers, square brackets or underscores are used).</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&lt;channel&gt;</span></code> is the index of the memory CU channel.</p></li>
</ul>
</div></blockquote>
<p>In addition, for multi-channel memory types, another prefix is used:
<code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code>, where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type.</p>
<p>These files contain the combined results for all channels of the memory CU:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Bandwidth</strong>: Sum of the BW of each channel.</p></li>
<li><p><strong>Latency</strong>: Average of the latency of each channel.</p></li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#detail-csv-output-files"><span class="std std-ref">Detail CSV output files</span></a></p></td>
<td><p>All intermediate bandwidth and latency results computed every second.</p>
<p>These files are named with <code class="docutils literal notranslate"><span class="pre">_detail.csv</span></code> suffix.</p>
</td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mc-summary-csv-output-files"><span class="std std-ref">Multi-channel Summary CSV output files</span></a></p></td>
<td><p>Contains the configuration and the results for each channels of the memory CU
grouped to allow easier comparison of results between each channel.</p>
<p>These files are generated for <strong>multi-channel</strong> memory types only.</p>
</td>
<td><p>Files are named <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_mc_summary.csv</span></code>
where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of memory type.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#power-csv-output-files"><span class="std std-ref">Power CSV output files</span></a></p></td>
<td><p>Contains the configuration and all power measurements.</p></td>
<td><p>Files are named <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_power.csv</span></code>
where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of memory type.</p></td>
</tr>
</tbody>
</table>
<p>For example, depending on the memory type supported by xbtest for targeted deployment platform, the generated output CSV files are:</p>
<blockquote>
<div><ul>
<li><p>One single-channel memory type named DDR with 2 memory CU (one connected to <code class="docutils literal notranslate"><span class="pre">DDR[0]</span></code> and the other one to <code class="docutils literal notranslate"><span class="pre">DDR[1]</span></code>):</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[0]_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[0]_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[1]_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_ddr[1]_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_DDR_ddr[0]_power.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_DDR_ddr[1]_power.csv</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p>One multi-channel memory type named HBM with a 16-channel memory CU (channel 0 connected to <code class="docutils literal notranslate"><span class="pre">HBM[0:1]</span></code>, channel 1 to <code class="docutils literal notranslate"><span class="pre">HBM[2:3]</span></code>,  and channel 15 to <code class="docutils literal notranslate"><span class="pre">HBM[30:31]</span></code> ):</p>
<blockquote>
<div><ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[0_1]_ch_0_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[0_1]_ch_0_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[2_3]_ch_1_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[2_3]_ch_1_result.csv</span></code>.</p></li>
<li><p></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[30_31]_ch_15_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_hbm[30_31]_ch_15_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_combined_detail.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_combined_result.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_mc_summary.csv</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">memory_HBM_power.csv</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<div class="section" id="results-csv-output-files">
<span id="id8"></span><h3><a class="toc-backref" href="#id76">Results CSV output files</a><a class="headerlink" href="#results-csv-output-files" title="Permalink to this headline"></a></h3>
<p>For each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, a new row containing the test configuration and results computed is present in this file.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>duration (s)</strong>: Duration of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> if data integrity error was detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code>.</p></li>
<li><p><strong>average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
<li><p><strong>write configuration</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>write start address offset (MB)</strong>: Starting address of the memory to be written.</p></li>
<li><p><strong>write end address offset (MB)</strong>: Ending address of the memory to be written.</p></li>
<li><p><strong>write burst size (Bytes)</strong>: Size of each bursts to be written in the memory.</p></li>
<li><p><strong>write block size (MB)</strong>: Size of the block to be written in the memory.</p></li>
<li><p><strong>maximum number of outstanding writes</strong>: Limit of outstanding write transactions.</p></li>
<li><p><strong>AXI write data size (Bytes)</strong>: Size of an AXI beat in a burst.</p></li>
<li><p><strong>number of write transfers per burst</strong>: Quantity of AXI beats per burst for write direction.</p></li>
<li><p><strong>total number of write bursts per block</strong>: Quantity of bursts per block for write direction.</p></li>
<li><p><strong>total number of write transfers per block</strong>: Quantity of AXI beats to write the memory based on <strong>write block size (MB)</strong> and <strong>AXI write data size (Bytes)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write results</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>average write BW (MBps)</strong>: Average write BW (MB/s).</p></li>
<li><p><strong>average number of write bursts per second</strong>: Average quantity of bursts written in the memory every second.</p></li>
<li><p><strong>minimum write burst time (ns)</strong>: Minimum time needed for writing a burst.</p></li>
<li><p><strong>average write burst time (ns)</strong>: Average time needed for writing a burst.</p></li>
<li><p><strong>maximum write burst time (ns)</strong>: Maximum time needed for writing a burst.</p></li>
<li><p><strong>minimum write burst latency (ns)</strong>: Minimum latency for writing a burst.</p></li>
<li><p><strong>average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
<li><p><strong>maximum write burst latency (ns)</strong>: Maximum latency for writing a burst.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read configuration</strong>: Same columns as <strong>write configuration</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>read results</strong>: Same columns as <strong>write results</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then for multi-channel memory types in the output CSV file with prefix <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code> (where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type):</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</div>
<div class="section" id="detail-csv-output-files">
<span id="id9"></span><h3><a class="toc-backref" href="#id77">Detail CSV output files</a><a class="headerlink" href="#detail-csv-output-files" title="Permalink to this headline"></a></h3>
<p>This file contains all intermediate bandwidths computed every second, based on information retrieved from the memory CU.
There is one line of result for every second of each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Global time (s)</strong>: Global elapsed time since the <code class="docutils literal notranslate"><span class="pre">Test</span></code> software execution started.</p></li>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>. Index of first test is 1.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>Measurement ID</strong>: Measurement identifier. ID of first measurement is 0.</p></li>
<li><p><strong>data integrity results</strong>: This group contains the following columns. These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live data integrity</strong>: Live data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> when data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code>.</p></li>
<li><p><strong>data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> as soon as data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write+read BW</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live total write+read BW (MBps)</strong>: Sum of <strong>live write BW (MBps)</strong> and <strong>live read BW (MBps)</strong>.</p></li>
<li><p><strong>average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write results</strong>: This group contains the following groups.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul>
<li><p><strong>write BW</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live write BW (MBps)</strong>: Current live measurement of write BW measurement.</p></li>
<li><p><strong>average write BW (MBps)</strong>: Current average value of write BW measurements.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>number of write bursts</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live number of write bursts per second</strong>: Current live number of write bursts per second performed by the memory CU.</p></li>
<li><p><strong>average number of write bursts per second</strong>: Current average number of write bursts per second performed by the memory CU.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write burst time</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live minimum write burst time (ns)</strong>: Current live measurement of minimum write burst time.</p></li>
<li><p><strong>minimum write burst time (ns)</strong>: Current average value of minimum write burst time measurements.</p></li>
<li><p><strong>live average write burst time (ns)</strong>: Current live measurement of average write burst time.</p></li>
<li><p><strong>average write burst time (ns)</strong>: Current average value of average write burst time measurements.</p></li>
<li><p><strong>live maximum write burst time (ns)</strong>: Current live measurement of maximum write burst time.</p></li>
<li><p><strong>maximum write burst time (ns)</strong>: Current average value of maximum write burst time measurements.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>write burst latency</strong>: This group contains the following columns.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>live minimum write burst latency (ns)</strong>: Current live measurement of minimum write burst latency.</p></li>
<li><p><strong>minimum write burst latency (ns)</strong>: Current average value of minimum write burst latency measurements.</p></li>
<li><p><strong>live average write burst latency (ns)</strong>: Current live measurement of average write burst latency.</p></li>
<li><p><strong>average write burst latency (ns)</strong>: Current average value of average write burst latency measurements.</p></li>
<li><p><strong>live maximum write burst latency (ns)</strong>: Current live measurement of maximum write burst latency.</p></li>
<li><p><strong>maximum write burst latency (ns)</strong>: Current average value of maximum write burst latency measurements.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read results</strong>: Same columns as <strong>write results</strong> group but for read direction. These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>Timestamp</strong>: Timestamp read from memory CU. Counter incrementing by 1 every second.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The live values are for internal use only of the <a class="reference internal" href="../introduction/overview.html#application-software"><span class="std std-ref">Application software</span></a>.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then for multi-channel memory types in the output CSV file with prefix <code class="docutils literal notranslate"><span class="pre">memory_&lt;type&gt;_combined</span></code> (where <code class="docutils literal notranslate"><span class="pre">&lt;type&gt;</span></code> is the name of the memory type):</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</div>
<div class="section" id="multi-channel-summary-csv-output-files">
<span id="mc-summary-csv-output-files"></span><h3><a class="toc-backref" href="#id78">Multi-channel Summary CSV output files</a><a class="headerlink" href="#multi-channel-summary-csv-output-files" title="Permalink to this headline"></a></h3>
<p>For each test of the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>, a new row containing the test configuration and results computed is present in this file.
All columns present in the file are defined as:</p>
<blockquote>
<div><ul>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>duration (s)</strong>: Duration of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>test mode</strong>: <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>write configuration</strong>: This group contains the following columns.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code>.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>write start address offset (MB)</strong>: Starting address of the memory to be written.</p></li>
<li><p><strong>write burst size (Bytes)</strong>: Size of each bursts to be written in the memory.</p></li>
<li><p><strong>write block size (MB)</strong>: Size of the block to be written in the memory.</p></li>
<li><p><strong>maximum number of outstanding writes</strong>: Limit of outstanding write transactions.</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>read configuration</strong>: Same columns as <strong>write configuration</strong> group but for read direction.
These columns are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_wr</span></code>.</p></li>
<li><p><strong>Combined results</strong>: This group contains the following columns.
These columns for write and for read results are set to <code class="docutils literal notranslate"><span class="pre">n/a</span></code> when <a class="reference internal" href="#memory-parameter-test-sequence-mode"><span class="std std-ref">mode</span></a> is <code class="docutils literal notranslate"><span class="pre">only_rd</span></code> and <code class="docutils literal notranslate"><span class="pre">only_wr</span></code> respectively.</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Combined average write BW (MBps)</strong>: Average write BW (MB/s).</p></li>
<li><p><strong>Combined average read BW (MBps)</strong>: Average read BW (MB/s).</p></li>
<li><p><strong>Combined average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
<li><p><strong>Combined average read burst latency (ns)</strong>: Average latency for reading a burst.</p></li>
<li><p><strong>Combined average write burst time (ns)</strong>: Average time needed for writing a burst.</p></li>
<li><p><strong>Combined average read burst time (ns)</strong>: Average time needed for reading a burst.</p></li>
<li><p><strong>Combined data integrity</strong>: Overall data integrity result: set to <code class="docutils literal notranslate"><span class="pre">KO</span></code> as soon as data integrity error is detected, otherwise set to <code class="docutils literal notranslate"><span class="pre">OK</span></code>.</p></li>
<li><p><strong>Combined average total write+read BW (MBps)</strong>: Sum of <strong>average write BW (MBps)</strong> and <strong>average read BW (MBps)</strong>.</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Then, one column is present per channel <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code>, for each of the following groups:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average write BW (MBps)</strong>: Average write BW (MB/s)</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average read BW (MBps)</strong>: Average read BW (MB/s).</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average write burst latency (ns)</strong>: Average latency for writing a burst.</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average read burst latency (ns)</strong>: Average latency for reading a burst.</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average write burst time (ns)</strong>: Average time needed for writing a burst.</p></li>
<li><p><strong>Ch</strong> <code class="docutils literal notranslate"><span class="pre">&lt;i&gt;</span></code> <strong>average read burst time (ns)</strong>: Average time needed for reading a burst.</p></li>
</ul>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When you <a class="reference internal" href="#override-test-sequence"><span class="std std-ref">Override test_sequence</span></a>, then in this output CSV file:</p>
<blockquote>
<div><ul class="simple">
<li><p>The configuration parameters are set to <code class="docutils literal notranslate"><span class="pre">OVR</span></code>. The parameters used for each channel are available in their own output CSV file.</p></li>
<li><p>The combined BW and latency measurements depend on which channels are writing and/or reading from/to the memory.</p></li>
</ul>
</div></blockquote>
</div>
</div>
<div class="section" id="power-csv-output-files">
<span id="id10"></span><h3><a class="toc-backref" href="#id79">Power CSV output files</a><a class="headerlink" href="#power-csv-output-files" title="Permalink to this headline"></a></h3>
<p>In this file, the test configuration and all power measurements are stored.
A new line is written in this file every time the memory CU status are available.
At a minimum, the following values are recorded:</p>
<blockquote>
<div><ul class="simple">
<li><p><strong>Global time (s)</strong>: Global elapsed time since the <code class="docutils literal notranslate"><span class="pre">Test</span></code> software execution started.</p></li>
<li><p><strong>Test</strong>: Index of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.
Index of first test is 1.</p></li>
<li><p><strong>test mode</strong>: Mode of current test within the <a class="reference internal" href="#memory-parameter-test-sequence"><span class="std std-ref">test_sequence</span></a>.</p></li>
<li><p><strong>Measurement ID</strong>: Measurement identifier. ID of first measurement is 0.</p></li>
<li><p><strong>write rate (%)</strong>: Rate used for writing the memory.</p></li>
<li><p><strong>read rate (%)</strong>: Rate used for reading the memory.</p></li>
<li><p><strong>Measurement valid</strong>: Set to <code class="docutils literal notranslate"><span class="pre">OK</span></code> if the <code class="docutils literal notranslate"><span class="pre">Test</span></code> software was able to successfully gets power and temperature measurements via the <a class="reference external" href="https://xilinx.github.io/XRT/master/html/xrt_native.main.html#device-apis">Xilinx Runtime (XRT) native library C++ device APIs</a>, otherwise set to <code class="docutils literal notranslate"><span class="pre">KO</span></code>.</p></li>
<li><p><strong>Mechanical measurements</strong>: Group of one or more columns recording measurements for each mechanical sensor source monitored by xbtest.</p></li>
<li><p><strong>Thermal measurements</strong>: Group of one or more columns recording measurements for each thermal sensor source monitored by xbtest.</p></li>
<li><p><strong>Electrical measurements</strong>: Group of one or more columns recording detailed measurements for each electrical sensor source monitored by xbtest.</p></li>
</ul>
</div></blockquote>
<p>See <a class="reference internal" href="../tasks/device-management-task-description.html#sensor-source-definition"><span class="std std-ref">Sensor source definition</span></a> for more information on the sensor sources monitored by xbtest.</p>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>

        </div>
      </div>


	  <!-- Sphinx Page Footer block -->
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="power-test-case-description.html" class="btn btn-neutral float-right" title="Power test case description" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="p2p-nvme-test-case-description.html" class="btn btn-neutral float-left" title="P2P NVME test case description" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo" class="copyright">
    <p class="footerinfo">
      <span class="lastupdated">
        Last updated on September 12, 2022.
      </span>

    </p>
	<br>
  </div>
      </div>
    </section>


  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

   <script type="text/javascript">
    jQuery(function() { Search.loadIndex("searchindex.js"); });
  </script>

  <script type="text/javascript" id="searchindexloader"></script>


  
  
    
  



  <!--  Xilinx template footer block -->
							</div>
						</div>
					</div>
				</div>
				<div class="xilinxExperienceFragments experiencefragment aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<div class="xf-content-height">
						<div class="aem-Grid aem-Grid--16 aem-Grid--default--16 ">
							<div class="footer parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
								<noindex>
                  <!-- make footer fixed - NileshP -->
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
                  <!-- make footer fixed NileshP-->
									<footer>
										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">
													<div class="row">
														<div class="footerSocial parbase">
															<div class="col-md-push-6 col-lg-push-6 col-md-6 col-lg-6">
																<ul class="list-inline pull-right social-menu">
																	<li>
																		<a href="https://www.linkedin.com/company/xilinx">
																		<span class="linkedin icon"></span>
																		<span class="sr-only">Connect on LinkedIn</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.twitter.com/XilinxInc">
																		<span class="twitter icon"></span>
																		<span class="sr-only">Follow us on Twitter</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.facebook.com/XilinxInc">
																		<span class="facebook icon"></span>
																		<span class="sr-only">Connect on Facebook</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.youtube.com/XilinxInc">
																		<span class="youtube icon"></span>
																		<span class="sr-only">Watch us on YouTube</span>
																		</a>
																	</li>
																	<li>
																		<a href="https://www.xilinx.com/registration/subscriber-signup.html">
																		<span class="newsletter icon"></span>
																		<span class="sr-only">Subscribe to Newsletter</span>
																		</a>
																	</li>
																</ul>
															</div>
														</div>
														<div class="col-md-pull-6 col-lg-pull-6 col-md-6 col-lg-6">
															<span class="copyright">
                                  
                                  &copy; 2018-2022, Xilinx, Inc.
                              </span>
															<ul class="list-inline sub-menu">
																<li>
																	<a href="https://www.xilinx.com/about/privacy-policy.html">Privacy</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/legal.html">Legal</a>
																</li>
																<li>
																	<a href="https://www.xilinx.com/about/contact.html">Contact</a>
																</li>
															</ul>
														</div>
													</div>
												</div>
											</div>
										</div>
									</footer>
								</noindex>
							</div>
						</div>
					</div>
				</div>
				<div class="quicklinks parbase aem-GridColumn--default--none aem-GridColumn aem-GridColumn--offset--default--0 aem-GridColumn--default--16">
					<noindex>
						<span class="quickLinks">
							<ul>
								<li>
									<a href="#top" class="btn backToTop">
									<span class="fas fa-angle-up" aria-hidden="true"></span>
									</a>
								</li>
							</ul>
						</span>
					</noindex>
				</div>
			</div>
		</div>
		<script>window.CQ = window.CQ || {}</script>
		<script src="https://static.cloud.coveo.com/searchui/v2.4382/js/CoveoJsSearch.Lazy.min.js"></script>
		<script>
			var underscoreSetup = function () {
			  _.templateSettings.interpolate = /\{\{=([^-][\S\s]+?)\}\}/g;
			  _.templateSettings.evaluate = /\{\{([^-=][\S\s]+?)\}\}/g;
			  _.templateSettings.escape = /\{\{-([^=][\S\s]+?)\}\}/g;
			}

			underscoreSetup();
		</script>
	</body>
</html>