# system info usb_system on 2015.05.06.20:15:50
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1430961291
#
#
# Files generated for usb_system on 2015.05.06.20:15:50
files:
filepath,kind,attributes,module,is_top
simulation/usb_system.v,VERILOG,,usb_system,true
simulation/submodules/CY7C67200_IF.v,VERILOG,,CY7C67200_IF,false
simulation/submodules/usb_system_all_switches.v,VERILOG,,usb_system_all_switches,false
simulation/submodules/altera_up_audio_bit_counter.v,VERILOG,,usb_system_audio,false
simulation/submodules/altera_up_audio_in_deserializer.v,VERILOG,,usb_system_audio,false
simulation/submodules/altera_up_audio_out_serializer.v,VERILOG,,usb_system_audio,false
simulation/submodules/altera_up_clock_edge.v,VERILOG,,usb_system_audio,false
simulation/submodules/altera_up_sync_fifo.v,VERILOG,,usb_system_audio,false
simulation/submodules/usb_system_audio.v,VERILOG,,usb_system_audio,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/usb_system_audio_config.v,VERILOG,,usb_system_audio_config,false
simulation/submodules/usb_system_audio_pll_0.v,VERILOG,,usb_system_audio_pll_0,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/usb_system_clocks.vo,VERILOG,,usb_system_clocks,false
simulation/submodules/usb_system_cpu.v,VERILOG,,usb_system_cpu,false
simulation/submodules/usb_system_jtag_uart.v,VERILOG,,usb_system_jtag_uart,false
simulation/submodules/usb_system_keycode.v,VERILOG,,usb_system_keycode,false
simulation/submodules/usb_system_red_leds.v,VERILOG,,usb_system_red_leds,false
simulation/submodules/usb_system_sdram.v,VERILOG,,usb_system_sdram,false
simulation/submodules/usb_system_sysid_qsys_0.vo,VERILOG,,usb_system_sysid_qsys_0,false
simulation/submodules/usb_system_mm_interconnect_0.v,VERILOG,,usb_system_mm_interconnect_0,false
simulation/submodules/usb_system_mm_interconnect_1.v,VERILOG,,usb_system_mm_interconnect_1,false
simulation/submodules/usb_system_irq_mapper.sv,SYSTEM_VERILOG,,usb_system_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/usb_system_cpu_cpu.sdc,SDC,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_debug_slave_sysclk.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_debug_slave_tck.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_debug_slave_wrapper.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_nios2_waves.do,OTHER,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_ociram_default_contents.dat,DAT,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_ociram_default_contents.hex,HEX,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_ociram_default_contents.mif,MIF,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_oci_test_bench.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_a.dat,DAT,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_a.hex,HEX,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_a.mif,MIF,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_b.dat,DAT,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_b.hex,HEX,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_rf_ram_b.mif,MIF,,usb_system_cpu_cpu,false
simulation/submodules/usb_system_cpu_cpu_test_bench.v,VERILOG,,usb_system_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/usb_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_router,false
simulation/submodules/usb_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_router_001,false
simulation/submodules/usb_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_router_002,false
simulation/submodules/usb_system_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_router_005,false
simulation/submodules/usb_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/usb_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/usb_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/usb_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,usb_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
usb_system.CY7C67200_IF_0,CY7C67200_IF
usb_system.all_switches,usb_system_all_switches
usb_system.audio,usb_system_audio
usb_system.audio_config,usb_system_audio_config
usb_system.audio_pll_0,usb_system_audio_pll_0
usb_system.audio_pll_0.audio_pll,altera_up_altpll
usb_system.audio_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
usb_system.clock_crossing_io,altera_avalon_mm_clock_crossing_bridge
usb_system.clocks,usb_system_clocks
usb_system.cpu,usb_system_cpu
usb_system.cpu.cpu,usb_system_cpu_cpu
usb_system.jtag_uart,usb_system_jtag_uart
usb_system.keycode,usb_system_keycode
usb_system.led,usb_system_keycode
usb_system.red_leds,usb_system_red_leds
usb_system.sdram,usb_system_sdram
usb_system.sysid_qsys_0,usb_system_sysid_qsys_0
usb_system.mm_interconnect_0,usb_system_mm_interconnect_0
usb_system.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
usb_system.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
usb_system.mm_interconnect_0.audio_avalon_audio_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.audio_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.clocks_pll_slave_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.clock_crossing_io_s0_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.keycode_s1_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.all_switches_s1_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.red_leds_s1_translator,altera_merlin_slave_translator
usb_system.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
usb_system.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
usb_system.mm_interconnect_0.audio_avalon_audio_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.audio_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.clocks_pll_slave_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.clock_crossing_io_s0_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.keycode_s1_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.all_switches_s1_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.red_leds_s1_agent,altera_merlin_slave_agent
usb_system.mm_interconnect_0.audio_avalon_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.audio_avalon_audio_slave_agent_rdata_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.audio_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.clocks_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.clock_crossing_io_s0_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.keycode_s1_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.all_switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.red_leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
usb_system.mm_interconnect_0.router,usb_system_mm_interconnect_0_router
usb_system.mm_interconnect_0.router_001,usb_system_mm_interconnect_0_router_001
usb_system.mm_interconnect_0.router_002,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_003,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_004,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_008,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_009,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_011,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_012,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_013,usb_system_mm_interconnect_0_router_002
usb_system.mm_interconnect_0.router_005,usb_system_mm_interconnect_0_router_005
usb_system.mm_interconnect_0.router_006,usb_system_mm_interconnect_0_router_005
usb_system.mm_interconnect_0.router_007,usb_system_mm_interconnect_0_router_005
usb_system.mm_interconnect_0.router_010,usb_system_mm_interconnect_0_router_005
usb_system.mm_interconnect_0.cmd_demux,usb_system_mm_interconnect_0_cmd_demux
usb_system.mm_interconnect_0.cmd_demux_001,usb_system_mm_interconnect_0_cmd_demux_001
usb_system.mm_interconnect_0.cmd_mux,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_001,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_002,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_006,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_007,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_009,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_010,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_011,usb_system_mm_interconnect_0_cmd_mux
usb_system.mm_interconnect_0.cmd_mux_003,usb_system_mm_interconnect_0_cmd_mux_003
usb_system.mm_interconnect_0.cmd_mux_004,usb_system_mm_interconnect_0_cmd_mux_003
usb_system.mm_interconnect_0.cmd_mux_005,usb_system_mm_interconnect_0_cmd_mux_003
usb_system.mm_interconnect_0.cmd_mux_008,usb_system_mm_interconnect_0_cmd_mux_003
usb_system.mm_interconnect_0.rsp_demux,usb_system_mm_interconnect_0_rsp_demux
usb_system.mm_interconnect_0.rsp_demux_001,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_002,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_006,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_007,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_009,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_010,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_011,usb_system_mm_interconnect_0_rsp_demux_001
usb_system.mm_interconnect_0.rsp_demux_003,usb_system_mm_interconnect_0_rsp_demux_003
usb_system.mm_interconnect_0.rsp_demux_004,usb_system_mm_interconnect_0_rsp_demux_003
usb_system.mm_interconnect_0.rsp_demux_005,usb_system_mm_interconnect_0_rsp_demux_003
usb_system.mm_interconnect_0.rsp_demux_008,usb_system_mm_interconnect_0_rsp_demux_003
usb_system.mm_interconnect_0.rsp_mux,usb_system_mm_interconnect_0_rsp_mux
usb_system.mm_interconnect_0.rsp_mux_001,usb_system_mm_interconnect_0_rsp_mux_001
usb_system.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
usb_system.mm_interconnect_1,usb_system_mm_interconnect_1
usb_system.mm_interconnect_1.clock_crossing_io_m0_translator,altera_merlin_master_translator
usb_system.mm_interconnect_1.CY7C67200_IF_0_hpi_translator,altera_merlin_slave_translator
usb_system.irq_mapper,usb_system_irq_mapper
usb_system.irq_synchronizer,altera_irq_clock_crosser
usb_system.irq_synchronizer_001,altera_irq_clock_crosser
usb_system.rst_controller,altera_reset_controller
usb_system.rst_controller_001,altera_reset_controller
usb_system.rst_controller_002,altera_reset_controller
usb_system.rst_controller_003,altera_reset_controller
usb_system.rst_controller_004,altera_reset_controller
