{
  "module_name": "clk-44xx.c",
  "hash_id": "3ad190f485f392efedeb1036794e9203433fa09ac152fee42acc1e20781cd3f7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ti/clk-44xx.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/clk.h>\n#include <linux/clkdev.h>\n#include <linux/clk/ti.h>\n#include <dt-bindings/clock/omap4.h>\n\n#include \"clock.h\"\n\n \n#define OMAP4_DPLL_ABE_DEFFREQ\t\t\t\t98304000\n\n \n#define OMAP4_DPLL_USB_DEFFREQ\t\t\t\t960000000\n\nstatic const struct omap_clkctrl_reg_data omap4_mpuss_clkctrl_regs[] __initconst = {\n\t{ OMAP4_MPU_CLKCTRL, NULL, 0, \"dpll_mpu_m2_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_tesla_clkctrl_regs[] __initconst = {\n\t{ OMAP4_DSP_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, \"dpll_iva_m4x2_ck\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_aess_fclk_parents[] __initconst = {\n\t\"abe_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap4_aess_fclk_data __initconst = {\n\t.max_div = 2,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_aess_bit_data[] __initconst = {\n\t{ 24, TI_CLK_DIVIDER, omap4_aess_fclk_parents, &omap4_aess_fclk_data },\n\t{ 0 },\n};\n\nstatic const char * const omap4_func_dmic_abe_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0018:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const char * const omap4_dmic_sync_mux_ck_parents[] __initconst = {\n\t\"abe_24m_fclk\",\n\t\"syc_clk_div_ck\",\n\t\"func_24m_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_dmic_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_func_dmic_abe_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_func_mcasp_abe_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0020:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mcasp_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_func_mcasp_abe_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_func_mcbsp1_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0028:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mcbsp1_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_func_mcbsp1_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_func_mcbsp2_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0030:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mcbsp2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_func_mcbsp2_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_func_mcbsp3_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0038:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mcbsp3_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_func_mcbsp3_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_slimbus1_fclk_0_parents[] __initconst = {\n\t\"abe_24m_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap4_slimbus1_fclk_1_parents[] __initconst = {\n\t\"func_24m_clk\",\n\tNULL,\n};\n\nstatic const char * const omap4_slimbus1_fclk_2_parents[] __initconst = {\n\t\"pad_clks_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_slimbus1_slimbus_clk_parents[] __initconst = {\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_slimbus1_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_slimbus1_fclk_0_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap4_slimbus1_fclk_1_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap4_slimbus1_fclk_2_parents, NULL },\n\t{ 11, TI_CLK_GATE, omap4_slimbus1_slimbus_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_timer5_sync_mux_parents[] __initconst = {\n\t\"syc_clk_div_ck\",\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer5_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_timer5_sync_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer6_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_timer5_sync_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer7_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_timer5_sync_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer8_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_timer5_sync_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_abe_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L4_ABE_CLKCTRL, NULL, 0, \"ocp_abe_iclk\" },\n\t{ OMAP4_AESS_CLKCTRL, omap4_aess_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0008:24\" },\n\t{ OMAP4_MCPDM_CLKCTRL, NULL, CLKF_SW_SUP, \"pad_clks_ck\" },\n\t{ OMAP4_DMIC_CLKCTRL, omap4_dmic_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0018:24\" },\n\t{ OMAP4_MCASP_CLKCTRL, omap4_mcasp_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0020:24\" },\n\t{ OMAP4_MCBSP1_CLKCTRL, omap4_mcbsp1_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0028:24\" },\n\t{ OMAP4_MCBSP2_CLKCTRL, omap4_mcbsp2_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0030:24\" },\n\t{ OMAP4_MCBSP3_CLKCTRL, omap4_mcbsp3_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0038:24\" },\n\t{ OMAP4_SLIMBUS1_CLKCTRL, omap4_slimbus1_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0040:8\" },\n\t{ OMAP4_TIMER5_CLKCTRL, omap4_timer5_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0048:24\" },\n\t{ OMAP4_TIMER6_CLKCTRL, omap4_timer6_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0050:24\" },\n\t{ OMAP4_TIMER7_CLKCTRL, omap4_timer7_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0058:24\" },\n\t{ OMAP4_TIMER8_CLKCTRL, omap4_timer8_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0060:24\" },\n\t{ OMAP4_WD_TIMER3_CLKCTRL, NULL, CLKF_SW_SUP, \"sys_32k_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l4_ao_clkctrl_regs[] __initconst = {\n\t{ OMAP4_SMARTREFLEX_MPU_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_wkup_clk_mux_ck\" },\n\t{ OMAP4_SMARTREFLEX_IVA_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_wkup_clk_mux_ck\" },\n\t{ OMAP4_SMARTREFLEX_CORE_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_wkup_clk_mux_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_1_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L3_MAIN_1_CLKCTRL, NULL, 0, \"l3_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_2_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L3_MAIN_2_CLKCTRL, NULL, 0, \"l3_div_ck\" },\n\t{ OMAP4_GPMC_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_OCMC_RAM_CLKCTRL, NULL, 0, \"l3_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_ducati_clkctrl_regs[] __initconst = {\n\t{ OMAP4_IPU_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, \"ducati_clk_mux_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_dma_clkctrl_regs[] __initconst = {\n\t{ OMAP4_DMA_SYSTEM_CLKCTRL, NULL, 0, \"l3_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_emif_clkctrl_regs[] __initconst = {\n\t{ OMAP4_DMM_CLKCTRL, NULL, 0, \"l3_div_ck\" },\n\t{ OMAP4_EMIF1_CLKCTRL, NULL, CLKF_HW_SUP, \"ddrphy_ck\" },\n\t{ OMAP4_EMIF2_CLKCTRL, NULL, CLKF_HW_SUP, \"ddrphy_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_d2d_clkctrl_regs[] __initconst = {\n\t{ OMAP4_C2C_CLKCTRL, NULL, 0, \"div_core_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l4_cfg_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L4_CFG_CLKCTRL, NULL, 0, \"l4_div_ck\" },\n\t{ OMAP4_SPINLOCK_CLKCTRL, NULL, 0, \"l4_div_ck\" },\n\t{ OMAP4_MAILBOX_CLKCTRL, NULL, 0, \"l4_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_instr_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L3_MAIN_3_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_L3_INSTR_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_OCP_WP_NOC_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_ivahd_clkctrl_regs[] __initconst = {\n\t{ OMAP4_IVA_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, \"dpll_iva_m5x2_ck\" },\n\t{ OMAP4_SL2IF_CLKCTRL, NULL, CLKF_HW_SUP, \"dpll_iva_m5x2_ck\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_iss_ctrlclk_parents[] __initconst = {\n\t\"func_96m_fclk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_iss_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_iss_ctrlclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_fdif_fck_parents[] __initconst = {\n\t\"dpll_per_m4x2_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap4_fdif_fck_data __initconst = {\n\t.max_div = 4,\n\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_fdif_bit_data[] __initconst = {\n\t{ 24, TI_CLK_DIVIDER, omap4_fdif_fck_parents, &omap4_fdif_fck_data },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_iss_clkctrl_regs[] __initconst = {\n\t{ OMAP4_ISS_CLKCTRL, omap4_iss_bit_data, CLKF_SW_SUP, \"ducati_clk_mux_ck\" },\n\t{ OMAP4_FDIF_CLKCTRL, omap4_fdif_bit_data, CLKF_SW_SUP, \"iss-clkctrl:0008:24\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_dss_dss_clk_parents[] __initconst = {\n\t\"dpll_per_m5x2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_dss_48mhz_clk_parents[] __initconst = {\n\t\"func_48mc_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap4_dss_sys_clk_parents[] __initconst = {\n\t\"syc_clk_div_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_dss_tv_clk_parents[] __initconst = {\n\t\"extalt_clkin_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_dss_core_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_dss_dss_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap4_dss_48mhz_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap4_dss_sys_clk_parents, NULL },\n\t{ 11, TI_CLK_GATE, omap4_dss_tv_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_dss_clkctrl_regs[] __initconst = {\n\t{ OMAP4_DSS_CORE_CLKCTRL, omap4_dss_core_bit_data, CLKF_SW_SUP, \"l3-dss-clkctrl:0000:8\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_sgx_clk_mux_parents[] __initconst = {\n\t\"dpll_core_m7x2_ck\",\n\t\"dpll_per_m7x2_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpu_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_sgx_clk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_gfx_clkctrl_regs[] __initconst = {\n\t{ OMAP4_GPU_CLKCTRL, omap4_gpu_bit_data, CLKF_SW_SUP, \"l3-gfx-clkctrl:0000:24\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_hsmmc1_fclk_parents[] __initconst = {\n\t\"func_64m_fclk\",\n\t\"func_96m_fclk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mmc1_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_hsmmc1_fclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mmc2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_hsmmc1_fclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_hsi_fck_parents[] __initconst = {\n\t\"dpll_per_m2x2_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap4_hsi_fck_data __initconst = {\n\t.max_div = 4,\n\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_hsi_bit_data[] __initconst = {\n\t{ 24, TI_CLK_DIVIDER, omap4_hsi_fck_parents, &omap4_hsi_fck_data },\n\t{ 0 },\n};\n\nstatic const char * const omap4_usb_host_hs_utmi_p1_clk_parents[] __initconst = {\n\t\"l3-init-clkctrl:0038:24\",\n\tNULL,\n};\n\nstatic const char * const omap4_usb_host_hs_utmi_p2_clk_parents[] __initconst = {\n\t\"l3-init-clkctrl:0038:25\",\n\tNULL,\n};\n\nstatic const char * const omap4_usb_host_hs_utmi_p3_clk_parents[] __initconst = {\n\t\"init_60m_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap4_usb_host_hs_hsic480m_p1_clk_parents[] __initconst = {\n\t\"dpll_usb_m2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_utmi_p1_gfclk_parents[] __initconst = {\n\t\"init_60m_fclk\",\n\t\"xclk60mhsp1_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_utmi_p2_gfclk_parents[] __initconst = {\n\t\"init_60m_fclk\",\n\t\"xclk60mhsp2_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_usb_host_hs_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_usb_host_hs_utmi_p1_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap4_usb_host_hs_utmi_p2_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 11, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 12, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 13, TI_CLK_GATE, omap4_usb_host_hs_hsic480m_p1_clk_parents, NULL },\n\t{ 14, TI_CLK_GATE, omap4_usb_host_hs_hsic480m_p1_clk_parents, NULL },\n\t{ 15, TI_CLK_GATE, omap4_dss_48mhz_clk_parents, NULL },\n\t{ 24, TI_CLK_MUX, omap4_utmi_p1_gfclk_parents, NULL },\n\t{ 25, TI_CLK_MUX, omap4_utmi_p2_gfclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_usb_otg_hs_xclk_parents[] __initconst = {\n\t\"l3-init-clkctrl:0040:24\",\n\tNULL,\n};\n\nstatic const char * const omap4_otg_60m_gfclk_parents[] __initconst = {\n\t\"utmi_phy_clkout_ck\",\n\t\"xclk60motg_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_usb_otg_hs_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_usb_otg_hs_xclk_parents, NULL },\n\t{ 24, TI_CLK_MUX, omap4_otg_60m_gfclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_usb_tll_hs_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap4_usb_host_hs_utmi_p3_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_ocp2scp_usb_phy_phy_48m_parents[] __initconst = {\n\t\"func_48m_fclk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_ocp2scp_usb_phy_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_ocp2scp_usb_phy_phy_48m_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l3_init_clkctrl_regs[] __initconst = {\n\t{ OMAP4_MMC1_CLKCTRL, omap4_mmc1_bit_data, CLKF_SW_SUP, \"l3-init-clkctrl:0008:24\" },\n\t{ OMAP4_MMC2_CLKCTRL, omap4_mmc2_bit_data, CLKF_SW_SUP, \"l3-init-clkctrl:0010:24\" },\n\t{ OMAP4_HSI_CLKCTRL, omap4_hsi_bit_data, CLKF_HW_SUP, \"l3-init-clkctrl:0018:24\" },\n\t{ OMAP4_USB_HOST_HS_CLKCTRL, omap4_usb_host_hs_bit_data, CLKF_SW_SUP, \"init_60m_fclk\" },\n\t{ OMAP4_USB_OTG_HS_CLKCTRL, omap4_usb_otg_hs_bit_data, CLKF_HW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_USB_TLL_HS_CLKCTRL, omap4_usb_tll_hs_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_USB_HOST_FS_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48mc_fclk\" },\n\t{ OMAP4_OCP2SCP_USB_PHY_CLKCTRL, omap4_ocp2scp_usb_phy_bit_data, CLKF_HW_SUP, \"l3-init-clkctrl:00c0:8\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_cm2_dm10_mux_parents[] __initconst = {\n\t\"sys_clkin_ck\",\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer10_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer11_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer3_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer4_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer9_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_gpio2_dbclk_parents[] __initconst = {\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio2_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio3_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio4_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio5_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio6_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_per_mcbsp4_gfclk_parents[] __initconst = {\n\t\"l4-per-clkctrl:00c0:26\",\n\t\"pad_clks_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_mcbsp4_sync_mux_ck_parents[] __initconst = {\n\t\"func_96m_fclk\",\n\t\"per_abe_nc_fclk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_mcbsp4_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_per_mcbsp4_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap4_mcbsp4_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap4_slimbus2_fclk_0_parents[] __initconst = {\n\t\"func_24mc_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap4_slimbus2_fclk_1_parents[] __initconst = {\n\t\"per_abe_24m_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap4_slimbus2_slimbus_clk_parents[] __initconst = {\n\t\"pad_slimbus_core_clks_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_slimbus2_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_slimbus2_fclk_0_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap4_slimbus2_fclk_1_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap4_slimbus2_slimbus_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l4_per_clkctrl_regs[] __initconst = {\n\t{ OMAP4_TIMER10_CLKCTRL, omap4_timer10_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0008:24\" },\n\t{ OMAP4_TIMER11_CLKCTRL, omap4_timer11_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0010:24\" },\n\t{ OMAP4_TIMER2_CLKCTRL, omap4_timer2_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0018:24\" },\n\t{ OMAP4_TIMER3_CLKCTRL, omap4_timer3_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0020:24\" },\n\t{ OMAP4_TIMER4_CLKCTRL, omap4_timer4_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0028:24\" },\n\t{ OMAP4_TIMER9_CLKCTRL, omap4_timer9_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0030:24\" },\n\t{ OMAP4_ELM_CLKCTRL, NULL, 0, \"l4_div_ck\" },\n\t{ OMAP4_GPIO2_CLKCTRL, omap4_gpio2_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_GPIO3_CLKCTRL, omap4_gpio3_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_GPIO4_CLKCTRL, omap4_gpio4_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_GPIO5_CLKCTRL, omap4_gpio5_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_GPIO6_CLKCTRL, omap4_gpio6_bit_data, CLKF_HW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_HDQ1W_CLKCTRL, NULL, CLKF_SW_SUP, \"func_12m_fclk\" },\n\t{ OMAP4_I2C1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP4_I2C2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP4_I2C3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP4_I2C4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP4_L4_PER_CLKCTRL, NULL, 0, \"l4_div_ck\" },\n\t{ OMAP4_MCBSP4_CLKCTRL, omap4_mcbsp4_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:00c0:24\" },\n\t{ OMAP4_MCSPI1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MCSPI2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MCSPI3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MCSPI4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MMC3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MMC4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_SLIMBUS2_CLKCTRL, omap4_slimbus2_bit_data, CLKF_SW_SUP, \"l4-per-clkctrl:0118:8\" },\n\t{ OMAP4_UART1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_UART2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_UART3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_UART4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP4_MMC5_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ 0 },\n};\n\nstatic const struct\nomap_clkctrl_reg_data omap4_l4_secure_clkctrl_regs[] __initconst = {\n\t{ OMAP4_AES1_CLKCTRL, NULL, CLKF_SW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_AES2_CLKCTRL, NULL, CLKF_SW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_DES3DES_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_PKA_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_div_ck\" },\n\t{ OMAP4_RNG_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, \"l4_div_ck\" },\n\t{ OMAP4_SHA2MD5_CLKCTRL, NULL, CLKF_SW_SUP, \"l3_div_ck\" },\n\t{ OMAP4_CRYPTODMA_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, \"l3_div_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_gpio1_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_timer1_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap4_cm2_dm10_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_l4_wkup_clkctrl_regs[] __initconst = {\n\t{ OMAP4_L4_WKUP_CLKCTRL, NULL, 0, \"l4_wkup_clk_mux_ck\" },\n\t{ OMAP4_WD_TIMER2_CLKCTRL, NULL, CLKF_SW_SUP, \"sys_32k_ck\" },\n\t{ OMAP4_GPIO1_CLKCTRL, omap4_gpio1_bit_data, CLKF_HW_SUP, \"l4_wkup_clk_mux_ck\" },\n\t{ OMAP4_TIMER1_CLKCTRL, omap4_timer1_bit_data, CLKF_SW_SUP, \"l4-wkup-clkctrl:0020:24\" },\n\t{ OMAP4_COUNTER_32K_CLKCTRL, NULL, 0, \"sys_32k_ck\" },\n\t{ OMAP4_KBD_CLKCTRL, NULL, CLKF_SW_SUP, \"sys_32k_ck\" },\n\t{ 0 },\n};\n\nstatic const char * const omap4_pmd_stm_clock_mux_ck_parents[] __initconst = {\n\t\"sys_clkin_ck\",\n\t\"dpll_core_m6x2_ck\",\n\t\"tie_low_clock_ck\",\n\tNULL,\n};\n\nstatic const char * const omap4_trace_clk_div_div_ck_parents[] __initconst = {\n\t\"emu-sys-clkctrl:0000:22\",\n\tNULL,\n};\n\nstatic const int omap4_trace_clk_div_div_ck_divs[] __initconst = {\n\t0,\n\t1,\n\t2,\n\t0,\n\t4,\n\t-1,\n};\n\nstatic const struct omap_clkctrl_div_data omap4_trace_clk_div_div_ck_data __initconst = {\n\t.dividers = omap4_trace_clk_div_div_ck_divs,\n};\n\nstatic const char * const omap4_stm_clk_div_ck_parents[] __initconst = {\n\t\"emu-sys-clkctrl:0000:20\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap4_stm_clk_div_ck_data __initconst = {\n\t.max_div = 64,\n\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n};\n\nstatic const struct omap_clkctrl_bit_data omap4_debugss_bit_data[] __initconst = {\n\t{ 20, TI_CLK_MUX, omap4_pmd_stm_clock_mux_ck_parents, NULL },\n\t{ 22, TI_CLK_MUX, omap4_pmd_stm_clock_mux_ck_parents, NULL },\n\t{ 24, TI_CLK_DIVIDER, omap4_trace_clk_div_div_ck_parents, &omap4_trace_clk_div_div_ck_data },\n\t{ 27, TI_CLK_DIVIDER, omap4_stm_clk_div_ck_parents, &omap4_stm_clk_div_ck_data },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap4_emu_sys_clkctrl_regs[] __initconst = {\n\t{ OMAP4_DEBUGSS_CLKCTRL, omap4_debugss_bit_data, 0, \"trace_clk_div_ck\" },\n\t{ 0 },\n};\n\nconst struct omap_clkctrl_data omap4_clkctrl_data[] __initconst = {\n\t{ 0x4a004320, omap4_mpuss_clkctrl_regs },\n\t{ 0x4a004420, omap4_tesla_clkctrl_regs },\n\t{ 0x4a004520, omap4_abe_clkctrl_regs },\n\t{ 0x4a008620, omap4_l4_ao_clkctrl_regs },\n\t{ 0x4a008720, omap4_l3_1_clkctrl_regs },\n\t{ 0x4a008820, omap4_l3_2_clkctrl_regs },\n\t{ 0x4a008920, omap4_ducati_clkctrl_regs },\n\t{ 0x4a008a20, omap4_l3_dma_clkctrl_regs },\n\t{ 0x4a008b20, omap4_l3_emif_clkctrl_regs },\n\t{ 0x4a008c20, omap4_d2d_clkctrl_regs },\n\t{ 0x4a008d20, omap4_l4_cfg_clkctrl_regs },\n\t{ 0x4a008e20, omap4_l3_instr_clkctrl_regs },\n\t{ 0x4a008f20, omap4_ivahd_clkctrl_regs },\n\t{ 0x4a009020, omap4_iss_clkctrl_regs },\n\t{ 0x4a009120, omap4_l3_dss_clkctrl_regs },\n\t{ 0x4a009220, omap4_l3_gfx_clkctrl_regs },\n\t{ 0x4a009320, omap4_l3_init_clkctrl_regs },\n\t{ 0x4a009420, omap4_l4_per_clkctrl_regs },\n\t{ 0x4a0095a0, omap4_l4_secure_clkctrl_regs },\n\t{ 0x4a307820, omap4_l4_wkup_clkctrl_regs },\n\t{ 0x4a307a20, omap4_emu_sys_clkctrl_regs },\n\t{ 0 },\n};\n\nstatic struct ti_dt_clk omap44xx_clks[] = {\n\tDT_CLK(NULL, \"timer_32k_ck\", \"sys_32k_ck\"),\n\t \n\tDT_CLK(NULL, \"aess_fclk\", \"abe-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"cm2_dm10_mux\", \"l4-per-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"cm2_dm11_mux\", \"l4-per-clkctrl:0010:24\"),\n\tDT_CLK(NULL, \"cm2_dm2_mux\", \"l4-per-clkctrl:0018:24\"),\n\tDT_CLK(NULL, \"cm2_dm3_mux\", \"l4-per-clkctrl:0020:24\"),\n\tDT_CLK(NULL, \"cm2_dm4_mux\", \"l4-per-clkctrl:0028:24\"),\n\tDT_CLK(NULL, \"cm2_dm9_mux\", \"l4-per-clkctrl:0030:24\"),\n\tDT_CLK(NULL, \"dmic_sync_mux_ck\", \"abe-clkctrl:0018:26\"),\n\tDT_CLK(NULL, \"dmt1_clk_mux\", \"l4-wkup-clkctrl:0020:24\"),\n\tDT_CLK(NULL, \"dss_48mhz_clk\", \"l3-dss-clkctrl:0000:9\"),\n\tDT_CLK(NULL, \"dss_dss_clk\", \"l3-dss-clkctrl:0000:8\"),\n\tDT_CLK(NULL, \"dss_sys_clk\", \"l3-dss-clkctrl:0000:10\"),\n\tDT_CLK(NULL, \"dss_tv_clk\", \"l3-dss-clkctrl:0000:11\"),\n\tDT_CLK(NULL, \"fdif_fck\", \"iss-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"func_dmic_abe_gfclk\", \"abe-clkctrl:0018:24\"),\n\tDT_CLK(NULL, \"func_mcasp_abe_gfclk\", \"abe-clkctrl:0020:24\"),\n\tDT_CLK(NULL, \"func_mcbsp1_gfclk\", \"abe-clkctrl:0028:24\"),\n\tDT_CLK(NULL, \"func_mcbsp2_gfclk\", \"abe-clkctrl:0030:24\"),\n\tDT_CLK(NULL, \"func_mcbsp3_gfclk\", \"abe-clkctrl:0038:24\"),\n\tDT_CLK(NULL, \"gpio1_dbclk\", \"l4-wkup-clkctrl:0018:8\"),\n\tDT_CLK(NULL, \"gpio2_dbclk\", \"l4-per-clkctrl:0040:8\"),\n\tDT_CLK(NULL, \"gpio3_dbclk\", \"l4-per-clkctrl:0048:8\"),\n\tDT_CLK(NULL, \"gpio4_dbclk\", \"l4-per-clkctrl:0050:8\"),\n\tDT_CLK(NULL, \"gpio5_dbclk\", \"l4-per-clkctrl:0058:8\"),\n\tDT_CLK(NULL, \"gpio6_dbclk\", \"l4-per-clkctrl:0060:8\"),\n\tDT_CLK(NULL, \"hsi_fck\", \"l3-init-clkctrl:0018:24\"),\n\tDT_CLK(NULL, \"hsmmc1_fclk\", \"l3-init-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"hsmmc2_fclk\", \"l3-init-clkctrl:0010:24\"),\n\tDT_CLK(NULL, \"iss_ctrlclk\", \"iss-clkctrl:0000:8\"),\n\tDT_CLK(NULL, \"mcasp_sync_mux_ck\", \"abe-clkctrl:0020:26\"),\n\tDT_CLK(NULL, \"mcbsp1_sync_mux_ck\", \"abe-clkctrl:0028:26\"),\n\tDT_CLK(NULL, \"mcbsp2_sync_mux_ck\", \"abe-clkctrl:0030:26\"),\n\tDT_CLK(NULL, \"mcbsp3_sync_mux_ck\", \"abe-clkctrl:0038:26\"),\n\tDT_CLK(\"40122000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0028:26\"),\n\tDT_CLK(\"40124000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0030:26\"),\n\tDT_CLK(\"40126000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0038:26\"),\n\tDT_CLK(NULL, \"mcbsp4_sync_mux_ck\", \"l4-per-clkctrl:00c0:26\"),\n\tDT_CLK(\"48096000.mcbsp\", \"prcm_fck\", \"l4-per-clkctrl:00c0:26\"),\n\tDT_CLK(NULL, \"ocp2scp_usb_phy_phy_48m\", \"l3-init-clkctrl:00c0:8\"),\n\tDT_CLK(NULL, \"otg_60m_gfclk\", \"l3-init-clkctrl:0040:24\"),\n\tDT_CLK(NULL, \"pad_fck\", \"pad_clks_ck\"),\n\tDT_CLK(NULL, \"per_mcbsp4_gfclk\", \"l4-per-clkctrl:00c0:24\"),\n\tDT_CLK(NULL, \"pmd_stm_clock_mux_ck\", \"emu-sys-clkctrl:0000:20\"),\n\tDT_CLK(NULL, \"pmd_trace_clk_mux_ck\", \"emu-sys-clkctrl:0000:22\"),\n\tDT_CLK(NULL, \"sgx_clk_mux\", \"l3-gfx-clkctrl:0000:24\"),\n\tDT_CLK(NULL, \"slimbus1_fclk_0\", \"abe-clkctrl:0040:8\"),\n\tDT_CLK(NULL, \"slimbus1_fclk_1\", \"abe-clkctrl:0040:9\"),\n\tDT_CLK(NULL, \"slimbus1_fclk_2\", \"abe-clkctrl:0040:10\"),\n\tDT_CLK(NULL, \"slimbus1_slimbus_clk\", \"abe-clkctrl:0040:11\"),\n\tDT_CLK(NULL, \"slimbus2_fclk_0\", \"l4-per-clkctrl:0118:8\"),\n\tDT_CLK(NULL, \"slimbus2_fclk_1\", \"l4-per-clkctrl:0118:9\"),\n\tDT_CLK(NULL, \"slimbus2_slimbus_clk\", \"l4-per-clkctrl:0118:10\"),\n\tDT_CLK(NULL, \"stm_clk_div_ck\", \"emu-sys-clkctrl:0000:27\"),\n\tDT_CLK(NULL, \"timer5_sync_mux\", \"abe-clkctrl:0048:24\"),\n\tDT_CLK(NULL, \"timer6_sync_mux\", \"abe-clkctrl:0050:24\"),\n\tDT_CLK(NULL, \"timer7_sync_mux\", \"abe-clkctrl:0058:24\"),\n\tDT_CLK(NULL, \"timer8_sync_mux\", \"abe-clkctrl:0060:24\"),\n\tDT_CLK(NULL, \"trace_clk_div_div_ck\", \"emu-sys-clkctrl:0000:24\"),\n\tDT_CLK(NULL, \"usb_host_hs_func48mclk\", \"l3-init-clkctrl:0038:15\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic480m_p1_clk\", \"l3-init-clkctrl:0038:13\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic480m_p2_clk\", \"l3-init-clkctrl:0038:14\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic60m_p1_clk\", \"l3-init-clkctrl:0038:11\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic60m_p2_clk\", \"l3-init-clkctrl:0038:12\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p1_clk\", \"l3-init-clkctrl:0038:8\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p2_clk\", \"l3-init-clkctrl:0038:9\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p3_clk\", \"l3_init-clkctrl:0038:10\"),\n\tDT_CLK(NULL, \"usb_otg_hs_xclk\", \"l3-init-clkctrl:0040:8\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch0_clk\", \"l3-init-clkctrl:0048:8\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch1_clk\", \"l3-init-clkctrl:0048:9\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch2_clk\", \"l3-init-clkctrl:0048:10\"),\n\tDT_CLK(NULL, \"utmi_p1_gfclk\", \"l3-init-clkctrl:0038:24\"),\n\tDT_CLK(NULL, \"utmi_p2_gfclk\", \"l3-init-clkctrl:0038:25\"),\n\t{ .node_name = NULL },\n};\n\nint __init omap4xxx_dt_clk_init(void)\n{\n\tint rc;\n\tstruct clk *abe_dpll_ref, *abe_dpll, *sys_32k_ck, *usb_dpll;\n\n\tti_dt_clocks_register(omap44xx_clks);\n\n\tomap2_clk_disable_autoidle_all();\n\n\tti_clk_add_aliases();\n\n\t \n\tusb_dpll = clk_get_sys(NULL, \"dpll_usb_ck\");\n\trc = clk_set_rate(usb_dpll, OMAP4_DPLL_USB_DEFFREQ);\n\tif (rc)\n\t\tpr_err(\"%s: failed to configure USB DPLL!\\n\", __func__);\n\n\t \n\tabe_dpll_ref = clk_get_sys(NULL, \"abe_dpll_refclk_mux_ck\");\n\tsys_32k_ck = clk_get_sys(NULL, \"sys_32k_ck\");\n\trc = clk_set_parent(abe_dpll_ref, sys_32k_ck);\n\tabe_dpll = clk_get_sys(NULL, \"dpll_abe_ck\");\n\tif (!rc)\n\t\trc = clk_set_rate(abe_dpll, OMAP4_DPLL_ABE_DEFFREQ);\n\tif (rc)\n\t\tpr_err(\"%s: failed to configure ABE DPLL!\\n\", __func__);\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}