
FrequencyGenerator.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000074  00800100  0000207e  00002112  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000207e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000007d  00800174  00800174  00002186  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002186  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000021e4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  00002224  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a18  00000000  00000000  0000236c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad1  00000000  00000000  00003d84  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000112c  00000000  00000000  00004855  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003e8  00000000  00000000  00005984  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007ab  00000000  00000000  00005d6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000fdf  00000000  00000000  00006517  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  000074f6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	ee e7       	ldi	r30, 0x7E	; 126
     17e:	f0 e2       	ldi	r31, 0x20	; 32
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	a4 37       	cpi	r26, 0x74	; 116
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	a4 e7       	ldi	r26, 0x74	; 116
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a1 3f       	cpi	r26, 0xF1	; 241
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 94 06 	call	0xd28	; 0xd28 <main>
     1a0:	0c 94 3d 10 	jmp	0x207a	; 0x207a <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
     1a8:	58 9a       	sbi	0x0b, 0	; 11
     1aa:	00 00       	nop
     1ac:	58 98       	cbi	0x0b, 0	; 11
     1ae:	08 95       	ret

000001b0 <lcd_write>:
     1b0:	cf 93       	push	r28
     1b2:	c8 2f       	mov	r28, r24
     1b4:	66 23       	and	r22, r22
     1b6:	11 f0       	breq	.+4      	; 0x1bc <lcd_write+0xc>
     1b8:	59 9a       	sbi	0x0b, 1	; 11
     1ba:	01 c0       	rjmp	.+2      	; 0x1be <lcd_write+0xe>
     1bc:	59 98       	cbi	0x0b, 1	; 11
     1be:	2d 98       	cbi	0x05, 5	; 5
     1c0:	3d 9a       	sbi	0x07, 5	; 7
     1c2:	3c 9a       	sbi	0x07, 4	; 7
     1c4:	3b 9a       	sbi	0x07, 3	; 7
     1c6:	3a 9a       	sbi	0x07, 2	; 7
     1c8:	42 98       	cbi	0x08, 2	; 8
     1ca:	43 98       	cbi	0x08, 3	; 8
     1cc:	44 98       	cbi	0x08, 4	; 8
     1ce:	45 98       	cbi	0x08, 5	; 8
     1d0:	cc 23       	and	r28, r28
     1d2:	0c f4       	brge	.+2      	; 0x1d6 <lcd_write+0x26>
     1d4:	42 9a       	sbi	0x08, 2	; 8
     1d6:	c6 fd       	sbrc	r28, 6
     1d8:	43 9a       	sbi	0x08, 3	; 8
     1da:	c5 fd       	sbrc	r28, 5
     1dc:	44 9a       	sbi	0x08, 4	; 8
     1de:	c4 fd       	sbrc	r28, 4
     1e0:	45 9a       	sbi	0x08, 5	; 8
     1e2:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     1e6:	42 98       	cbi	0x08, 2	; 8
     1e8:	43 98       	cbi	0x08, 3	; 8
     1ea:	44 98       	cbi	0x08, 4	; 8
     1ec:	45 98       	cbi	0x08, 5	; 8
     1ee:	c3 fd       	sbrc	r28, 3
     1f0:	42 9a       	sbi	0x08, 2	; 8
     1f2:	c2 fd       	sbrc	r28, 2
     1f4:	43 9a       	sbi	0x08, 3	; 8
     1f6:	c1 fd       	sbrc	r28, 1
     1f8:	44 9a       	sbi	0x08, 4	; 8
     1fa:	c0 fd       	sbrc	r28, 0
     1fc:	45 9a       	sbi	0x08, 5	; 8
     1fe:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     202:	45 9a       	sbi	0x08, 5	; 8
     204:	44 9a       	sbi	0x08, 4	; 8
     206:	43 9a       	sbi	0x08, 3	; 8
     208:	42 9a       	sbi	0x08, 2	; 8
     20a:	cf 91       	pop	r28
     20c:	08 95       	ret

0000020e <lcd_read>:
     20e:	88 23       	and	r24, r24
     210:	11 f0       	breq	.+4      	; 0x216 <lcd_read+0x8>
     212:	59 9a       	sbi	0x0b, 1	; 11
     214:	01 c0       	rjmp	.+2      	; 0x218 <lcd_read+0xa>
     216:	59 98       	cbi	0x0b, 1	; 11
     218:	2d 9a       	sbi	0x05, 5	; 5
     21a:	3d 98       	cbi	0x07, 5	; 7
     21c:	3c 98       	cbi	0x07, 4	; 7
     21e:	3b 98       	cbi	0x07, 3	; 7
     220:	3a 98       	cbi	0x07, 2	; 7
     222:	58 9a       	sbi	0x0b, 0	; 11
     224:	00 00       	nop
     226:	35 9b       	sbis	0x06, 5	; 6
     228:	02 c0       	rjmp	.+4      	; 0x22e <lcd_read+0x20>
     22a:	80 e1       	ldi	r24, 0x10	; 16
     22c:	01 c0       	rjmp	.+2      	; 0x230 <lcd_read+0x22>
     22e:	80 e0       	ldi	r24, 0x00	; 0
     230:	34 99       	sbic	0x06, 4	; 6
     232:	80 62       	ori	r24, 0x20	; 32
     234:	33 99       	sbic	0x06, 3	; 6
     236:	80 64       	ori	r24, 0x40	; 64
     238:	32 99       	sbic	0x06, 2	; 6
     23a:	80 68       	ori	r24, 0x80	; 128
     23c:	58 98       	cbi	0x0b, 0	; 11
     23e:	00 00       	nop
     240:	58 9a       	sbi	0x0b, 0	; 11
     242:	00 00       	nop
     244:	35 99       	sbic	0x06, 5	; 6
     246:	81 60       	ori	r24, 0x01	; 1
     248:	34 99       	sbic	0x06, 4	; 6
     24a:	82 60       	ori	r24, 0x02	; 2
     24c:	33 99       	sbic	0x06, 3	; 6
     24e:	84 60       	ori	r24, 0x04	; 4
     250:	32 99       	sbic	0x06, 2	; 6
     252:	88 60       	ori	r24, 0x08	; 8
     254:	58 98       	cbi	0x0b, 0	; 11
     256:	08 95       	ret

00000258 <lcd_waitbusy>:
     258:	80 e0       	ldi	r24, 0x00	; 0
     25a:	0e 94 07 01 	call	0x20e	; 0x20e <lcd_read>
     25e:	88 23       	and	r24, r24
     260:	dc f3       	brlt	.-10     	; 0x258 <lcd_waitbusy>
     262:	00 c0       	rjmp	.+0      	; 0x264 <lcd_waitbusy+0xc>
     264:	00 c0       	rjmp	.+0      	; 0x266 <lcd_waitbusy+0xe>
     266:	80 e0       	ldi	r24, 0x00	; 0
     268:	0e 94 07 01 	call	0x20e	; 0x20e <lcd_read>
     26c:	08 95       	ret

0000026e <lcd_command>:
     26e:	cf 93       	push	r28
     270:	c8 2f       	mov	r28, r24
     272:	0e 94 2c 01 	call	0x258	; 0x258 <lcd_waitbusy>
     276:	60 e0       	ldi	r22, 0x00	; 0
     278:	8c 2f       	mov	r24, r28
     27a:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <lcd_write>
     27e:	cf 91       	pop	r28
     280:	08 95       	ret

00000282 <lcd_gotoxy>:
     282:	61 11       	cpse	r22, r1
     284:	04 c0       	rjmp	.+8      	; 0x28e <lcd_gotoxy+0xc>
     286:	80 58       	subi	r24, 0x80	; 128
     288:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
     28c:	08 95       	ret
     28e:	80 54       	subi	r24, 0x40	; 64
     290:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
     294:	08 95       	ret

00000296 <lcd_clrscr>:
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
     29c:	08 95       	ret

0000029e <lcd_putc>:
     29e:	cf 93       	push	r28
     2a0:	c8 2f       	mov	r28, r24
     2a2:	0e 94 2c 01 	call	0x258	; 0x258 <lcd_waitbusy>
     2a6:	ca 30       	cpi	r28, 0x0A	; 10
     2a8:	49 f4       	brne	.+18     	; 0x2bc <lcd_putc+0x1e>
     2aa:	80 34       	cpi	r24, 0x40	; 64
     2ac:	10 f0       	brcs	.+4      	; 0x2b2 <lcd_putc+0x14>
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	01 c0       	rjmp	.+2      	; 0x2b4 <lcd_putc+0x16>
     2b2:	80 e4       	ldi	r24, 0x40	; 64
     2b4:	80 58       	subi	r24, 0x80	; 128
     2b6:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
     2ba:	04 c0       	rjmp	.+8      	; 0x2c4 <lcd_putc+0x26>
     2bc:	61 e0       	ldi	r22, 0x01	; 1
     2be:	8c 2f       	mov	r24, r28
     2c0:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <lcd_write>
     2c4:	cf 91       	pop	r28
     2c6:	08 95       	ret

000002c8 <lcd_puts>:
     2c8:	cf 93       	push	r28
     2ca:	df 93       	push	r29
     2cc:	ec 01       	movw	r28, r24
     2ce:	21 96       	adiw	r28, 0x01	; 1
     2d0:	fc 01       	movw	r30, r24
     2d2:	80 81       	ld	r24, Z
     2d4:	88 23       	and	r24, r24
     2d6:	29 f0       	breq	.+10     	; 0x2e2 <lcd_puts+0x1a>
     2d8:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
     2dc:	89 91       	ld	r24, Y+
     2de:	81 11       	cpse	r24, r1
     2e0:	fb cf       	rjmp	.-10     	; 0x2d8 <lcd_puts+0x10>
     2e2:	df 91       	pop	r29
     2e4:	cf 91       	pop	r28
     2e6:	08 95       	ret

000002e8 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     2e8:	cf 93       	push	r28
     2ea:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
     2ec:	51 9a       	sbi	0x0a, 1	; 10
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
     2ee:	25 9a       	sbi	0x04, 5	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
     2f0:	50 9a       	sbi	0x0a, 0	; 10
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     2f2:	3d 9a       	sbi	0x07, 5	; 7
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     2f4:	3c 9a       	sbi	0x07, 4	; 7
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     2f6:	3b 9a       	sbi	0x07, 3	; 7
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     2f8:	3a 9a       	sbi	0x07, 2	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2fa:	8f e9       	ldi	r24, 0x9F	; 159
     2fc:	9f e0       	ldi	r25, 0x0F	; 15
     2fe:	01 97       	sbiw	r24, 0x01	; 1
     300:	f1 f7       	brne	.-4      	; 0x2fe <lcd_init+0x16>
     302:	00 c0       	rjmp	.+0      	; 0x304 <lcd_init+0x1c>
     304:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
     306:	44 9a       	sbi	0x08, 4	; 8
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
     308:	45 9a       	sbi	0x08, 5	; 8
    lcd_e_toggle();
     30a:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     30e:	81 ee       	ldi	r24, 0xE1	; 225
     310:	94 e0       	ldi	r25, 0x04	; 4
     312:	01 97       	sbiw	r24, 0x01	; 1
     314:	f1 f7       	brne	.-4      	; 0x312 <lcd_init+0x2a>
     316:	00 c0       	rjmp	.+0      	; 0x318 <lcd_init+0x30>
     318:	00 00       	nop
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
     31a:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     31e:	95 e1       	ldi	r25, 0x15	; 21
     320:	9a 95       	dec	r25
     322:	f1 f7       	brne	.-4      	; 0x320 <lcd_init+0x38>
     324:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
     326:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     32a:	85 e1       	ldi	r24, 0x15	; 21
     32c:	8a 95       	dec	r24
     32e:	f1 f7       	brne	.-4      	; 0x32c <lcd_init+0x44>
     330:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
     332:	45 98       	cbi	0x08, 5	; 8
    lcd_e_toggle();
     334:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <toggle_e>
     338:	95 e1       	ldi	r25, 0x15	; 21
     33a:	9a 95       	dec	r25
     33c:	f1 f7       	brne	.-4      	; 0x33a <lcd_init+0x52>
     33e:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     340:	88 e2       	ldi	r24, 0x28	; 40
     342:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
     346:	88 e0       	ldi	r24, 0x08	; 8
     348:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
    lcd_clrscr();                           /* display clear                */
     34c:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     350:	86 e0       	ldi	r24, 0x06	; 6
     352:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     356:	8c 2f       	mov	r24, r28
     358:	0e 94 37 01 	call	0x26e	; 0x26e <lcd_command>

}/* lcd_init */
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <pollButtons>:
}

 void pollButtons()			// both buttons are active low		// Problem in hold mode and button press skips valueschanged
 {
	// TODO: maybe enable mode-change when in hold mode
	if (bothPressed)		// both buttons were pressed previously
     360:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <bothPressed>
     364:	88 23       	and	r24, r24
     366:	79 f0       	breq	.+30     	; 0x386 <pollButtons+0x26>
	{
		if((PIND & (1<<PIND2)) && (PIND & (1<<PIND3)))		// both buttons released
     368:	4a 9b       	sbis	0x09, 2	; 9
     36a:	ba c0       	rjmp	.+372    	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
     36c:	4b 9b       	sbis	0x09, 3	; 9
     36e:	b8 c0       	rjmp	.+368    	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
		{
			bothPressed = 0;
     370:	10 92 7a 01 	sts	0x017A, r1	; 0x80017a <bothPressed>
			btn0Pressed = 0;
     374:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <btn0Pressed>
			btn1Pressed = 0;
     378:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <btn1Pressed>
			btn0DownCycles = 0;
     37c:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <btn0DownCycles>
			btn1DownCycles = 0;
     380:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <btn1DownCycles>
     384:	08 95       	ret
		}
		return;
	}
	else
	{
		if (!((PIND & (1<<PIND2)) || (PIND & (1<<PIND3))))			// both buttons pressed
     386:	4a 99       	sbic	0x09, 2	; 9
     388:	10 c0       	rjmp	.+32     	; 0x3aa <pollButtons+0x4a>
     38a:	4b 99       	sbic	0x09, 3	; 9
     38c:	0e c0       	rjmp	.+28     	; 0x3aa <pollButtons+0x4a>
		{
			if(!bothPressed)
			{
				hold = 1-hold;			//toggle hold state
     38e:	81 e0       	ldi	r24, 0x01	; 1
     390:	90 91 79 01 	lds	r25, 0x0179	; 0x800179 <hold>
     394:	28 2f       	mov	r18, r24
     396:	29 1b       	sub	r18, r25
     398:	20 93 79 01 	sts	0x0179, r18	; 0x800179 <hold>
			}
			bothPressed = 1;
     39c:	80 93 7a 01 	sts	0x017A, r24	; 0x80017a <bothPressed>
			btn0DownCycles = 0;
     3a0:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <btn0DownCycles>
			btn1DownCycles = 0;
     3a4:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <btn1DownCycles>
			return;
     3a8:	08 95       	ret
		}

		if (btn0Pressed)
     3aa:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <btn0Pressed>
     3ae:	88 23       	and	r24, r24
     3b0:	09 f4       	brne	.+2      	; 0x3b4 <pollButtons+0x54>
     3b2:	4a c0       	rjmp	.+148    	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
		{
			if(PIND & (1<<PIND2))		// Button 0 released
     3b4:	4a 9b       	sbis	0x09, 2	; 9
     3b6:	40 c0       	rjmp	.+128    	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
			{
				if (btn0DownCycles<HOLD_DOWN_CYCLES) // Button 0 was not pressed longer than 1sec
     3b8:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <btn0DownCycles>
     3bc:	84 36       	cpi	r24, 0x64	; 100
     3be:	00 f5       	brcc	.+64     	; 0x400 <__LOCK_REGION_LENGTH__>
				{
					if (!hold)
     3c0:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     3c4:	81 11       	cpse	r24, r1
     3c6:	33 c0       	rjmp	.+102    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
					{
						if (STATE == STATE_PULSE_GEN)
     3c8:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <STATE>
     3cc:	82 30       	cpi	r24, 0x02	; 2
     3ce:	59 f4       	brne	.+22     	; 0x3e6 <pollButtons+0x86>
						{
							if (showFreqOrPeriod == SHOW_FREQ)
     3d0:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <showFreqOrPeriod>
     3d4:	81 11       	cpse	r24, r1
     3d6:	04 c0       	rjmp	.+8      	; 0x3e0 <pollButtons+0x80>
							{
								showFreqOrPeriod = SHOW_PERIOD;
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <showFreqOrPeriod>
     3de:	0c c0       	rjmp	.+24     	; 0x3f8 <pollButtons+0x98>
							}
							else
							{
								showFreqOrPeriod = SHOW_FREQ;
     3e0:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <showFreqOrPeriod>
     3e4:	09 c0       	rjmp	.+18     	; 0x3f8 <pollButtons+0x98>
							}
						}
						else
						{
							if(presc > 1)
     3e6:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     3ea:	82 30       	cpi	r24, 0x02	; 2
     3ec:	28 f0       	brcs	.+10     	; 0x3f8 <pollButtons+0x98>
								presc--;
     3ee:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     3f2:	81 50       	subi	r24, 0x01	; 1
     3f4:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <presc>
						}
						valuesChanged = 1;
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <valuesChanged>
     3fe:	17 c0       	rjmp	.+46     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
					}
				}
				else if(!hold)
     400:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     404:	81 11       	cpse	r24, r1
     406:	13 c0       	rjmp	.+38     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
				{
					if(STATE >= STATE_LAST)
     408:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <STATE>
     40c:	85 30       	cpi	r24, 0x05	; 5
     40e:	20 f0       	brcs	.+8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
					{
						STATE = STATE_LAST-1;
					}
					STATE--;					// Set STATE to the previous one
     410:	83 e0       	ldi	r24, 0x03	; 3
     412:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
     416:	08 c0       	rjmp	.+16     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     418:	81 50       	subi	r24, 0x01	; 1
					if(STATE == STATE_OFF)		// Prevent underflow
     41a:	19 f0       	breq	.+6      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
				{
					if(STATE >= STATE_LAST)
					{
						STATE = STATE_LAST-1;
					}
					STATE--;					// Set STATE to the previous one
     41c:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
     420:	03 c0       	rjmp	.+6      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
					if(STATE == STATE_OFF)		// Prevent underflow
						STATE = STATE_LAST-1;	//
     422:	84 e0       	ldi	r24, 0x04	; 4
     424:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
					stateChanged = 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	80 93 78 01 	sts	0x0178, r24	; 0x800178 <stateChanged>
					//valuesChanged = 1;		// Uncomment this to enable immediate update of values after mode has changed
				}
				btn0Pressed = 0;
     42e:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <btn0Pressed>
				btn0DownCycles = 0;
     432:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <btn0DownCycles>
     436:	0d c0       	rjmp	.+26     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
			}
			else
			{
				if(btn0DownCycles<HOLD_DOWN_CYCLES)			// cap off at 100
     438:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <btn0DownCycles>
     43c:	84 36       	cpi	r24, 0x64	; 100
     43e:	48 f4       	brcc	.+18     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
					btn0DownCycles++;
     440:	8f 5f       	subi	r24, 0xFF	; 255
     442:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <btn0DownCycles>
     446:	05 c0       	rjmp	.+10     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
			}
		}
		else if (!(PIND & (1<<PIND2)))
     448:	4a 99       	sbic	0x09, 2	; 9
     44a:	03 c0       	rjmp	.+6      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
		{
			btn0Pressed = 1;
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	80 93 7e 01 	sts	0x017E, r24	; 0x80017e <btn0Pressed>
		}

		if (btn1Pressed)
     452:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <btn1Pressed>
     456:	88 23       	and	r24, r24
     458:	f1 f1       	breq	.+124    	; 0x4d6 <__LOCK_REGION_LENGTH__+0xd6>
		{
			if (PIND & (1<<PIND3))
     45a:	4b 9b       	sbis	0x09, 3	; 9
     45c:	34 c0       	rjmp	.+104    	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
			{
				if (btn1DownCycles<HOLD_DOWN_CYCLES)
     45e:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <btn1DownCycles>
     462:	84 36       	cpi	r24, 0x64	; 100
     464:	c8 f4       	brcc	.+50     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
				{
					if (STATE == STATE_PULSE_GEN)
     466:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <STATE>
     46a:	82 30       	cpi	r24, 0x02	; 2
     46c:	21 f4       	brne	.+8      	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
					{
						// Do pulse-generation
						TODO = TASK_DO_PULSE_GEN;
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	80 93 87 01 	sts	0x0187, r24	; 0x800187 <TODO>
     474:	0d c0       	rjmp	.+26     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
					}
					else if(!hold)
     476:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     47a:	81 11       	cpse	r24, r1
     47c:	09 c0       	rjmp	.+18     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
					{
						if(presc < 5)
     47e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     482:	85 30       	cpi	r24, 0x05	; 5
     484:	28 f4       	brcc	.+10     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
							presc++;
     486:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     48a:	8f 5f       	subi	r24, 0xFF	; 255
     48c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <presc>
					}
					valuesChanged = 1;
     490:	81 e0       	ldi	r24, 0x01	; 1
     492:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <valuesChanged>
     496:	12 c0       	rjmp	.+36     	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
				}
				else if(!hold)
     498:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     49c:	81 11       	cpse	r24, r1
     49e:	0e c0       	rjmp	.+28     	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
				{
					STATE++;					// Set STATE to the next one
     4a0:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <STATE>
     4a4:	8f 5f       	subi	r24, 0xFF	; 255
					if(STATE == STATE_LAST)		// Prevent overflow
     4a6:	85 30       	cpi	r24, 0x05	; 5
     4a8:	19 f0       	breq	.+6      	; 0x4b0 <__LOCK_REGION_LENGTH__+0xb0>
					}
					valuesChanged = 1;
				}
				else if(!hold)
				{
					STATE++;					// Set STATE to the next one
     4aa:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
     4ae:	03 c0       	rjmp	.+6      	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
					if(STATE == STATE_LAST)		// Prevent overflow
						STATE = STATE_OFF+1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
					stateChanged = 1;
     4b6:	81 e0       	ldi	r24, 0x01	; 1
     4b8:	80 93 78 01 	sts	0x0178, r24	; 0x800178 <stateChanged>
					//valuesChanged = 1;		// Uncomment this to enable immediate update of values after mode has changed
				}
				btn1Pressed = 0;
     4bc:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <btn1Pressed>
				btn1DownCycles = 0;
     4c0:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <btn1DownCycles>
     4c4:	08 95       	ret
			}
			else
			{
				if(btn1DownCycles<HOLD_DOWN_CYCLES)
     4c6:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <btn1DownCycles>
     4ca:	84 36       	cpi	r24, 0x64	; 100
     4cc:	48 f4       	brcc	.+18     	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
					btn1DownCycles++;
     4ce:	8f 5f       	subi	r24, 0xFF	; 255
     4d0:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <btn1DownCycles>
     4d4:	08 95       	ret
			}
		}
		else if (!(PIND & (1<<PIND3)))
     4d6:	4b 99       	sbic	0x09, 3	; 9
     4d8:	03 c0       	rjmp	.+6      	; 0x4e0 <__LOCK_REGION_LENGTH__+0xe0>
			btn1Pressed = 1;
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <btn1Pressed>
     4e0:	08 95       	ret

000004e2 <getPrescS>:
		valuesChanged = 1;
	}
}

 char *getPrescS(char *dest)
 {
     4e2:	cf 93       	push	r28
     4e4:	df 93       	push	r29
     4e6:	ec 01       	movw	r28, r24
	switch(presc)
     4e8:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <presc>
     4ec:	93 30       	cpi	r25, 0x03	; 3
     4ee:	a9 f0       	breq	.+42     	; 0x51a <getPrescS+0x38>
     4f0:	28 f4       	brcc	.+10     	; 0x4fc <getPrescS+0x1a>
     4f2:	91 30       	cpi	r25, 0x01	; 1
     4f4:	41 f0       	breq	.+16     	; 0x506 <getPrescS+0x24>
     4f6:	92 30       	cpi	r25, 0x02	; 2
     4f8:	59 f0       	breq	.+22     	; 0x510 <getPrescS+0x2e>
     4fa:	26 c0       	rjmp	.+76     	; 0x548 <getPrescS+0x66>
     4fc:	94 30       	cpi	r25, 0x04	; 4
     4fe:	99 f0       	breq	.+38     	; 0x526 <getPrescS+0x44>
     500:	95 30       	cpi	r25, 0x05	; 5
     502:	d1 f0       	breq	.+52     	; 0x538 <getPrescS+0x56>
     504:	21 c0       	rjmp	.+66     	; 0x548 <getPrescS+0x66>
	{
	case 1:
	{
		strcpy(dest, "1");
     506:	81 e3       	ldi	r24, 0x31	; 49
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	99 83       	std	Y+1, r25	; 0x01
     50c:	88 83       	st	Y, r24
		break;
     50e:	1c c0       	rjmp	.+56     	; 0x548 <getPrescS+0x66>
	}
	case 2:
	{
		strcpy(dest, "8");
     510:	88 e3       	ldi	r24, 0x38	; 56
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	99 83       	std	Y+1, r25	; 0x01
     516:	88 83       	st	Y, r24
		break;
     518:	17 c0       	rjmp	.+46     	; 0x548 <getPrescS+0x66>
	}
	case 3:
	{
		strcpy(dest, "64");
     51a:	86 e3       	ldi	r24, 0x36	; 54
     51c:	94 e3       	ldi	r25, 0x34	; 52
     51e:	99 83       	std	Y+1, r25	; 0x01
     520:	88 83       	st	Y, r24
     522:	1a 82       	std	Y+2, r1	; 0x02
		break;
     524:	11 c0       	rjmp	.+34     	; 0x548 <getPrescS+0x66>
	}
	case 4:
	{
		strcpy(dest, "256");
     526:	82 e3       	ldi	r24, 0x32	; 50
     528:	95 e3       	ldi	r25, 0x35	; 53
     52a:	99 83       	std	Y+1, r25	; 0x01
     52c:	88 83       	st	Y, r24
     52e:	86 e3       	ldi	r24, 0x36	; 54
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	9b 83       	std	Y+3, r25	; 0x03
     534:	8a 83       	std	Y+2, r24	; 0x02
		break;
     536:	08 c0       	rjmp	.+16     	; 0x548 <getPrescS+0x66>
	}
	case 5:
	{
		strcpy(dest, "1024");
     538:	85 e0       	ldi	r24, 0x05	; 5
     53a:	e5 e0       	ldi	r30, 0x05	; 5
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	de 01       	movw	r26, r28
     540:	01 90       	ld	r0, Z+
     542:	0d 92       	st	X+, r0
     544:	8a 95       	dec	r24
     546:	e1 f7       	brne	.-8      	; 0x540 <getPrescS+0x5e>
		break;
	}
	}
	return dest;
 }
     548:	ce 01       	movw	r24, r28
     54a:	df 91       	pop	r29
     54c:	cf 91       	pop	r28
     54e:	08 95       	ret

00000550 <appendPercentAndTrim>:
	 str[getIndexOfLastDigit(str) + 1] = '\0';	// trim ending zeroes
	 return str;
 }

 char *appendPercentAndTrim(char *str)
 {
     550:	dc 01       	movw	r26, r24
	 uint8_t i;
	 for (i=0; i<strlen(str); i++)
     552:	fc 01       	movw	r30, r24
     554:	01 90       	ld	r0, Z+
     556:	00 20       	and	r0, r0
     558:	e9 f7       	brne	.-6      	; 0x554 <appendPercentAndTrim+0x4>
     55a:	31 97       	sbiw	r30, 0x01	; 1
     55c:	af 01       	movw	r20, r30
     55e:	48 1b       	sub	r20, r24
     560:	59 0b       	sbc	r21, r25
     562:	90 e0       	ldi	r25, 0x00	; 0
     564:	0c c0       	rjmp	.+24     	; 0x57e <appendPercentAndTrim+0x2e>
	 {
		 if(str[i] == '.')
     566:	fd 01       	movw	r30, r26
     568:	e2 0f       	add	r30, r18
     56a:	f3 1f       	adc	r31, r19
     56c:	80 81       	ld	r24, Z
     56e:	8e 32       	cpi	r24, 0x2E	; 46
     570:	29 f4       	brne	.+10     	; 0x57c <appendPercentAndTrim+0x2c>
		 {
			str[i+5] = '\0';		// cut the number after four digits behing the dot
     572:	fd 01       	movw	r30, r26
     574:	e2 0f       	add	r30, r18
     576:	f3 1f       	adc	r31, r19
     578:	15 82       	std	Z+5, r1	; 0x05
			break;
     57a:	06 c0       	rjmp	.+12     	; 0x588 <appendPercentAndTrim+0x38>
 }

 char *appendPercentAndTrim(char *str)
 {
	 uint8_t i;
	 for (i=0; i<strlen(str); i++)
     57c:	9f 5f       	subi	r25, 0xFF	; 255
     57e:	29 2f       	mov	r18, r25
     580:	30 e0       	ldi	r19, 0x00	; 0
     582:	24 17       	cp	r18, r20
     584:	35 07       	cpc	r19, r21
     586:	78 f3       	brcs	.-34     	; 0x566 <appendPercentAndTrim+0x16>
		 {
			str[i+5] = '\0';		// cut the number after four digits behing the dot
			break;
		 }
	 }
	 for (i=0; i<strlen(str); i++)
     588:	fd 01       	movw	r30, r26
     58a:	01 90       	ld	r0, Z+
     58c:	00 20       	and	r0, r0
     58e:	e9 f7       	brne	.-6      	; 0x58a <appendPercentAndTrim+0x3a>
     590:	31 97       	sbiw	r30, 0x01	; 1
     592:	af 01       	movw	r20, r30
     594:	4a 1b       	sub	r20, r26
     596:	5b 0b       	sbc	r21, r27
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	07 c0       	rjmp	.+14     	; 0x5aa <appendPercentAndTrim+0x5a>
	 {
		 if(str[i] == '\0')
     59c:	fd 01       	movw	r30, r26
     59e:	e2 0f       	add	r30, r18
     5a0:	f3 1f       	adc	r31, r19
     5a2:	80 81       	ld	r24, Z
     5a4:	88 23       	and	r24, r24
     5a6:	31 f0       	breq	.+12     	; 0x5b4 <appendPercentAndTrim+0x64>
		 {
			str[i+5] = '\0';		// cut the number after four digits behing the dot
			break;
		 }
	 }
	 for (i=0; i<strlen(str); i++)
     5a8:	9f 5f       	subi	r25, 0xFF	; 255
     5aa:	29 2f       	mov	r18, r25
     5ac:	30 e0       	ldi	r19, 0x00	; 0
     5ae:	24 17       	cp	r18, r20
     5b0:	35 07       	cpc	r19, r21
     5b2:	a0 f3       	brcs	.-24     	; 0x59c <appendPercentAndTrim+0x4c>
		 if(str[i] == '\0')
		 {
			 break;
		 }
	 }
	 str[i]='%';
     5b4:	fd 01       	movw	r30, r26
     5b6:	e2 0f       	add	r30, r18
     5b8:	f3 1f       	adc	r31, r19
     5ba:	85 e2       	ldi	r24, 0x25	; 37
     5bc:	80 83       	st	Z, r24
	 str[i+1]='\0';
     5be:	11 82       	std	Z+1, r1	; 0x01
	 return str;
 }
     5c0:	cd 01       	movw	r24, r26
     5c2:	08 95       	ret

000005c4 <appendHz>:

 char *appendHz(char *str)
 {
     5c4:	dc 01       	movw	r26, r24
	 uint8_t i;
	 for (i=0;i<strlen(str);i++)
     5c6:	fc 01       	movw	r30, r24
     5c8:	01 90       	ld	r0, Z+
     5ca:	00 20       	and	r0, r0
     5cc:	e9 f7       	brne	.-6      	; 0x5c8 <appendHz+0x4>
     5ce:	31 97       	sbiw	r30, 0x01	; 1
     5d0:	bf 01       	movw	r22, r30
     5d2:	68 1b       	sub	r22, r24
     5d4:	79 0b       	sbc	r23, r25
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	07 c0       	rjmp	.+14     	; 0x5e8 <appendHz+0x24>
	 {
		 if(str[i] == '\0')
     5da:	fd 01       	movw	r30, r26
     5dc:	e2 0f       	add	r30, r18
     5de:	f3 1f       	adc	r31, r19
     5e0:	40 81       	ld	r20, Z
     5e2:	44 23       	and	r20, r20
     5e4:	31 f0       	breq	.+12     	; 0x5f2 <appendHz+0x2e>
 }

 char *appendHz(char *str)
 {
	 uint8_t i;
	 for (i=0;i<strlen(str);i++)
     5e6:	9f 5f       	subi	r25, 0xFF	; 255
     5e8:	29 2f       	mov	r18, r25
     5ea:	30 e0       	ldi	r19, 0x00	; 0
     5ec:	26 17       	cp	r18, r22
     5ee:	37 07       	cpc	r19, r23
     5f0:	a0 f3       	brcs	.-24     	; 0x5da <appendHz+0x16>
		 if(str[i] == '\0')
		 {
			 break;
		 }
	 }
	 str[i]=' ';
     5f2:	fd 01       	movw	r30, r26
     5f4:	e2 0f       	add	r30, r18
     5f6:	f3 1f       	adc	r31, r19
     5f8:	80 e2       	ldi	r24, 0x20	; 32
     5fa:	80 83       	st	Z, r24
	 str[i+1]='H';
     5fc:	88 e4       	ldi	r24, 0x48	; 72
     5fe:	81 83       	std	Z+1, r24	; 0x01
	 str[i+2]='z';
     600:	8a e7       	ldi	r24, 0x7A	; 122
     602:	82 83       	std	Z+2, r24	; 0x02
	 str[i+3]='\0';
     604:	13 82       	std	Z+3, r1	; 0x03
	 return str;
 }
     606:	cd 01       	movw	r24, r26
     608:	08 95       	ret

0000060a <convertPeriodAndAppendUnit>:

 char *convertPeriodAndAppendUnit(float val, char *str)	// val € [0,000000125, 8,3886]
 {
     60a:	cf 92       	push	r12
     60c:	df 92       	push	r13
     60e:	ef 92       	push	r14
     610:	ff 92       	push	r15
     612:	0f 93       	push	r16
     614:	1f 93       	push	r17
     616:	cf 93       	push	r28
     618:	df 93       	push	r29
     61a:	00 d0       	rcall	.+0      	; 0x61c <convertPeriodAndAppendUnit+0x12>
     61c:	1f 92       	push	r1
     61e:	cd b7       	in	r28, 0x3d	; 61
     620:	de b7       	in	r29, 0x3e	; 62
     622:	f6 2e       	mov	r15, r22
     624:	e7 2e       	mov	r14, r23
     626:	d8 2e       	mov	r13, r24
     628:	c9 2e       	mov	r12, r25
     62a:	8a 01       	movw	r16, r20
	char temp_unit[3];
	float val_temp;
	if (val <= 0.000001)		// ns
     62c:	2d eb       	ldi	r18, 0xBD	; 189
     62e:	37 e3       	ldi	r19, 0x37	; 55
     630:	46 e8       	ldi	r20, 0x86	; 134
     632:	55 e3       	ldi	r21, 0x35	; 53
     634:	0e 94 cf 08 	call	0x119e	; 0x119e <__cmpsf2>
     638:	18 16       	cp	r1, r24
     63a:	a4 f0       	brlt	.+40     	; 0x664 <convertPeriodAndAppendUnit+0x5a>
	{
		val_temp = val*1000000000;
     63c:	28 e2       	ldi	r18, 0x28	; 40
     63e:	3b e6       	ldi	r19, 0x6B	; 107
     640:	4e e6       	ldi	r20, 0x6E	; 110
     642:	5e e4       	ldi	r21, 0x4E	; 78
     644:	6f 2d       	mov	r22, r15
     646:	7e 2d       	mov	r23, r14
     648:	8d 2d       	mov	r24, r13
     64a:	9c 2d       	mov	r25, r12
     64c:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     650:	f6 2e       	mov	r15, r22
     652:	e7 2e       	mov	r14, r23
     654:	d8 2e       	mov	r13, r24
     656:	c9 2e       	mov	r12, r25
		strcpy(temp_unit, "ns");
     658:	8e e6       	ldi	r24, 0x6E	; 110
     65a:	93 e7       	ldi	r25, 0x73	; 115
     65c:	9a 83       	std	Y+2, r25	; 0x02
     65e:	89 83       	std	Y+1, r24	; 0x01
     660:	1b 82       	std	Y+3, r1	; 0x03
     662:	44 c0       	rjmp	.+136    	; 0x6ec <convertPeriodAndAppendUnit+0xe2>
	}
	else if(val <= 0.001)		// us
     664:	2f e6       	ldi	r18, 0x6F	; 111
     666:	32 e1       	ldi	r19, 0x12	; 18
     668:	43 e8       	ldi	r20, 0x83	; 131
     66a:	5a e3       	ldi	r21, 0x3A	; 58
     66c:	6f 2d       	mov	r22, r15
     66e:	7e 2d       	mov	r23, r14
     670:	8d 2d       	mov	r24, r13
     672:	9c 2d       	mov	r25, r12
     674:	0e 94 cf 08 	call	0x119e	; 0x119e <__cmpsf2>
     678:	18 16       	cp	r1, r24
     67a:	a4 f0       	brlt	.+40     	; 0x6a4 <convertPeriodAndAppendUnit+0x9a>
	{
		val_temp = val*1000000;
     67c:	20 e0       	ldi	r18, 0x00	; 0
     67e:	34 e2       	ldi	r19, 0x24	; 36
     680:	44 e7       	ldi	r20, 0x74	; 116
     682:	59 e4       	ldi	r21, 0x49	; 73
     684:	6f 2d       	mov	r22, r15
     686:	7e 2d       	mov	r23, r14
     688:	8d 2d       	mov	r24, r13
     68a:	9c 2d       	mov	r25, r12
     68c:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     690:	f6 2e       	mov	r15, r22
     692:	e7 2e       	mov	r14, r23
     694:	d8 2e       	mov	r13, r24
     696:	c9 2e       	mov	r12, r25
		strcpy(temp_unit, "us");
     698:	85 e7       	ldi	r24, 0x75	; 117
     69a:	93 e7       	ldi	r25, 0x73	; 115
     69c:	9a 83       	std	Y+2, r25	; 0x02
     69e:	89 83       	std	Y+1, r24	; 0x01
     6a0:	1b 82       	std	Y+3, r1	; 0x03
     6a2:	24 c0       	rjmp	.+72     	; 0x6ec <convertPeriodAndAppendUnit+0xe2>
	}
	else if(val <= 1)			// ms
     6a4:	20 e0       	ldi	r18, 0x00	; 0
     6a6:	30 e0       	ldi	r19, 0x00	; 0
     6a8:	40 e8       	ldi	r20, 0x80	; 128
     6aa:	5f e3       	ldi	r21, 0x3F	; 63
     6ac:	6f 2d       	mov	r22, r15
     6ae:	7e 2d       	mov	r23, r14
     6b0:	8d 2d       	mov	r24, r13
     6b2:	9c 2d       	mov	r25, r12
     6b4:	0e 94 cf 08 	call	0x119e	; 0x119e <__cmpsf2>
     6b8:	18 16       	cp	r1, r24
     6ba:	a4 f0       	brlt	.+40     	; 0x6e4 <convertPeriodAndAppendUnit+0xda>
	{
		val_temp = val*1000;
     6bc:	20 e0       	ldi	r18, 0x00	; 0
     6be:	30 e0       	ldi	r19, 0x00	; 0
     6c0:	4a e7       	ldi	r20, 0x7A	; 122
     6c2:	54 e4       	ldi	r21, 0x44	; 68
     6c4:	6f 2d       	mov	r22, r15
     6c6:	7e 2d       	mov	r23, r14
     6c8:	8d 2d       	mov	r24, r13
     6ca:	9c 2d       	mov	r25, r12
     6cc:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     6d0:	f6 2e       	mov	r15, r22
     6d2:	e7 2e       	mov	r14, r23
     6d4:	d8 2e       	mov	r13, r24
     6d6:	c9 2e       	mov	r12, r25
		strcpy(temp_unit, "ms");
     6d8:	8d e6       	ldi	r24, 0x6D	; 109
     6da:	93 e7       	ldi	r25, 0x73	; 115
     6dc:	9a 83       	std	Y+2, r25	; 0x02
     6de:	89 83       	std	Y+1, r24	; 0x01
     6e0:	1b 82       	std	Y+3, r1	; 0x03
     6e2:	04 c0       	rjmp	.+8      	; 0x6ec <convertPeriodAndAppendUnit+0xe2>
	}
	else						// s
	{
		val_temp = val;
		strcpy(temp_unit, "s");
     6e4:	83 e7       	ldi	r24, 0x73	; 115
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	9a 83       	std	Y+2, r25	; 0x02
     6ea:	89 83       	std	Y+1, r24	; 0x01
	}
	sprintf(str, "%f", val_temp);
     6ec:	cf 92       	push	r12
     6ee:	df 92       	push	r13
     6f0:	ef 92       	push	r14
     6f2:	ff 92       	push	r15
     6f4:	8a e0       	ldi	r24, 0x0A	; 10
     6f6:	91 e0       	ldi	r25, 0x01	; 1
     6f8:	9f 93       	push	r25
     6fa:	8f 93       	push	r24
     6fc:	1f 93       	push	r17
     6fe:	0f 93       	push	r16
     700:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
	uint8_t i;
	for (i=0; i<strlen(str); i++)
     704:	f8 01       	movw	r30, r16
     706:	01 90       	ld	r0, Z+
     708:	00 20       	and	r0, r0
     70a:	e9 f7       	brne	.-6      	; 0x706 <convertPeriodAndAppendUnit+0xfc>
     70c:	31 97       	sbiw	r30, 0x01	; 1
     70e:	af 01       	movw	r20, r30
     710:	40 1b       	sub	r20, r16
     712:	51 0b       	sbc	r21, r17
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	f8 94       	cli
     718:	de bf       	out	0x3e, r29	; 62
     71a:	0f be       	out	0x3f, r0	; 63
     71c:	cd bf       	out	0x3d, r28	; 61
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	0c c0       	rjmp	.+24     	; 0x73a <convertPeriodAndAppendUnit+0x130>
	{
		if(str[i] == '.')
     722:	f8 01       	movw	r30, r16
     724:	e8 0f       	add	r30, r24
     726:	f9 1f       	adc	r31, r25
     728:	30 81       	ld	r19, Z
     72a:	3e 32       	cpi	r19, 0x2E	; 46
     72c:	29 f4       	brne	.+10     	; 0x738 <convertPeriodAndAppendUnit+0x12e>
		{
			str[i+5] = '\0';		// cut the number after four digits behind the dot
     72e:	f8 01       	movw	r30, r16
     730:	e8 0f       	add	r30, r24
     732:	f9 1f       	adc	r31, r25
     734:	15 82       	std	Z+5, r1	; 0x05
			break;
     736:	06 c0       	rjmp	.+12     	; 0x744 <convertPeriodAndAppendUnit+0x13a>
		val_temp = val;
		strcpy(temp_unit, "s");
	}
	sprintf(str, "%f", val_temp);
	uint8_t i;
	for (i=0; i<strlen(str); i++)
     738:	2f 5f       	subi	r18, 0xFF	; 255
     73a:	82 2f       	mov	r24, r18
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	84 17       	cp	r24, r20
     740:	95 07       	cpc	r25, r21
     742:	78 f3       	brcs	.-34     	; 0x722 <convertPeriodAndAppendUnit+0x118>
		{
			str[i+5] = '\0';		// cut the number after four digits behind the dot
			break;
		}
	}
	strcat(str, temp_unit);
     744:	be 01       	movw	r22, r28
     746:	6f 5f       	subi	r22, 0xFF	; 255
     748:	7f 4f       	sbci	r23, 0xFF	; 255
     74a:	c8 01       	movw	r24, r16
     74c:	0e 94 2b 0f 	call	0x1e56	; 0x1e56 <strcat>
	return str;
 }
     750:	c8 01       	movw	r24, r16
     752:	0f 90       	pop	r0
     754:	0f 90       	pop	r0
     756:	0f 90       	pop	r0
     758:	df 91       	pop	r29
     75a:	cf 91       	pop	r28
     75c:	1f 91       	pop	r17
     75e:	0f 91       	pop	r16
     760:	ff 90       	pop	r15
     762:	ef 90       	pop	r14
     764:	df 90       	pop	r13
     766:	cf 90       	pop	r12
     768:	08 95       	ret

0000076a <getIndexOfFirstDigit>:

 uint8_t getIndexOfFirstDigit(char *str)
 {
     76a:	dc 01       	movw	r26, r24
	 for (uint8_t i = 0; ;i++)
	 {
		 if(str[i] == '.')
     76c:	8c 91       	ld	r24, X
     76e:	8e 32       	cpi	r24, 0x2E	; 46
     770:	21 f0       	breq	.+8      	; 0x77a <getIndexOfFirstDigit+0x10>
			return i-1;
		 if(str[i] != '0')
     772:	80 33       	cpi	r24, 0x30	; 48
     774:	81 f4       	brne	.+32     	; 0x796 <getIndexOfFirstDigit+0x2c>
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	06 c0       	rjmp	.+12     	; 0x786 <getIndexOfFirstDigit+0x1c>
	return str;
 }

 uint8_t getIndexOfFirstDigit(char *str)
 {
	 for (uint8_t i = 0; ;i++)
     77a:	90 e0       	ldi	r25, 0x00	; 0
	 {
		 if(str[i] == '.')
			return i-1;
     77c:	8f ef       	ldi	r24, 0xFF	; 255
     77e:	89 0f       	add	r24, r25
     780:	08 95       	ret
		 if(str[i] != '0')
     782:	20 33       	cpi	r18, 0x30	; 48
     784:	51 f4       	brne	.+20     	; 0x79a <getIndexOfFirstDigit+0x30>
	return str;
 }

 uint8_t getIndexOfFirstDigit(char *str)
 {
	 for (uint8_t i = 0; ;i++)
     786:	9f 5f       	subi	r25, 0xFF	; 255
	 {
		 if(str[i] == '.')
     788:	fd 01       	movw	r30, r26
     78a:	e9 0f       	add	r30, r25
     78c:	f1 1d       	adc	r31, r1
     78e:	20 81       	ld	r18, Z
     790:	2e 32       	cpi	r18, 0x2E	; 46
     792:	b9 f7       	brne	.-18     	; 0x782 <getIndexOfFirstDigit+0x18>
     794:	f3 cf       	rjmp	.-26     	; 0x77c <getIndexOfFirstDigit+0x12>
	return str;
 }

 uint8_t getIndexOfFirstDigit(char *str)
 {
	 for (uint8_t i = 0; ;i++)
     796:	80 e0       	ldi	r24, 0x00	; 0
     798:	08 95       	ret
     79a:	89 2f       	mov	r24, r25
		 {
			 return i;
		 }
	 }
	 return -1;
 }
     79c:	08 95       	ret

0000079e <lastElem>:
	}
	return -1;
 }

uint8_t lastElem(const char *str)	// returns index of last char (without '\0')
{
     79e:	dc 01       	movw	r26, r24
	uint8_t curs = 0;
	while (1)
	{
		if(str[curs] != '\0')
     7a0:	8c 91       	ld	r24, X
     7a2:	88 23       	and	r24, r24
     7a4:	49 f0       	breq	.+18     	; 0x7b8 <lastElem+0x1a>
     7a6:	80 e0       	ldi	r24, 0x00	; 0
			curs++;
     7a8:	8f 5f       	subi	r24, 0xFF	; 255
uint8_t lastElem(const char *str)	// returns index of last char (without '\0')
{
	uint8_t curs = 0;
	while (1)
	{
		if(str[curs] != '\0')
     7aa:	fd 01       	movw	r30, r26
     7ac:	e8 0f       	add	r30, r24
     7ae:	f1 1d       	adc	r31, r1
     7b0:	20 81       	ld	r18, Z
     7b2:	21 11       	cpse	r18, r1
     7b4:	f9 cf       	rjmp	.-14     	; 0x7a8 <lastElem+0xa>
     7b6:	01 c0       	rjmp	.+2      	; 0x7ba <lastElem+0x1c>
	return -1;
 }

uint8_t lastElem(const char *str)	// returns index of last char (without '\0')
{
	uint8_t curs = 0;
     7b8:	80 e0       	ldi	r24, 0x00	; 0
		if(str[curs] != '\0')
			curs++;
		else return curs-1;
	}

}
     7ba:	81 50       	subi	r24, 0x01	; 1
     7bc:	08 95       	ret

000007be <getIndexOfLastDigit>:
	 }
	 return -1;
 }

 uint8_t getIndexOfLastDigit(char *str)
 {
     7be:	cf 93       	push	r28
     7c0:	df 93       	push	r29
     7c2:	ec 01       	movw	r28, r24
	 for (uint8_t i = lastElem(str); i!=0xFF; i--)
     7c4:	0e 94 cf 03 	call	0x79e	; 0x79e <lastElem>
     7c8:	8f 3f       	cpi	r24, 0xFF	; 255
     7ca:	a1 f0       	breq	.+40     	; 0x7f4 <getIndexOfLastDigit+0x36>
	 {
		if(str[i] != '0')
     7cc:	fe 01       	movw	r30, r28
     7ce:	e8 0f       	add	r30, r24
     7d0:	f1 1d       	adc	r31, r1
     7d2:	90 81       	ld	r25, Z
     7d4:	90 33       	cpi	r25, 0x30	; 48
     7d6:	59 f0       	breq	.+22     	; 0x7ee <getIndexOfLastDigit+0x30>
     7d8:	06 c0       	rjmp	.+12     	; 0x7e6 <getIndexOfLastDigit+0x28>
     7da:	fe 01       	movw	r30, r28
     7dc:	e8 0f       	add	r30, r24
     7de:	f1 1d       	adc	r31, r1
     7e0:	90 81       	ld	r25, Z
     7e2:	90 33       	cpi	r25, 0x30	; 48
     7e4:	21 f0       	breq	.+8      	; 0x7ee <getIndexOfLastDigit+0x30>
		{
			if(str[i] == '.')
     7e6:	9e 32       	cpi	r25, 0x2E	; 46
     7e8:	31 f4       	brne	.+12     	; 0x7f6 <getIndexOfLastDigit+0x38>
				return i-1;
     7ea:	81 50       	subi	r24, 0x01	; 1
     7ec:	04 c0       	rjmp	.+8      	; 0x7f6 <getIndexOfLastDigit+0x38>
	 return -1;
 }

 uint8_t getIndexOfLastDigit(char *str)
 {
	 for (uint8_t i = lastElem(str); i!=0xFF; i--)
     7ee:	81 50       	subi	r24, 0x01	; 1
     7f0:	a0 f7       	brcc	.-24     	; 0x7da <getIndexOfLastDigit+0x1c>
     7f2:	01 c0       	rjmp	.+2      	; 0x7f6 <getIndexOfLastDigit+0x38>
			if(str[i] == '.')
				return i-1;
			return i;
		}
	}
	return -1;
     7f4:	8f ef       	ldi	r24, 0xFF	; 255
 }
     7f6:	df 91       	pop	r29
     7f8:	cf 91       	pop	r28
     7fa:	08 95       	ret

000007fc <trimZeroes>:
	}
	return dest;
 }

 char *trimZeroes(char *str)
 {
     7fc:	cf 93       	push	r28
     7fe:	df 93       	push	r29
     800:	ec 01       	movw	r28, r24
	 uint8_t startIndex = getIndexOfFirstDigit(str);
     802:	0e 94 b5 03 	call	0x76a	; 0x76a <getIndexOfFirstDigit>
	 uint8_t i = 0;
	 while(str[i+startIndex] != '\0')
     806:	48 2f       	mov	r20, r24
     808:	50 e0       	ldi	r21, 0x00	; 0
     80a:	fe 01       	movw	r30, r28
     80c:	e4 0f       	add	r30, r20
     80e:	f5 1f       	adc	r31, r21
     810:	20 81       	ld	r18, Z
     812:	22 23       	and	r18, r18
     814:	71 f0       	breq	.+28     	; 0x832 <trimZeroes+0x36>
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	af 01       	movw	r20, r30
	 {
		 str[i] = str[i+startIndex];
     81a:	fe 01       	movw	r30, r28
     81c:	e9 0f       	add	r30, r25
     81e:	f1 1d       	adc	r31, r1
     820:	20 83       	st	Z, r18
		 i++;
     822:	9f 5f       	subi	r25, 0xFF	; 255

 char *trimZeroes(char *str)
 {
	 uint8_t startIndex = getIndexOfFirstDigit(str);
	 uint8_t i = 0;
	 while(str[i+startIndex] != '\0')
     824:	fa 01       	movw	r30, r20
     826:	e9 0f       	add	r30, r25
     828:	f1 1d       	adc	r31, r1
     82a:	20 81       	ld	r18, Z
     82c:	21 11       	cpse	r18, r1
     82e:	f5 cf       	rjmp	.-22     	; 0x81a <trimZeroes+0x1e>
     830:	01 c0       	rjmp	.+2      	; 0x834 <trimZeroes+0x38>
 }

 char *trimZeroes(char *str)
 {
	 uint8_t startIndex = getIndexOfFirstDigit(str);
	 uint8_t i = 0;
     832:	90 e0       	ldi	r25, 0x00	; 0
	 while(str[i+startIndex] != '\0')
	 {
		 str[i] = str[i+startIndex];
		 i++;
	 }
	 str[i] = str[i+startIndex];				// finish string with '\0'
     834:	fe 01       	movw	r30, r28
     836:	e9 0f       	add	r30, r25
     838:	f1 1d       	adc	r31, r1
     83a:	10 82       	st	Z, r1
	 str[getIndexOfLastDigit(str) + 1] = '\0';	// trim ending zeroes
     83c:	ce 01       	movw	r24, r28
     83e:	0e 94 df 03 	call	0x7be	; 0x7be <getIndexOfLastDigit>
     842:	fe 01       	movw	r30, r28
     844:	e8 0f       	add	r30, r24
     846:	f1 1d       	adc	r31, r1
     848:	11 82       	std	Z+1, r1	; 0x01
	 return str;
 }
     84a:	ce 01       	movw	r24, r28
     84c:	df 91       	pop	r29
     84e:	cf 91       	pop	r28
     850:	08 95       	ret

00000852 <printInfo16bitPWM>:
		#endif
    }
 }

void printInfo16bitPWM()
{
     852:	cf 93       	push	r28
     854:	df 93       	push	r29
	#ifndef DEBUG_MODE
	lcd_clrscr();
     856:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
	lcd_puts("Duty:");
     85a:	8d e0       	ldi	r24, 0x0D	; 13
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	sprintf(s_temp, "%u/%u", OCR1B, OCR1A);
     862:	c8 e8       	ldi	r28, 0x88	; 136
     864:	d0 e0       	ldi	r29, 0x00	; 0
     866:	28 81       	ld	r18, Y
     868:	39 81       	ldd	r19, Y+1	; 0x01
     86a:	80 91 8a 00 	lds	r24, 0x008A	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     86e:	90 91 8b 00 	lds	r25, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
     872:	3f 93       	push	r19
     874:	2f 93       	push	r18
     876:	9f 93       	push	r25
     878:	8f 93       	push	r24
     87a:	83 e1       	ldi	r24, 0x13	; 19
     87c:	91 e0       	ldi	r25, 0x01	; 1
     87e:	9f 93       	push	r25
     880:	8f 93       	push	r24
     882:	81 eb       	ldi	r24, 0xB1	; 177
     884:	91 e0       	ldi	r25, 0x01	; 1
     886:	9f 93       	push	r25
     888:	8f 93       	push	r24
     88a:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
	lcd_puts(s_temp);
     88e:	81 eb       	ldi	r24, 0xB1	; 177
     890:	91 e0       	ldi	r25, 0x01	; 1
     892:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_putc('\n');
     896:	8a e0       	ldi	r24, 0x0A	; 10
     898:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	lcd_puts("In %: ");
     89c:	89 e1       	ldi	r24, 0x19	; 25
     89e:	91 e0       	ldi	r25, 0x01	; 1
     8a0:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	if(OCR1A != 0)
     8a4:	88 81       	ld	r24, Y
     8a6:	99 81       	ldd	r25, Y+1	; 0x01
     8a8:	2d b7       	in	r18, 0x3d	; 61
     8aa:	3e b7       	in	r19, 0x3e	; 62
     8ac:	28 5f       	subi	r18, 0xF8	; 248
     8ae:	3f 4f       	sbci	r19, 0xFF	; 255
     8b0:	0f b6       	in	r0, 0x3f	; 63
     8b2:	f8 94       	cli
     8b4:	3e bf       	out	0x3e, r19	; 62
     8b6:	0f be       	out	0x3f, r0	; 63
     8b8:	2d bf       	out	0x3d, r18	; 61
     8ba:	89 2b       	or	r24, r25
     8bc:	29 f1       	breq	.+74     	; 0x908 <__stack+0x9>
		sprintf(s_temp, "%f", 100.0 * PWM_16bitDuty_TIM);
     8be:	20 e0       	ldi	r18, 0x00	; 0
     8c0:	30 e0       	ldi	r19, 0x00	; 0
     8c2:	48 ec       	ldi	r20, 0xC8	; 200
     8c4:	52 e4       	ldi	r21, 0x42	; 66
     8c6:	60 91 7f 01 	lds	r22, 0x017F	; 0x80017f <PWM_16bitDuty_TIM>
     8ca:	70 91 80 01 	lds	r23, 0x0180	; 0x800180 <PWM_16bitDuty_TIM+0x1>
     8ce:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <PWM_16bitDuty_TIM+0x2>
     8d2:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <PWM_16bitDuty_TIM+0x3>
     8d6:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     8da:	9f 93       	push	r25
     8dc:	8f 93       	push	r24
     8de:	7f 93       	push	r23
     8e0:	6f 93       	push	r22
     8e2:	8a e0       	ldi	r24, 0x0A	; 10
     8e4:	91 e0       	ldi	r25, 0x01	; 1
     8e6:	9f 93       	push	r25
     8e8:	8f 93       	push	r24
     8ea:	81 eb       	ldi	r24, 0xB1	; 177
     8ec:	91 e0       	ldi	r25, 0x01	; 1
     8ee:	9f 93       	push	r25
     8f0:	8f 93       	push	r24
     8f2:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
     8f6:	8d b7       	in	r24, 0x3d	; 61
     8f8:	9e b7       	in	r25, 0x3e	; 62
     8fa:	08 96       	adiw	r24, 0x08	; 8
     8fc:	0f b6       	in	r0, 0x3f	; 63
     8fe:	f8 94       	cli
     900:	9e bf       	out	0x3e, r25	; 62
     902:	0f be       	out	0x3f, r0	; 63
     904:	8d bf       	out	0x3d, r24	; 61
     906:	19 c0       	rjmp	.+50     	; 0x93a <__stack+0x3b>
	else
		sprintf(s_temp, "%f", 100.0);
     908:	82 e4       	ldi	r24, 0x42	; 66
     90a:	8f 93       	push	r24
     90c:	88 ec       	ldi	r24, 0xC8	; 200
     90e:	8f 93       	push	r24
     910:	1f 92       	push	r1
     912:	1f 92       	push	r1
     914:	8a e0       	ldi	r24, 0x0A	; 10
     916:	91 e0       	ldi	r25, 0x01	; 1
     918:	9f 93       	push	r25
     91a:	8f 93       	push	r24
     91c:	81 eb       	ldi	r24, 0xB1	; 177
     91e:	91 e0       	ldi	r25, 0x01	; 1
     920:	9f 93       	push	r25
     922:	8f 93       	push	r24
     924:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
     928:	2d b7       	in	r18, 0x3d	; 61
     92a:	3e b7       	in	r19, 0x3e	; 62
     92c:	28 5f       	subi	r18, 0xF8	; 248
     92e:	3f 4f       	sbci	r19, 0xFF	; 255
     930:	0f b6       	in	r0, 0x3f	; 63
     932:	f8 94       	cli
     934:	3e bf       	out	0x3e, r19	; 62
     936:	0f be       	out	0x3f, r0	; 63
     938:	2d bf       	out	0x3d, r18	; 61
	lcd_puts(appendPercentAndTrim(trimZeroes(s_temp)));	// print duty (%)	100.0 * OCR1B / OCR1A
     93a:	81 eb       	ldi	r24, 0xB1	; 177
     93c:	91 e0       	ldi	r25, 0x01	; 1
     93e:	0e 94 fe 03 	call	0x7fc	; 0x7fc <trimZeroes>
     942:	0e 94 a8 02 	call	0x550	; 0x550 <appendPercentAndTrim>
     946:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_gotoxy(15,2);
     94a:	62 e0       	ldi	r22, 0x02	; 2
     94c:	8f e0       	ldi	r24, 0x0F	; 15
     94e:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
	if (hold)
     952:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     956:	88 23       	and	r24, r24
     958:	19 f0       	breq	.+6      	; 0x960 <__stack+0x61>
	{
		lcd_putc('H');
     95a:	88 e4       	ldi	r24, 0x48	; 72
     95c:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	printf("Timer: %u\n", TCNT1);
	printf("Duty: %u / %u\n", OCR1B, OCR1A);
	printf("High: %u\n", high_val);
	printf("Low: %u\n", low_val);
	#endif
}
     960:	df 91       	pop	r29
     962:	cf 91       	pop	r28
     964:	08 95       	ret

00000966 <setupFreqGen>:

}

 void setupFreqGen()
 {
	TCCR1A = (1<<COM1A0)|(1<<COM1B1)|(1<<WGM10)|(1<<WGM11);		// Togggle OC1A on match
     966:	83 e6       	ldi	r24, 0x63	; 99
     968:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	TCCR1B = CR1B(presc);										// Clear Timer on match	(start with prescaler of 1024)
     96c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     970:	88 61       	ori	r24, 0x18	; 24
     972:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	DDRB |= (1<<DDB1)|(1<<DDB2);								// Frequency-pin & 16bit-PWM-pin output
     976:	84 b1       	in	r24, 0x04	; 4
     978:	86 60       	ori	r24, 0x06	; 6
     97a:	84 b9       	out	0x04, r24	; 4
	TCNT1 = 0xFFFF;
     97c:	8f ef       	ldi	r24, 0xFF	; 255
     97e:	9f ef       	ldi	r25, 0xFF	; 255
     980:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     984:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     988:	08 95       	ret

0000098a <setupPulseGen>:

 void setupPulseGen()
 {
	//TIMSK1 |= (1<<OCIE1A);
	//TIFR1 |= (1<<TOV1);
	PORTB &= ~(1<<PORTB3);
     98a:	2b 98       	cbi	0x05, 3	; 5
	DDRB |= (1<<PORTB3);
     98c:	23 9a       	sbi	0x04, 3	; 4
     98e:	08 95       	ret

00000990 <setupAdc>:
 }

 void setupAdc()
 {
	ADMUX = (1<<ADLAR)|(0<<REFS0);							// Analog input at PC0&PC1 and left adjust so that the 8bit value is completely in ADCH
     990:	80 e2       	ldi	r24, 0x20	; 32
     992:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA = (1<<ADEN) |(1<<ADPS0)|(1<<ADPS1)|(1<<ADPS2);	// ADPS = 7 =^= prescaler = 128 (not sure if necessary)
     996:	87 e8       	ldi	r24, 0x87	; 135
     998:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
	DIDR0 |= (1<<ADC0D)|(1<<ADC1D);							// Disable digital input buffer on PC0&PC1 (only used for Analog input) to reduce power consumption
     99c:	ee e7       	ldi	r30, 0x7E	; 126
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	80 81       	ld	r24, Z
     9a2:	83 60       	ori	r24, 0x03	; 3
     9a4:	80 83       	st	Z, r24
     9a6:	08 95       	ret

000009a8 <setupButtons>:
 }

 void setupButtons()
 {
	DDRD &= ~((1<<DDD2)|(1<<DDD3));
     9a8:	8a b1       	in	r24, 0x0a	; 10
     9aa:	83 7f       	andi	r24, 0xF3	; 243
     9ac:	8a b9       	out	0x0a, r24	; 10
	PORTD |= (1<<PORTD2)|(1<<PORTD3);				// Pullup enable
     9ae:	8b b1       	in	r24, 0x0b	; 11
     9b0:	8c 60       	ori	r24, 0x0C	; 12
     9b2:	8b b9       	out	0x0b, r24	; 11
     9b4:	08 95       	ret

000009b6 <readAdcLow>:
 }

 uint8_t readAdcLow()
 {
	ADMUX = MUX_LOW;
     9b6:	81 e2       	ldi	r24, 0x21	; 33
     9b8:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA |= (1<<ADSC);		// read adc twice because first value after mux change is innaccurate
     9bc:	ea e7       	ldi	r30, 0x7A	; 122
     9be:	f0 e0       	ldi	r31, 0x00	; 0
     9c0:	80 81       	ld	r24, Z
     9c2:	80 64       	ori	r24, 0x40	; 64
     9c4:	80 83       	st	Z, r24
	while(ADCSRA&(1<<ADSC));
     9c6:	80 81       	ld	r24, Z
     9c8:	86 fd       	sbrc	r24, 6
     9ca:	fd cf       	rjmp	.-6      	; 0x9c6 <readAdcLow+0x10>
	ADCSRA |= (1<<ADSC);
     9cc:	ea e7       	ldi	r30, 0x7A	; 122
     9ce:	f0 e0       	ldi	r31, 0x00	; 0
     9d0:	80 81       	ld	r24, Z
     9d2:	80 64       	ori	r24, 0x40	; 64
     9d4:	80 83       	st	Z, r24
	while(ADCSRA&(1<<ADSC));
     9d6:	80 81       	ld	r24, Z
     9d8:	86 fd       	sbrc	r24, 6
     9da:	fd cf       	rjmp	.-6      	; 0x9d6 <readAdcLow+0x20>
	return 0xFF-ADCH;				// Lower potentiometer is wired up in reverse
     9dc:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 }
     9e0:	80 95       	com	r24
     9e2:	08 95       	ret

000009e4 <readAdcHigh>:

 uint8_t readAdcHigh()
 {
	ADMUX = MUX_HIGH;
     9e4:	80 e2       	ldi	r24, 0x20	; 32
     9e6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA |= (1<<ADSC);		// read adc twice because first value after mux change is innaccurate
     9ea:	ea e7       	ldi	r30, 0x7A	; 122
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	80 81       	ld	r24, Z
     9f0:	80 64       	ori	r24, 0x40	; 64
     9f2:	80 83       	st	Z, r24
	while(ADCSRA&(1<<ADSC));
     9f4:	80 81       	ld	r24, Z
     9f6:	86 fd       	sbrc	r24, 6
     9f8:	fd cf       	rjmp	.-6      	; 0x9f4 <readAdcHigh+0x10>
	ADCSRA |= (1<<ADSC);
     9fa:	ea e7       	ldi	r30, 0x7A	; 122
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	80 64       	ori	r24, 0x40	; 64
     a02:	80 83       	st	Z, r24
	while(ADCSRA&(1<<ADSC));
     a04:	80 81       	ld	r24, Z
     a06:	86 fd       	sbrc	r24, 6
     a08:	fd cf       	rjmp	.-6      	; 0xa04 <readAdcHigh+0x20>
	return ADCH;
     a0a:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 }
     a0e:	08 95       	ret

00000a10 <readPotentiometers>:
	}
 }

void readPotentiometers()
{
	low_val = readAdcLow();
     a10:	0e 94 db 04 	call	0x9b6	; 0x9b6 <readAdcLow>
     a14:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <low_val>
	high_val = readAdcHigh();
     a18:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <readAdcHigh>
     a1c:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <high_val>
	if(low_val != prev_low_val || high_val != prev_high_val)
     a20:	90 91 77 01 	lds	r25, 0x0177	; 0x800177 <low_val>
     a24:	20 91 9a 01 	lds	r18, 0x019A	; 0x80019a <prev_low_val>
     a28:	92 13       	cpse	r25, r18
     a2a:	04 c0       	rjmp	.+8      	; 0xa34 <readPotentiometers+0x24>
     a2c:	20 91 99 01 	lds	r18, 0x0199	; 0x800199 <prev_high_val>
     a30:	82 17       	cp	r24, r18
     a32:	39 f0       	breq	.+14     	; 0xa42 <readPotentiometers+0x32>
	{
		prev_high_val = high_val;
     a34:	80 93 99 01 	sts	0x0199, r24	; 0x800199 <prev_high_val>
		prev_low_val = low_val;
     a38:	90 93 9a 01 	sts	0x019A, r25	; 0x80019a <prev_low_val>
		valuesChanged = 1;
     a3c:	81 e0       	ldi	r24, 0x01	; 1
     a3e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <valuesChanged>
     a42:	08 95       	ret

00000a44 <getPrescF>:
	return ADCH;
 }

float getPrescF()
{
	switch (presc)
     a44:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     a48:	83 30       	cpi	r24, 0x03	; 3
     a4a:	81 f0       	breq	.+32     	; 0xa6c <getPrescF+0x28>
     a4c:	28 f4       	brcc	.+10     	; 0xa58 <getPrescF+0x14>
     a4e:	81 30       	cpi	r24, 0x01	; 1
     a50:	01 f1       	breq	.+64     	; 0xa92 <getPrescF+0x4e>
     a52:	82 30       	cpi	r24, 0x02	; 2
     a54:	31 f0       	breq	.+12     	; 0xa62 <getPrescF+0x1e>
     a56:	19 c0       	rjmp	.+50     	; 0xa8a <getPrescF+0x46>
     a58:	84 30       	cpi	r24, 0x04	; 4
     a5a:	69 f0       	breq	.+26     	; 0xa76 <getPrescF+0x32>
     a5c:	85 30       	cpi	r24, 0x05	; 5
     a5e:	81 f0       	breq	.+32     	; 0xa80 <getPrescF+0x3c>
     a60:	14 c0       	rjmp	.+40     	; 0xa8a <getPrescF+0x46>
	{
	case PRESC_VAL_1:
		return PRESC_1;
	case PRESC_VAL_8:
		return PRESC_2;
     a62:	60 e0       	ldi	r22, 0x00	; 0
     a64:	70 e0       	ldi	r23, 0x00	; 0
     a66:	80 e0       	ldi	r24, 0x00	; 0
     a68:	91 e4       	ldi	r25, 0x41	; 65
     a6a:	08 95       	ret
	case PRESC_VAL_64:
		return PRESC_3;
     a6c:	60 e0       	ldi	r22, 0x00	; 0
     a6e:	70 e0       	ldi	r23, 0x00	; 0
     a70:	80 e8       	ldi	r24, 0x80	; 128
     a72:	92 e4       	ldi	r25, 0x42	; 66
     a74:	08 95       	ret
	case PRESC_VAL_256:
		return PRESC_4;
     a76:	60 e0       	ldi	r22, 0x00	; 0
     a78:	70 e0       	ldi	r23, 0x00	; 0
     a7a:	80 e8       	ldi	r24, 0x80	; 128
     a7c:	93 e4       	ldi	r25, 0x43	; 67
     a7e:	08 95       	ret
	case PRESC_VAL_1024:
		return PRESC_5;
     a80:	60 e0       	ldi	r22, 0x00	; 0
     a82:	70 e0       	ldi	r23, 0x00	; 0
     a84:	80 e8       	ldi	r24, 0x80	; 128
     a86:	94 e4       	ldi	r25, 0x44	; 68
     a88:	08 95       	ret
	}
	return 0;	//unreachable
     a8a:	60 e0       	ldi	r22, 0x00	; 0
     a8c:	70 e0       	ldi	r23, 0x00	; 0
     a8e:	cb 01       	movw	r24, r22
     a90:	08 95       	ret
float getPrescF()
{
	switch (presc)
	{
	case PRESC_VAL_1:
		return PRESC_1;
     a92:	60 e0       	ldi	r22, 0x00	; 0
     a94:	70 e0       	ldi	r23, 0x00	; 0
     a96:	80 e8       	ldi	r24, 0x80	; 128
     a98:	9f e3       	ldi	r25, 0x3F	; 63
		return PRESC_4;
	case PRESC_VAL_1024:
		return PRESC_5;
	}
	return 0;	//unreachable
}
     a9a:	08 95       	ret

00000a9c <printInfoFreqGen>:
	printf("Low: %u\n", low_val);
	#endif
}

void printInfoFreqGen()
{
     a9c:	8f 92       	push	r8
     a9e:	9f 92       	push	r9
     aa0:	af 92       	push	r10
     aa2:	bf 92       	push	r11
     aa4:	cf 92       	push	r12
     aa6:	df 92       	push	r13
     aa8:	ef 92       	push	r14
     aaa:	ff 92       	push	r15
	sprintf(s_freq, "%f", 16000000.0/(2.0*getPrescF()*((float)OCR1A+1.0)));
     aac:	0e 94 22 05 	call	0xa44	; 0xa44 <getPrescF>
     ab0:	6b 01       	movw	r12, r22
     ab2:	7c 01       	movw	r14, r24
     ab4:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     ab8:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     abc:	80 e0       	ldi	r24, 0x00	; 0
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     ac4:	20 e0       	ldi	r18, 0x00	; 0
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	40 e8       	ldi	r20, 0x80	; 128
     aca:	5f e3       	ldi	r21, 0x3F	; 63
     acc:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     ad0:	4b 01       	movw	r8, r22
     ad2:	5c 01       	movw	r10, r24
     ad4:	a7 01       	movw	r20, r14
     ad6:	96 01       	movw	r18, r12
     ad8:	c7 01       	movw	r24, r14
     ada:	b6 01       	movw	r22, r12
     adc:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     ae0:	9b 01       	movw	r18, r22
     ae2:	ac 01       	movw	r20, r24
     ae4:	c5 01       	movw	r24, r10
     ae6:	b4 01       	movw	r22, r8
     ae8:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     aec:	9b 01       	movw	r18, r22
     aee:	ac 01       	movw	r20, r24
     af0:	60 e0       	ldi	r22, 0x00	; 0
     af2:	74 e2       	ldi	r23, 0x24	; 36
     af4:	84 e7       	ldi	r24, 0x74	; 116
     af6:	9b e4       	ldi	r25, 0x4B	; 75
     af8:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
     afc:	9f 93       	push	r25
     afe:	8f 93       	push	r24
     b00:	7f 93       	push	r23
     b02:	6f 93       	push	r22
     b04:	8a e0       	ldi	r24, 0x0A	; 10
     b06:	91 e0       	ldi	r25, 0x01	; 1
     b08:	9f 93       	push	r25
     b0a:	8f 93       	push	r24
     b0c:	8b e9       	ldi	r24, 0x9B	; 155
     b0e:	91 e0       	ldi	r25, 0x01	; 1
     b10:	9f 93       	push	r25
     b12:	8f 93       	push	r24
     b14:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
	appendHz(trimZeroes(s_freq));
     b18:	8b e9       	ldi	r24, 0x9B	; 155
     b1a:	91 e0       	ldi	r25, 0x01	; 1
     b1c:	0e 94 fe 03 	call	0x7fc	; 0x7fc <trimZeroes>
     b20:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <appendHz>

	#ifndef DEBUG_MODE
	lcd_clrscr();
     b24:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
	lcd_puts("Freq:    P: ");			// Maybe add option to display
     b28:	80 e2       	ldi	r24, 0x20	; 32
     b2a:	91 e0       	ldi	r25, 0x01	; 1
     b2c:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_puts(getPrescS(s_presc));		// frequency or period
     b30:	8c ea       	ldi	r24, 0xAC	; 172
     b32:	91 e0       	ldi	r25, 0x01	; 1
     b34:	0e 94 71 02 	call	0x4e2	; 0x4e2 <getPrescS>
     b38:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_putc('\n');	// "Freq:    P: XXXX"
     b3c:	8a e0       	ldi	r24, 0x0A	; 10
     b3e:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	lcd_putc(' ');
     b42:	80 e2       	ldi	r24, 0x20	; 32
     b44:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	lcd_puts(s_freq);
     b48:	8b e9       	ldi	r24, 0x9B	; 155
     b4a:	91 e0       	ldi	r25, 0x01	; 1
     b4c:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_gotoxy(15,2);
     b50:	62 e0       	ldi	r22, 0x02	; 2
     b52:	8f e0       	ldi	r24, 0x0F	; 15
     b54:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
	if (hold)
     b58:	8d b7       	in	r24, 0x3d	; 61
     b5a:	9e b7       	in	r25, 0x3e	; 62
     b5c:	08 96       	adiw	r24, 0x08	; 8
     b5e:	0f b6       	in	r0, 0x3f	; 63
     b60:	f8 94       	cli
     b62:	9e bf       	out	0x3e, r25	; 62
     b64:	0f be       	out	0x3f, r0	; 63
     b66:	8d bf       	out	0x3d, r24	; 61
     b68:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     b6c:	88 23       	and	r24, r24
     b6e:	19 f0       	breq	.+6      	; 0xb76 <printInfoFreqGen+0xda>
	{
		lcd_putc('H');
     b70:	88 e4       	ldi	r24, 0x48	; 72
     b72:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	printf("OCR1A: %u\n", OCR1A);
	printf("High: %u\n", high_val);
	printf("Low: %u\n", low_val);
	printf("Presc: %s\n", getPrescS(s_presc));
	#endif
}
     b76:	ff 90       	pop	r15
     b78:	ef 90       	pop	r14
     b7a:	df 90       	pop	r13
     b7c:	cf 90       	pop	r12
     b7e:	bf 90       	pop	r11
     b80:	af 90       	pop	r10
     b82:	9f 90       	pop	r9
     b84:	8f 90       	pop	r8
     b86:	08 95       	ret

00000b88 <printInfoPulseGen>:

void printInfoPulseGen()
{
     b88:	8f 92       	push	r8
     b8a:	9f 92       	push	r9
     b8c:	af 92       	push	r10
     b8e:	bf 92       	push	r11
     b90:	cf 92       	push	r12
     b92:	df 92       	push	r13
     b94:	ef 92       	push	r14
     b96:	ff 92       	push	r15
	#ifndef DEBUG_MODE
	lcd_clrscr();
     b98:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
	if (showFreqOrPeriod == SHOW_FREQ)
     b9c:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <showFreqOrPeriod>
     ba0:	81 11       	cpse	r24, r1
     ba2:	4d c0       	rjmp	.+154    	; 0xc3e <printInfoPulseGen+0xb6>
	{
		lcd_puts(" Freq.: ");
     ba4:	8d e2       	ldi	r24, 0x2D	; 45
     ba6:	91 e0       	ldi	r25, 0x01	; 1
     ba8:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
		sprintf(s_freq, "%f", 16000000.0/(2.0*getPrescF()*((float)OCR1A+1.0)));
     bac:	0e 94 22 05 	call	0xa44	; 0xa44 <getPrescF>
     bb0:	6b 01       	movw	r12, r22
     bb2:	7c 01       	movw	r14, r24
     bb4:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     bb8:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     bbc:	80 e0       	ldi	r24, 0x00	; 0
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     bc4:	20 e0       	ldi	r18, 0x00	; 0
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	40 e8       	ldi	r20, 0x80	; 128
     bca:	5f e3       	ldi	r21, 0x3F	; 63
     bcc:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     bd0:	4b 01       	movw	r8, r22
     bd2:	5c 01       	movw	r10, r24
     bd4:	a7 01       	movw	r20, r14
     bd6:	96 01       	movw	r18, r12
     bd8:	c7 01       	movw	r24, r14
     bda:	b6 01       	movw	r22, r12
     bdc:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     be0:	9b 01       	movw	r18, r22
     be2:	ac 01       	movw	r20, r24
     be4:	c5 01       	movw	r24, r10
     be6:	b4 01       	movw	r22, r8
     be8:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     bec:	9b 01       	movw	r18, r22
     bee:	ac 01       	movw	r20, r24
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	74 e2       	ldi	r23, 0x24	; 36
     bf4:	84 e7       	ldi	r24, 0x74	; 116
     bf6:	9b e4       	ldi	r25, 0x4B	; 75
     bf8:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
     bfc:	9f 93       	push	r25
     bfe:	8f 93       	push	r24
     c00:	7f 93       	push	r23
     c02:	6f 93       	push	r22
     c04:	8a e0       	ldi	r24, 0x0A	; 10
     c06:	91 e0       	ldi	r25, 0x01	; 1
     c08:	9f 93       	push	r25
     c0a:	8f 93       	push	r24
     c0c:	8b e9       	ldi	r24, 0x9B	; 155
     c0e:	91 e0       	ldi	r25, 0x01	; 1
     c10:	9f 93       	push	r25
     c12:	8f 93       	push	r24
     c14:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
		appendHz(trimZeroes(s_freq));
     c18:	8b e9       	ldi	r24, 0x9B	; 155
     c1a:	91 e0       	ldi	r25, 0x01	; 1
     c1c:	0e 94 fe 03 	call	0x7fc	; 0x7fc <trimZeroes>
     c20:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <appendHz>
		lcd_puts(s_freq);
     c24:	8b e9       	ldi	r24, 0x9B	; 155
     c26:	91 e0       	ldi	r25, 0x01	; 1
     c28:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
     c2c:	8d b7       	in	r24, 0x3d	; 61
     c2e:	9e b7       	in	r25, 0x3e	; 62
     c30:	08 96       	adiw	r24, 0x08	; 8
     c32:	0f b6       	in	r0, 0x3f	; 63
     c34:	f8 94       	cli
     c36:	9e bf       	out	0x3e, r25	; 62
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	8d bf       	out	0x3d, r24	; 61
     c3c:	30 c0       	rjmp	.+96     	; 0xc9e <printInfoPulseGen+0x116>
	}
	else			// SHOW_PERIOD
	{
		lcd_puts(" Per. : ");
     c3e:	86 e3       	ldi	r24, 0x36	; 54
     c40:	91 e0       	ldi	r25, 0x01	; 1
     c42:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
		float period = (2.0*getPrescF()*((float)OCR1A+1.0))/16000000.0;
     c46:	0e 94 22 05 	call	0xa44	; 0xa44 <getPrescF>
     c4a:	6b 01       	movw	r12, r22
     c4c:	7c 01       	movw	r14, r24
     c4e:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     c52:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		lcd_puts(convertPeriodAndAppendUnit(period, s_period));
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     c5e:	20 e0       	ldi	r18, 0x00	; 0
     c60:	30 e0       	ldi	r19, 0x00	; 0
     c62:	40 e8       	ldi	r20, 0x80	; 128
     c64:	5f e3       	ldi	r21, 0x3F	; 63
     c66:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     c6a:	4b 01       	movw	r8, r22
     c6c:	5c 01       	movw	r10, r24
     c6e:	a7 01       	movw	r20, r14
     c70:	96 01       	movw	r18, r12
     c72:	c7 01       	movw	r24, r14
     c74:	b6 01       	movw	r22, r12
     c76:	0e 94 63 08 	call	0x10c6	; 0x10c6 <__addsf3>
     c7a:	9b 01       	movw	r18, r22
     c7c:	ac 01       	movw	r20, r24
     c7e:	c5 01       	movw	r24, r10
     c80:	b4 01       	movw	r22, r8
     c82:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     c86:	20 e0       	ldi	r18, 0x00	; 0
     c88:	34 e2       	ldi	r19, 0x24	; 36
     c8a:	44 e7       	ldi	r20, 0x74	; 116
     c8c:	5b e4       	ldi	r21, 0x4B	; 75
     c8e:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
     c92:	4f e8       	ldi	r20, 0x8F	; 143
     c94:	51 e0       	ldi	r21, 0x01	; 1
     c96:	0e 94 05 03 	call	0x60a	; 0x60a <convertPeriodAndAppendUnit>
     c9a:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	}
	lcd_putc('\n');	// "Freq:    P: XXXX"
     c9e:	8a e0       	ldi	r24, 0x0A	; 10
     ca0:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	lcd_puts("Pulses: ");
     ca4:	8f e3       	ldi	r24, 0x3F	; 63
     ca6:	91 e0       	ldi	r25, 0x01	; 1
     ca8:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	if (pulse_cnt == 0)
     cac:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     cb0:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     cb4:	89 2b       	or	r24, r25
     cb6:	51 f4       	brne	.+20     	; 0xccc <printInfoPulseGen+0x144>
	{
		strcpy(s_pulses, "65536");
     cb8:	86 e0       	ldi	r24, 0x06	; 6
     cba:	e8 e4       	ldi	r30, 0x48	; 72
     cbc:	f1 e0       	ldi	r31, 0x01	; 1
     cbe:	a9 e8       	ldi	r26, 0x89	; 137
     cc0:	b1 e0       	ldi	r27, 0x01	; 1
     cc2:	01 90       	ld	r0, Z+
     cc4:	0d 92       	st	X+, r0
     cc6:	8a 95       	dec	r24
     cc8:	e1 f7       	brne	.-8      	; 0xcc2 <printInfoPulseGen+0x13a>
     cca:	16 c0       	rjmp	.+44     	; 0xcf8 <printInfoPulseGen+0x170>
	}
	else
	{
		sprintf(s_pulses, "%u", pulse_cnt);
     ccc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     cd0:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     cd4:	9f 93       	push	r25
     cd6:	8f 93       	push	r24
     cd8:	86 e1       	ldi	r24, 0x16	; 22
     cda:	91 e0       	ldi	r25, 0x01	; 1
     cdc:	9f 93       	push	r25
     cde:	8f 93       	push	r24
     ce0:	89 e8       	ldi	r24, 0x89	; 137
     ce2:	91 e0       	ldi	r25, 0x01	; 1
     ce4:	9f 93       	push	r25
     ce6:	8f 93       	push	r24
     ce8:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <sprintf>
     cec:	0f 90       	pop	r0
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
	}
	lcd_puts(s_pulses);
     cf8:	89 e8       	ldi	r24, 0x89	; 137
     cfa:	91 e0       	ldi	r25, 0x01	; 1
     cfc:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
	lcd_gotoxy(15,2);
     d00:	62 e0       	ldi	r22, 0x02	; 2
     d02:	8f e0       	ldi	r24, 0x0F	; 15
     d04:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
	if (hold)
     d08:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     d0c:	88 23       	and	r24, r24
     d0e:	19 f0       	breq	.+6      	; 0xd16 <printInfoPulseGen+0x18e>
	{
		lcd_putc('H');
     d10:	88 e4       	ldi	r24, 0x48	; 72
     d12:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
	}
	#else
	printf("Freq.: %s \n", s_freq);
	printf("PulseCnt: %u\n", pulse_cnt);
	#endif
}
     d16:	ff 90       	pop	r15
     d18:	ef 90       	pop	r14
     d1a:	df 90       	pop	r13
     d1c:	cf 90       	pop	r12
     d1e:	bf 90       	pop	r11
     d20:	af 90       	pop	r10
     d22:	9f 90       	pop	r9
     d24:	8f 90       	pop	r8
     d26:	08 95       	ret

00000d28 <main>:
 int main(void)
 {
	#ifdef DEBUG_MODE
	setupUART();
	#else
	lcd_init(LCD_DISP_ON);
     d28:	8c e0       	ldi	r24, 0x0C	; 12
     d2a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <lcd_init>
	#endif

	setupAdc();
     d2e:	0e 94 c8 04 	call	0x990	; 0x990 <setupAdc>
	setupButtons();
     d32:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <setupButtons>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d36:	8f e3       	ldi	r24, 0x3F	; 63
     d38:	9c e9       	ldi	r25, 0x9C	; 156
     d3a:	01 97       	sbiw	r24, 0x01	; 1
     d3c:	f1 f7       	brne	.-4      	; 0xd3a <main+0x12>
     d3e:	00 c0       	rjmp	.+0      	; 0xd40 <main+0x18>
     d40:	00 00       	nop
	_delay_ms(10);
	readPotentiometers();
     d42:	0e 94 08 05 	call	0xa10	; 0xa10 <readPotentiometers>
     d46:	ef e3       	ldi	r30, 0x3F	; 63
     d48:	fc e9       	ldi	r31, 0x9C	; 156
     d4a:	31 97       	sbiw	r30, 0x01	; 1
     d4c:	f1 f7       	brne	.-4      	; 0xd4a <main+0x22>
     d4e:	00 c0       	rjmp	.+0      	; 0xd50 <main+0x28>
     d50:	00 00       	nop
	_delay_ms(10);
    setupFreqGen();
     d52:	0e 94 b3 04 	call	0x966	; 0x966 <setupFreqGen>
	setupPulseGen();
     d56:	0e 94 c5 04 	call	0x98a	; 0x98a <setupPulseGen>
	//sei();
	STATE = STATE_FREQ_GEN;
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <STATE>
					#ifdef DEBUG_MODE
					printf("Count max: %u\n", pulse_cnt);
					#else
					lcd_clrscr();
					lcd_puts("Generating\nPulses");	// Print info on screen
					lcd_gotoxy(15,2);
     d60:	02 e0       	ldi	r16, 0x02	; 2
					{
						lcd_putc('H');
					}
					#endif

					TIFR1 = (1<<TOV1)|(1<<OCF1A);
     d62:	13 e0       	ldi	r17, 0x03	; 3
		}
		case STATE_PULSE_GEN:
		{
			if(stateChanged)
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
     d64:	c1 e8       	ldi	r28, 0x81	; 129
     d66:	d0 e0       	ldi	r29, 0x00	; 0
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
			{
				PWM_16bitDuty_POT = ((float)(((uint16_t)high_val)<<8|(uint16_t)low_val))/65535.0;
				uint16_t newDutyVal = (uint16_t)(PWM_16bitDuty_POT * (float)OCR1A);
     d68:	0f 2e       	mov	r0, r31
     d6a:	f8 e8       	ldi	r31, 0x88	; 136
     d6c:	ef 2e       	mov	r14, r31
     d6e:	f1 2c       	mov	r15, r1
     d70:	f0 2d       	mov	r31, r0
				OCR1B = newDutyVal;
     d72:	0f 2e       	mov	r0, r31
     d74:	fa e8       	ldi	r31, 0x8A	; 138
     d76:	cf 2e       	mov	r12, r31
     d78:	d1 2c       	mov	r13, r1
     d7a:	f0 2d       	mov	r31, r0
				{
					TCCR1A &= ~(1<<COM1B1);
				}
				else
				{
					TCCR1A |= (1<<COM1B1);
     d7c:	68 94       	set
     d7e:	88 24       	eor	r8, r8
     d80:	87 f8       	bld	r8, 7
     d82:	91 2c       	mov	r9, r1
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
			{
				TCCR1B = CR1B(presc);
				OCR1AH = 0xFF-high_val;	//higher value means lower frequency
     d84:	0f 2e       	mov	r0, r31
     d86:	f9 e8       	ldi	r31, 0x89	; 137
     d88:	2f 2e       	mov	r2, r31
     d8a:	31 2c       	mov	r3, r1
     d8c:	f0 2d       	mov	r31, r0
	setupPulseGen();
	//sei();
	STATE = STATE_FREQ_GEN;
    while (1)
    {
		pollButtons();
     d8e:	0e 94 b0 01 	call	0x360	; 0x360 <pollButtons>
		readPotentiometers();
     d92:	0e 94 08 05 	call	0xa10	; 0xa10 <readPotentiometers>

		switch(STATE)
     d96:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <STATE>
     d9a:	82 30       	cpi	r24, 0x02	; 2
     d9c:	61 f0       	breq	.+24     	; 0xdb6 <main+0x8e>
     d9e:	20 f4       	brcc	.+8      	; 0xda8 <main+0x80>
     da0:	81 30       	cpi	r24, 0x01	; 1
     da2:	09 f4       	brne	.+2      	; 0xda6 <main+0x7e>
     da4:	6e c0       	rjmp	.+220    	; 0xe82 <main+0x15a>
     da6:	68 c1       	rjmp	.+720    	; 0x1078 <main+0x350>
     da8:	83 30       	cpi	r24, 0x03	; 3
     daa:	09 f4       	brne	.+2      	; 0xdae <main+0x86>
     dac:	d3 c0       	rjmp	.+422    	; 0xf54 <main+0x22c>
     dae:	84 30       	cpi	r24, 0x04	; 4
     db0:	09 f4       	brne	.+2      	; 0xdb4 <main+0x8c>
     db2:	42 c1       	rjmp	.+644    	; 0x1038 <main+0x310>
     db4:	61 c1       	rjmp	.+706    	; 0x1078 <main+0x350>
		{
			break;
		}
		case STATE_PULSE_GEN:
		{
			if(stateChanged)
     db6:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <stateChanged>
     dba:	88 23       	and	r24, r24
     dbc:	21 f0       	breq	.+8      	; 0xdc6 <main+0x9e>
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
     dbe:	88 81       	ld	r24, Y
     dc0:	87 70       	andi	r24, 0x07	; 7
     dc2:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <presc>
			}
			if(valuesChanged)
     dc6:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <valuesChanged>
     dca:	88 23       	and	r24, r24
     dcc:	09 f4       	brne	.+2      	; 0xdd0 <main+0xa8>
     dce:	56 c0       	rjmp	.+172    	; 0xe7c <main+0x154>
			{
				if(!hold)
     dd0:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     dd4:	81 11       	cpse	r24, r1
     dd6:	12 c0       	rjmp	.+36     	; 0xdfc <main+0xd4>
				{
					pulse_cnt = ((uint16_t)high_val << 8) + low_val + 1;	// can wrap around, 0 implies count = 65536
     dd8:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <low_val>
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	9c 01       	movw	r18, r24
     de0:	2f 5f       	subi	r18, 0xFF	; 255
     de2:	3f 4f       	sbci	r19, 0xFF	; 255
     de4:	90 91 76 01 	lds	r25, 0x0176	; 0x800176 <high_val>
     de8:	89 2f       	mov	r24, r25
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	98 2f       	mov	r25, r24
     dee:	88 27       	eor	r24, r24
     df0:	82 0f       	add	r24, r18
     df2:	93 1f       	adc	r25, r19
     df4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     df8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
					#ifdef DEBUG_MODE
					printf("CNT: %u TODO: %u\n", count, TODO);
					#endif
				}
				if (TODO == TASK_DO_PULSE_GEN && !count)	// Checking for !count is redundant now since
     dfc:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <TODO>
     e00:	81 30       	cpi	r24, 0x01	; 1
     e02:	d1 f5       	brne	.+116    	; 0xe78 <main+0x150>
     e04:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <__data_end>
     e08:	90 91 75 01 	lds	r25, 0x0175	; 0x800175 <__data_end+0x1>
     e0c:	89 2b       	or	r24, r25
     e0e:	a1 f5       	brne	.+104    	; 0xe78 <main+0x150>
				{											// we're not using interrupts for this anymore (but is doesnt harm)
					#ifdef DEBUG_MODE
					printf("Count max: %u\n", pulse_cnt);
					#else
					lcd_clrscr();
     e10:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
					lcd_puts("Generating\nPulses");	// Print info on screen
     e14:	8e e4       	ldi	r24, 0x4E	; 78
     e16:	91 e0       	ldi	r25, 0x01	; 1
     e18:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
					lcd_gotoxy(15,2);
     e1c:	60 2f       	mov	r22, r16
     e1e:	8f e0       	ldi	r24, 0x0F	; 15
     e20:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
					if (hold)
     e24:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     e28:	88 23       	and	r24, r24
     e2a:	19 f0       	breq	.+6      	; 0xe32 <main+0x10a>
					{
						lcd_putc('H');
     e2c:	88 e4       	ldi	r24, 0x48	; 72
     e2e:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_putc>
					}
					#endif

					TIFR1 = (1<<TOV1)|(1<<OCF1A);
     e32:	16 bb       	out	0x16, r17	; 22
					#define PULSE_ON()  PORTB |= (1<<PORTB3)
					#define PULSE_OFF() PORTB &= ~(1<<PORTB3)
					#define CLEAR_OCF1A() TIFR1=(1<<OCF1A)
					do										// Highest frequecy we get with this
					{										// is ~470KHz (at OC1A freq. = 8MHz)
						while(!(TIFR1&(1<<OCF1A)));
     e34:	b1 9b       	sbis	0x16, 1	; 22
     e36:	fe cf       	rjmp	.-4      	; 0xe34 <main+0x10c>
						PULSE_ON();
     e38:	2b 9a       	sbi	0x05, 3	; 5
						CLEAR_OCF1A();
     e3a:	06 bb       	out	0x16, r16	; 22
						while(!(TIFR1&(1<<OCF1A)));
     e3c:	b1 9b       	sbis	0x16, 1	; 22
     e3e:	fe cf       	rjmp	.-4      	; 0xe3c <main+0x114>
						PULSE_OFF();
     e40:	2b 98       	cbi	0x05, 3	; 5
						CLEAR_OCF1A();
     e42:	06 bb       	out	0x16, r16	; 22
						//#ifdef DEBUG_MODE					// This will cause a significant delay
						//printf("CVAL: %u\n", count);		// between pulses, only use in 'emergency' situations
						//#endif
						count++;
     e44:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <__data_end>
     e48:	90 91 75 01 	lds	r25, 0x0175	; 0x800175 <__data_end+0x1>
     e4c:	01 96       	adiw	r24, 0x01	; 1
     e4e:	90 93 75 01 	sts	0x0175, r25	; 0x800175 <__data_end+0x1>
     e52:	80 93 74 01 	sts	0x0174, r24	; 0x800174 <__data_end>
					}
					while (count != pulse_cnt);
     e56:	20 91 74 01 	lds	r18, 0x0174	; 0x800174 <__data_end>
     e5a:	30 91 75 01 	lds	r19, 0x0175	; 0x800175 <__data_end+0x1>
     e5e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     e62:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     e66:	28 17       	cp	r18, r24
     e68:	39 07       	cpc	r19, r25
     e6a:	21 f7       	brne	.-56     	; 0xe34 <main+0x10c>
					count = 0;
     e6c:	10 92 75 01 	sts	0x0175, r1	; 0x800175 <__data_end+0x1>
     e70:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <__data_end>
					TODO = TASK_NONE;
     e74:	10 92 87 01 	sts	0x0187, r1	; 0x800187 <TODO>
				}
				valuesChanged = 0;
     e78:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <valuesChanged>
			}
			printInfoPulseGen();
     e7c:	0e 94 c4 05 	call	0xb88	; 0xb88 <printInfoPulseGen>
			break;
     e80:	fb c0       	rjmp	.+502    	; 0x1078 <main+0x350>
		}
		case STATE_FREQ_GEN:
		{
			if(stateChanged)
     e82:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <stateChanged>
     e86:	88 23       	and	r24, r24
     e88:	21 f0       	breq	.+8      	; 0xe92 <main+0x16a>
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
     e8a:	88 81       	ld	r24, Y
     e8c:	87 70       	andi	r24, 0x07	; 7
     e8e:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <presc>
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
     e92:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <valuesChanged>
     e96:	88 23       	and	r24, r24
     e98:	09 f4       	brne	.+2      	; 0xe9c <main+0x174>
     e9a:	54 c0       	rjmp	.+168    	; 0xf44 <main+0x21c>
     e9c:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     ea0:	81 11       	cpse	r24, r1
     ea2:	53 c0       	rjmp	.+166    	; 0xf4a <main+0x222>
			{
				TCCR1B = CR1B(presc);
     ea4:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <presc>
     ea8:	88 61       	ori	r24, 0x18	; 24
     eaa:	88 83       	st	Y, r24
				OCR1AH = 0xFF-high_val;	//higher value means lower frequency
     eac:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <high_val>
     eb0:	80 95       	com	r24
     eb2:	f1 01       	movw	r30, r2
     eb4:	80 83       	st	Z, r24
				OCR1AL = 0xFF-low_val;	//
     eb6:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <low_val>
     eba:	80 95       	com	r24
     ebc:	f7 01       	movw	r30, r14
     ebe:	80 83       	st	Z, r24
				uint16_t newDutyVal = (uint16_t)(PWM_16bitDuty_POT * (float)OCR1A);
     ec0:	60 81       	ld	r22, Z
     ec2:	71 81       	ldd	r23, Z+1	; 0x01
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     ecc:	20 91 83 01 	lds	r18, 0x0183	; 0x800183 <PWM_16bitDuty_POT>
     ed0:	30 91 84 01 	lds	r19, 0x0184	; 0x800184 <PWM_16bitDuty_POT+0x1>
     ed4:	40 91 85 01 	lds	r20, 0x0185	; 0x800185 <PWM_16bitDuty_POT+0x2>
     ed8:	50 91 86 01 	lds	r21, 0x0186	; 0x800186 <PWM_16bitDuty_POT+0x3>
     edc:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     ee0:	0e 94 46 09 	call	0x128c	; 0x128c <__fixunssfsi>
				OCR1B = newDutyVal;
     ee4:	f6 01       	movw	r30, r12
     ee6:	71 83       	std	Z+1, r23	; 0x01
     ee8:	60 83       	st	Z, r22
				if(newDutyVal == 0)
     eea:	67 2b       	or	r22, r23
     eec:	29 f4       	brne	.+10     	; 0xef8 <main+0x1d0>
				{
					TCCR1A &= ~(1<<COM1B1);
     eee:	f4 01       	movw	r30, r8
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 7d       	andi	r24, 0xDF	; 223
     ef4:	80 83       	st	Z, r24
     ef6:	04 c0       	rjmp	.+8      	; 0xf00 <main+0x1d8>
				}
				else
				{
					TCCR1A |= (1<<COM1B1);
     ef8:	f4 01       	movw	r30, r8
     efa:	80 81       	ld	r24, Z
     efc:	80 62       	ori	r24, 0x20	; 32
     efe:	80 83       	st	Z, r24
				}
				PWM_16bitDuty_TIM = (float)OCR1B/(float)OCR1A;
     f00:	f6 01       	movw	r30, r12
     f02:	60 81       	ld	r22, Z
     f04:	71 81       	ldd	r23, Z+1	; 0x01
     f06:	f7 01       	movw	r30, r14
     f08:	a0 80       	ld	r10, Z
     f0a:	b1 80       	ldd	r11, Z+1	; 0x01
     f0c:	80 e0       	ldi	r24, 0x00	; 0
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     f14:	2b 01       	movw	r4, r22
     f16:	3c 01       	movw	r6, r24
     f18:	b5 01       	movw	r22, r10
     f1a:	80 e0       	ldi	r24, 0x00	; 0
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     f22:	9b 01       	movw	r18, r22
     f24:	ac 01       	movw	r20, r24
     f26:	c3 01       	movw	r24, r6
     f28:	b2 01       	movw	r22, r4
     f2a:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
     f2e:	60 93 7f 01 	sts	0x017F, r22	; 0x80017f <PWM_16bitDuty_TIM>
     f32:	70 93 80 01 	sts	0x0180, r23	; 0x800180 <PWM_16bitDuty_TIM+0x1>
     f36:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <PWM_16bitDuty_TIM+0x2>
     f3a:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <PWM_16bitDuty_TIM+0x3>
				valuesChanged = 0;
     f3e:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <valuesChanged>
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
			{
     f42:	05 c0       	rjmp	.+10     	; 0xf4e <main+0x226>
					TCCR1A |= (1<<COM1B1);
				}
				PWM_16bitDuty_TIM = (float)OCR1B/(float)OCR1A;
				valuesChanged = 0;
			}
			else if(hold && valuesChanged)
     f44:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     f48:	81 11       	cpse	r24, r1
     f4a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <valuesChanged>
			if (OCR1A < TCNT1)
			{
				TCNT1 = 0xFFFE;
			}
			*/
			printInfoFreqGen();
     f4e:	0e 94 4e 05 	call	0xa9c	; 0xa9c <printInfoFreqGen>
			break;
     f52:	92 c0       	rjmp	.+292    	; 0x1078 <main+0x350>
		}
		case STATE_16BIT_PWM:
		{
			if(stateChanged)
     f54:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <stateChanged>
     f58:	88 23       	and	r24, r24
     f5a:	21 f0       	breq	.+8      	; 0xf64 <main+0x23c>
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
     f5c:	88 81       	ld	r24, Y
     f5e:	87 70       	andi	r24, 0x07	; 7
     f60:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <presc>
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
     f64:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <valuesChanged>
     f68:	88 23       	and	r24, r24
     f6a:	09 f4       	brne	.+2      	; 0xf6e <main+0x246>
     f6c:	5d c0       	rjmp	.+186    	; 0x1028 <main+0x300>
     f6e:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
     f72:	81 11       	cpse	r24, r1
     f74:	5c c0       	rjmp	.+184    	; 0x102e <main+0x306>
			{
				PWM_16bitDuty_POT = ((float)(((uint16_t)high_val)<<8|(uint16_t)low_val))/65535.0;
     f76:	60 91 76 01 	lds	r22, 0x0176	; 0x800176 <high_val>
     f7a:	70 e0       	ldi	r23, 0x00	; 0
     f7c:	76 2f       	mov	r23, r22
     f7e:	66 27       	eor	r22, r22
     f80:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <low_val>
     f84:	68 2b       	or	r22, r24
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     f8e:	20 e0       	ldi	r18, 0x00	; 0
     f90:	3f ef       	ldi	r19, 0xFF	; 255
     f92:	4f e7       	ldi	r20, 0x7F	; 127
     f94:	57 e4       	ldi	r21, 0x47	; 71
     f96:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
     f9a:	2b 01       	movw	r4, r22
     f9c:	3c 01       	movw	r6, r24
     f9e:	60 93 83 01 	sts	0x0183, r22	; 0x800183 <PWM_16bitDuty_POT>
     fa2:	70 93 84 01 	sts	0x0184, r23	; 0x800184 <PWM_16bitDuty_POT+0x1>
     fa6:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <PWM_16bitDuty_POT+0x2>
     faa:	90 93 86 01 	sts	0x0186, r25	; 0x800186 <PWM_16bitDuty_POT+0x3>
				uint16_t newDutyVal = (uint16_t)(PWM_16bitDuty_POT * (float)OCR1A);
     fae:	f7 01       	movw	r30, r14
     fb0:	60 81       	ld	r22, Z
     fb2:	71 81       	ldd	r23, Z+1	; 0x01
     fb4:	80 e0       	ldi	r24, 0x00	; 0
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     fbc:	a3 01       	movw	r20, r6
     fbe:	92 01       	movw	r18, r4
     fc0:	0e 94 27 0a 	call	0x144e	; 0x144e <__mulsf3>
     fc4:	0e 94 46 09 	call	0x128c	; 0x128c <__fixunssfsi>
				OCR1B = newDutyVal;
     fc8:	f6 01       	movw	r30, r12
     fca:	71 83       	std	Z+1, r23	; 0x01
     fcc:	60 83       	st	Z, r22
				if(newDutyVal == 0)
     fce:	67 2b       	or	r22, r23
     fd0:	29 f4       	brne	.+10     	; 0xfdc <main+0x2b4>
				{
					TCCR1A &= ~(1<<COM1B1);
     fd2:	f4 01       	movw	r30, r8
     fd4:	80 81       	ld	r24, Z
     fd6:	8f 7d       	andi	r24, 0xDF	; 223
     fd8:	80 83       	st	Z, r24
     fda:	04 c0       	rjmp	.+8      	; 0xfe4 <main+0x2bc>
				}
				else
				{
					TCCR1A |= (1<<COM1B1);
     fdc:	f4 01       	movw	r30, r8
     fde:	80 81       	ld	r24, Z
     fe0:	80 62       	ori	r24, 0x20	; 32
     fe2:	80 83       	st	Z, r24
				}
				PWM_16bitDuty_TIM = (float)OCR1B/(float)OCR1A;
     fe4:	f6 01       	movw	r30, r12
     fe6:	60 81       	ld	r22, Z
     fe8:	71 81       	ldd	r23, Z+1	; 0x01
     fea:	f7 01       	movw	r30, r14
     fec:	a0 80       	ld	r10, Z
     fee:	b1 80       	ldd	r11, Z+1	; 0x01
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
     ff8:	2b 01       	movw	r4, r22
     ffa:	3c 01       	movw	r6, r24
     ffc:	b5 01       	movw	r22, r10
     ffe:	80 e0       	ldi	r24, 0x00	; 0
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	0e 94 75 09 	call	0x12ea	; 0x12ea <__floatunsisf>
    1006:	9b 01       	movw	r18, r22
    1008:	ac 01       	movw	r20, r24
    100a:	c3 01       	movw	r24, r6
    100c:	b2 01       	movw	r22, r4
    100e:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__divsf3>
    1012:	60 93 7f 01 	sts	0x017F, r22	; 0x80017f <PWM_16bitDuty_TIM>
    1016:	70 93 80 01 	sts	0x0180, r23	; 0x800180 <PWM_16bitDuty_TIM+0x1>
    101a:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <PWM_16bitDuty_TIM+0x2>
    101e:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <PWM_16bitDuty_TIM+0x3>
				valuesChanged = 0;
    1022:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <valuesChanged>
			{
				presc = TCCR1B & 0x07;	// read prescaler from TCCR1B
			}
			// Freq = F_CPU/(2*presc_n*(OCR1A))
			if(valuesChanged && !hold)
			{
    1026:	05 c0       	rjmp	.+10     	; 0x1032 <main+0x30a>
					TCCR1A |= (1<<COM1B1);
				}
				PWM_16bitDuty_TIM = (float)OCR1B/(float)OCR1A;
				valuesChanged = 0;
			}
			else if(hold && valuesChanged)
    1028:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
    102c:	81 11       	cpse	r24, r1
    102e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <valuesChanged>
			{
				//Maybe change something?
			}
			printInfo16bitPWM();
    1032:	0e 94 29 04 	call	0x852	; 0x852 <printInfo16bitPWM>
			break;
    1036:	20 c0       	rjmp	.+64     	; 0x1078 <main+0x350>
		}
		case STATE_DEBUG:		// Maybe exclude from normal usage?
		{
			#ifndef DEBUG_MODE
			lcd_clrscr();
    1038:	0e 94 4b 01 	call	0x296	; 0x296 <lcd_clrscr>
			lcd_puts("Low: ");
    103c:	80 e6       	ldi	r24, 0x60	; 96
    103e:	91 e0       	ldi	r25, 0x01	; 1
    1040:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
			lcd_puts((const char*)itoa(low_val, s_temp, 10));
    1044:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <low_val>
    1048:	4a e0       	ldi	r20, 0x0A	; 10
    104a:	50 e0       	ldi	r21, 0x00	; 0
    104c:	61 eb       	ldi	r22, 0xB1	; 177
    104e:	71 e0       	ldi	r23, 0x01	; 1
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <itoa>
    1056:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
			lcd_puts("\nHigh: ");
    105a:	86 e6       	ldi	r24, 0x66	; 102
    105c:	91 e0       	ldi	r25, 0x01	; 1
    105e:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
			lcd_puts(itoa(high_val, s_temp, 10));
    1062:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <high_val>
    1066:	4a e0       	ldi	r20, 0x0A	; 10
    1068:	50 e0       	ldi	r21, 0x00	; 0
    106a:	61 eb       	ldi	r22, 0xB1	; 177
    106c:	71 e0       	ldi	r23, 0x01	; 1
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <itoa>
    1074:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
			break;
		}
		default:;
		}

		if (!hold)
    1078:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <hold>
    107c:	81 11       	cpse	r24, r1
    107e:	19 c0       	rjmp	.+50     	; 0x10b2 <main+0x38a>
		{
			#ifndef DEBUG_MODE
			if(btn0DownCycles >= HOLD_DOWN_CYCLES)
    1080:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <btn0DownCycles>
    1084:	84 36       	cpi	r24, 0x64	; 100
    1086:	48 f0       	brcs	.+18     	; 0x109a <main+0x372>
			{
				lcd_gotoxy(14,2);
    1088:	60 2f       	mov	r22, r16
    108a:	8e e0       	ldi	r24, 0x0E	; 14
    108c:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
				lcd_puts("<-");
    1090:	8e e6       	ldi	r24, 0x6E	; 110
    1092:	91 e0       	ldi	r25, 0x01	; 1
    1094:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
    1098:	0c c0       	rjmp	.+24     	; 0x10b2 <main+0x38a>
			}
			else if(btn1DownCycles >= HOLD_DOWN_CYCLES)
    109a:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <btn1DownCycles>
    109e:	84 36       	cpi	r24, 0x64	; 100
    10a0:	40 f0       	brcs	.+16     	; 0x10b2 <main+0x38a>
			{
				lcd_gotoxy(14,2);
    10a2:	60 2f       	mov	r22, r16
    10a4:	8e e0       	ldi	r24, 0x0E	; 14
    10a6:	0e 94 41 01 	call	0x282	; 0x282 <lcd_gotoxy>
				lcd_puts("->");
    10aa:	81 e7       	ldi	r24, 0x71	; 113
    10ac:	91 e0       	ldi	r25, 0x01	; 1
    10ae:	0e 94 64 01 	call	0x2c8	; 0x2c8 <lcd_puts>
			{
				printf("->\n");
			}
			#endif
		}
		stateChanged = 0;
    10b2:	10 92 78 01 	sts	0x0178, r1	; 0x800178 <stateChanged>
    10b6:	8f e3       	ldi	r24, 0x3F	; 63
    10b8:	9c e9       	ldi	r25, 0x9C	; 156
    10ba:	01 97       	sbiw	r24, 0x01	; 1
    10bc:	f1 f7       	brne	.-4      	; 0x10ba <main+0x392>
    10be:	00 c0       	rjmp	.+0      	; 0x10c0 <main+0x398>
    10c0:	00 00       	nop
    10c2:	65 ce       	rjmp	.-822    	; 0xd8e <main+0x66>

000010c4 <__subsf3>:
    10c4:	50 58       	subi	r21, 0x80	; 128

000010c6 <__addsf3>:
    10c6:	bb 27       	eor	r27, r27
    10c8:	aa 27       	eor	r26, r26
    10ca:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__addsf3x>
    10ce:	0c 94 ed 09 	jmp	0x13da	; 0x13da <__fp_round>
    10d2:	0e 94 df 09 	call	0x13be	; 0x13be <__fp_pscA>
    10d6:	38 f0       	brcs	.+14     	; 0x10e6 <__addsf3+0x20>
    10d8:	0e 94 e6 09 	call	0x13cc	; 0x13cc <__fp_pscB>
    10dc:	20 f0       	brcs	.+8      	; 0x10e6 <__addsf3+0x20>
    10de:	39 f4       	brne	.+14     	; 0x10ee <__addsf3+0x28>
    10e0:	9f 3f       	cpi	r25, 0xFF	; 255
    10e2:	19 f4       	brne	.+6      	; 0x10ea <__addsf3+0x24>
    10e4:	26 f4       	brtc	.+8      	; 0x10ee <__addsf3+0x28>
    10e6:	0c 94 dc 09 	jmp	0x13b8	; 0x13b8 <__fp_nan>
    10ea:	0e f4       	brtc	.+2      	; 0x10ee <__addsf3+0x28>
    10ec:	e0 95       	com	r30
    10ee:	e7 fb       	bst	r30, 7
    10f0:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <__fp_inf>

000010f4 <__addsf3x>:
    10f4:	e9 2f       	mov	r30, r25
    10f6:	0e 94 fe 09 	call	0x13fc	; 0x13fc <__fp_split3>
    10fa:	58 f3       	brcs	.-42     	; 0x10d2 <__addsf3+0xc>
    10fc:	ba 17       	cp	r27, r26
    10fe:	62 07       	cpc	r22, r18
    1100:	73 07       	cpc	r23, r19
    1102:	84 07       	cpc	r24, r20
    1104:	95 07       	cpc	r25, r21
    1106:	20 f0       	brcs	.+8      	; 0x1110 <__addsf3x+0x1c>
    1108:	79 f4       	brne	.+30     	; 0x1128 <__addsf3x+0x34>
    110a:	a6 f5       	brtc	.+104    	; 0x1174 <__addsf3x+0x80>
    110c:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__fp_zero>
    1110:	0e f4       	brtc	.+2      	; 0x1114 <__addsf3x+0x20>
    1112:	e0 95       	com	r30
    1114:	0b 2e       	mov	r0, r27
    1116:	ba 2f       	mov	r27, r26
    1118:	a0 2d       	mov	r26, r0
    111a:	0b 01       	movw	r0, r22
    111c:	b9 01       	movw	r22, r18
    111e:	90 01       	movw	r18, r0
    1120:	0c 01       	movw	r0, r24
    1122:	ca 01       	movw	r24, r20
    1124:	a0 01       	movw	r20, r0
    1126:	11 24       	eor	r1, r1
    1128:	ff 27       	eor	r31, r31
    112a:	59 1b       	sub	r21, r25
    112c:	99 f0       	breq	.+38     	; 0x1154 <__addsf3x+0x60>
    112e:	59 3f       	cpi	r21, 0xF9	; 249
    1130:	50 f4       	brcc	.+20     	; 0x1146 <__addsf3x+0x52>
    1132:	50 3e       	cpi	r21, 0xE0	; 224
    1134:	68 f1       	brcs	.+90     	; 0x1190 <__addsf3x+0x9c>
    1136:	1a 16       	cp	r1, r26
    1138:	f0 40       	sbci	r31, 0x00	; 0
    113a:	a2 2f       	mov	r26, r18
    113c:	23 2f       	mov	r18, r19
    113e:	34 2f       	mov	r19, r20
    1140:	44 27       	eor	r20, r20
    1142:	58 5f       	subi	r21, 0xF8	; 248
    1144:	f3 cf       	rjmp	.-26     	; 0x112c <__addsf3x+0x38>
    1146:	46 95       	lsr	r20
    1148:	37 95       	ror	r19
    114a:	27 95       	ror	r18
    114c:	a7 95       	ror	r26
    114e:	f0 40       	sbci	r31, 0x00	; 0
    1150:	53 95       	inc	r21
    1152:	c9 f7       	brne	.-14     	; 0x1146 <__addsf3x+0x52>
    1154:	7e f4       	brtc	.+30     	; 0x1174 <__addsf3x+0x80>
    1156:	1f 16       	cp	r1, r31
    1158:	ba 0b       	sbc	r27, r26
    115a:	62 0b       	sbc	r22, r18
    115c:	73 0b       	sbc	r23, r19
    115e:	84 0b       	sbc	r24, r20
    1160:	ba f0       	brmi	.+46     	; 0x1190 <__addsf3x+0x9c>
    1162:	91 50       	subi	r25, 0x01	; 1
    1164:	a1 f0       	breq	.+40     	; 0x118e <__addsf3x+0x9a>
    1166:	ff 0f       	add	r31, r31
    1168:	bb 1f       	adc	r27, r27
    116a:	66 1f       	adc	r22, r22
    116c:	77 1f       	adc	r23, r23
    116e:	88 1f       	adc	r24, r24
    1170:	c2 f7       	brpl	.-16     	; 0x1162 <__addsf3x+0x6e>
    1172:	0e c0       	rjmp	.+28     	; 0x1190 <__addsf3x+0x9c>
    1174:	ba 0f       	add	r27, r26
    1176:	62 1f       	adc	r22, r18
    1178:	73 1f       	adc	r23, r19
    117a:	84 1f       	adc	r24, r20
    117c:	48 f4       	brcc	.+18     	; 0x1190 <__addsf3x+0x9c>
    117e:	87 95       	ror	r24
    1180:	77 95       	ror	r23
    1182:	67 95       	ror	r22
    1184:	b7 95       	ror	r27
    1186:	f7 95       	ror	r31
    1188:	9e 3f       	cpi	r25, 0xFE	; 254
    118a:	08 f0       	brcs	.+2      	; 0x118e <__addsf3x+0x9a>
    118c:	b0 cf       	rjmp	.-160    	; 0x10ee <__addsf3+0x28>
    118e:	93 95       	inc	r25
    1190:	88 0f       	add	r24, r24
    1192:	08 f0       	brcs	.+2      	; 0x1196 <__addsf3x+0xa2>
    1194:	99 27       	eor	r25, r25
    1196:	ee 0f       	add	r30, r30
    1198:	97 95       	ror	r25
    119a:	87 95       	ror	r24
    119c:	08 95       	ret

0000119e <__cmpsf2>:
    119e:	0e 94 b2 09 	call	0x1364	; 0x1364 <__fp_cmp>
    11a2:	08 f4       	brcc	.+2      	; 0x11a6 <__cmpsf2+0x8>
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	08 95       	ret

000011a8 <__divsf3>:
    11a8:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <__divsf3x>
    11ac:	0c 94 ed 09 	jmp	0x13da	; 0x13da <__fp_round>
    11b0:	0e 94 e6 09 	call	0x13cc	; 0x13cc <__fp_pscB>
    11b4:	58 f0       	brcs	.+22     	; 0x11cc <__divsf3+0x24>
    11b6:	0e 94 df 09 	call	0x13be	; 0x13be <__fp_pscA>
    11ba:	40 f0       	brcs	.+16     	; 0x11cc <__divsf3+0x24>
    11bc:	29 f4       	brne	.+10     	; 0x11c8 <__divsf3+0x20>
    11be:	5f 3f       	cpi	r21, 0xFF	; 255
    11c0:	29 f0       	breq	.+10     	; 0x11cc <__divsf3+0x24>
    11c2:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <__fp_inf>
    11c6:	51 11       	cpse	r21, r1
    11c8:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <__fp_szero>
    11cc:	0c 94 dc 09 	jmp	0x13b8	; 0x13b8 <__fp_nan>

000011d0 <__divsf3x>:
    11d0:	0e 94 fe 09 	call	0x13fc	; 0x13fc <__fp_split3>
    11d4:	68 f3       	brcs	.-38     	; 0x11b0 <__divsf3+0x8>

000011d6 <__divsf3_pse>:
    11d6:	99 23       	and	r25, r25
    11d8:	b1 f3       	breq	.-20     	; 0x11c6 <__divsf3+0x1e>
    11da:	55 23       	and	r21, r21
    11dc:	91 f3       	breq	.-28     	; 0x11c2 <__divsf3+0x1a>
    11de:	95 1b       	sub	r25, r21
    11e0:	55 0b       	sbc	r21, r21
    11e2:	bb 27       	eor	r27, r27
    11e4:	aa 27       	eor	r26, r26
    11e6:	62 17       	cp	r22, r18
    11e8:	73 07       	cpc	r23, r19
    11ea:	84 07       	cpc	r24, r20
    11ec:	38 f0       	brcs	.+14     	; 0x11fc <__divsf3_pse+0x26>
    11ee:	9f 5f       	subi	r25, 0xFF	; 255
    11f0:	5f 4f       	sbci	r21, 0xFF	; 255
    11f2:	22 0f       	add	r18, r18
    11f4:	33 1f       	adc	r19, r19
    11f6:	44 1f       	adc	r20, r20
    11f8:	aa 1f       	adc	r26, r26
    11fa:	a9 f3       	breq	.-22     	; 0x11e6 <__divsf3_pse+0x10>
    11fc:	35 d0       	rcall	.+106    	; 0x1268 <__divsf3_pse+0x92>
    11fe:	0e 2e       	mov	r0, r30
    1200:	3a f0       	brmi	.+14     	; 0x1210 <__divsf3_pse+0x3a>
    1202:	e0 e8       	ldi	r30, 0x80	; 128
    1204:	32 d0       	rcall	.+100    	; 0x126a <__divsf3_pse+0x94>
    1206:	91 50       	subi	r25, 0x01	; 1
    1208:	50 40       	sbci	r21, 0x00	; 0
    120a:	e6 95       	lsr	r30
    120c:	00 1c       	adc	r0, r0
    120e:	ca f7       	brpl	.-14     	; 0x1202 <__divsf3_pse+0x2c>
    1210:	2b d0       	rcall	.+86     	; 0x1268 <__divsf3_pse+0x92>
    1212:	fe 2f       	mov	r31, r30
    1214:	29 d0       	rcall	.+82     	; 0x1268 <__divsf3_pse+0x92>
    1216:	66 0f       	add	r22, r22
    1218:	77 1f       	adc	r23, r23
    121a:	88 1f       	adc	r24, r24
    121c:	bb 1f       	adc	r27, r27
    121e:	26 17       	cp	r18, r22
    1220:	37 07       	cpc	r19, r23
    1222:	48 07       	cpc	r20, r24
    1224:	ab 07       	cpc	r26, r27
    1226:	b0 e8       	ldi	r27, 0x80	; 128
    1228:	09 f0       	breq	.+2      	; 0x122c <__divsf3_pse+0x56>
    122a:	bb 0b       	sbc	r27, r27
    122c:	80 2d       	mov	r24, r0
    122e:	bf 01       	movw	r22, r30
    1230:	ff 27       	eor	r31, r31
    1232:	93 58       	subi	r25, 0x83	; 131
    1234:	5f 4f       	sbci	r21, 0xFF	; 255
    1236:	3a f0       	brmi	.+14     	; 0x1246 <__divsf3_pse+0x70>
    1238:	9e 3f       	cpi	r25, 0xFE	; 254
    123a:	51 05       	cpc	r21, r1
    123c:	78 f0       	brcs	.+30     	; 0x125c <__divsf3_pse+0x86>
    123e:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <__fp_inf>
    1242:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <__fp_szero>
    1246:	5f 3f       	cpi	r21, 0xFF	; 255
    1248:	e4 f3       	brlt	.-8      	; 0x1242 <__divsf3_pse+0x6c>
    124a:	98 3e       	cpi	r25, 0xE8	; 232
    124c:	d4 f3       	brlt	.-12     	; 0x1242 <__divsf3_pse+0x6c>
    124e:	86 95       	lsr	r24
    1250:	77 95       	ror	r23
    1252:	67 95       	ror	r22
    1254:	b7 95       	ror	r27
    1256:	f7 95       	ror	r31
    1258:	9f 5f       	subi	r25, 0xFF	; 255
    125a:	c9 f7       	brne	.-14     	; 0x124e <__divsf3_pse+0x78>
    125c:	88 0f       	add	r24, r24
    125e:	91 1d       	adc	r25, r1
    1260:	96 95       	lsr	r25
    1262:	87 95       	ror	r24
    1264:	97 f9       	bld	r25, 7
    1266:	08 95       	ret
    1268:	e1 e0       	ldi	r30, 0x01	; 1
    126a:	66 0f       	add	r22, r22
    126c:	77 1f       	adc	r23, r23
    126e:	88 1f       	adc	r24, r24
    1270:	bb 1f       	adc	r27, r27
    1272:	62 17       	cp	r22, r18
    1274:	73 07       	cpc	r23, r19
    1276:	84 07       	cpc	r24, r20
    1278:	ba 07       	cpc	r27, r26
    127a:	20 f0       	brcs	.+8      	; 0x1284 <__divsf3_pse+0xae>
    127c:	62 1b       	sub	r22, r18
    127e:	73 0b       	sbc	r23, r19
    1280:	84 0b       	sbc	r24, r20
    1282:	ba 0b       	sbc	r27, r26
    1284:	ee 1f       	adc	r30, r30
    1286:	88 f7       	brcc	.-30     	; 0x126a <__divsf3_pse+0x94>
    1288:	e0 95       	com	r30
    128a:	08 95       	ret

0000128c <__fixunssfsi>:
    128c:	0e 94 06 0a 	call	0x140c	; 0x140c <__fp_splitA>
    1290:	88 f0       	brcs	.+34     	; 0x12b4 <__fixunssfsi+0x28>
    1292:	9f 57       	subi	r25, 0x7F	; 127
    1294:	98 f0       	brcs	.+38     	; 0x12bc <__fixunssfsi+0x30>
    1296:	b9 2f       	mov	r27, r25
    1298:	99 27       	eor	r25, r25
    129a:	b7 51       	subi	r27, 0x17	; 23
    129c:	b0 f0       	brcs	.+44     	; 0x12ca <__fixunssfsi+0x3e>
    129e:	e1 f0       	breq	.+56     	; 0x12d8 <__fixunssfsi+0x4c>
    12a0:	66 0f       	add	r22, r22
    12a2:	77 1f       	adc	r23, r23
    12a4:	88 1f       	adc	r24, r24
    12a6:	99 1f       	adc	r25, r25
    12a8:	1a f0       	brmi	.+6      	; 0x12b0 <__fixunssfsi+0x24>
    12aa:	ba 95       	dec	r27
    12ac:	c9 f7       	brne	.-14     	; 0x12a0 <__fixunssfsi+0x14>
    12ae:	14 c0       	rjmp	.+40     	; 0x12d8 <__fixunssfsi+0x4c>
    12b0:	b1 30       	cpi	r27, 0x01	; 1
    12b2:	91 f0       	breq	.+36     	; 0x12d8 <__fixunssfsi+0x4c>
    12b4:	0e 94 20 0a 	call	0x1440	; 0x1440 <__fp_zero>
    12b8:	b1 e0       	ldi	r27, 0x01	; 1
    12ba:	08 95       	ret
    12bc:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__fp_zero>
    12c0:	67 2f       	mov	r22, r23
    12c2:	78 2f       	mov	r23, r24
    12c4:	88 27       	eor	r24, r24
    12c6:	b8 5f       	subi	r27, 0xF8	; 248
    12c8:	39 f0       	breq	.+14     	; 0x12d8 <__fixunssfsi+0x4c>
    12ca:	b9 3f       	cpi	r27, 0xF9	; 249
    12cc:	cc f3       	brlt	.-14     	; 0x12c0 <__fixunssfsi+0x34>
    12ce:	86 95       	lsr	r24
    12d0:	77 95       	ror	r23
    12d2:	67 95       	ror	r22
    12d4:	b3 95       	inc	r27
    12d6:	d9 f7       	brne	.-10     	; 0x12ce <__fixunssfsi+0x42>
    12d8:	3e f4       	brtc	.+14     	; 0x12e8 <__fixunssfsi+0x5c>
    12da:	90 95       	com	r25
    12dc:	80 95       	com	r24
    12de:	70 95       	com	r23
    12e0:	61 95       	neg	r22
    12e2:	7f 4f       	sbci	r23, 0xFF	; 255
    12e4:	8f 4f       	sbci	r24, 0xFF	; 255
    12e6:	9f 4f       	sbci	r25, 0xFF	; 255
    12e8:	08 95       	ret

000012ea <__floatunsisf>:
    12ea:	e8 94       	clt
    12ec:	09 c0       	rjmp	.+18     	; 0x1300 <__floatsisf+0x12>

000012ee <__floatsisf>:
    12ee:	97 fb       	bst	r25, 7
    12f0:	3e f4       	brtc	.+14     	; 0x1300 <__floatsisf+0x12>
    12f2:	90 95       	com	r25
    12f4:	80 95       	com	r24
    12f6:	70 95       	com	r23
    12f8:	61 95       	neg	r22
    12fa:	7f 4f       	sbci	r23, 0xFF	; 255
    12fc:	8f 4f       	sbci	r24, 0xFF	; 255
    12fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1300:	99 23       	and	r25, r25
    1302:	a9 f0       	breq	.+42     	; 0x132e <__floatsisf+0x40>
    1304:	f9 2f       	mov	r31, r25
    1306:	96 e9       	ldi	r25, 0x96	; 150
    1308:	bb 27       	eor	r27, r27
    130a:	93 95       	inc	r25
    130c:	f6 95       	lsr	r31
    130e:	87 95       	ror	r24
    1310:	77 95       	ror	r23
    1312:	67 95       	ror	r22
    1314:	b7 95       	ror	r27
    1316:	f1 11       	cpse	r31, r1
    1318:	f8 cf       	rjmp	.-16     	; 0x130a <__floatsisf+0x1c>
    131a:	fa f4       	brpl	.+62     	; 0x135a <__floatsisf+0x6c>
    131c:	bb 0f       	add	r27, r27
    131e:	11 f4       	brne	.+4      	; 0x1324 <__floatsisf+0x36>
    1320:	60 ff       	sbrs	r22, 0
    1322:	1b c0       	rjmp	.+54     	; 0x135a <__floatsisf+0x6c>
    1324:	6f 5f       	subi	r22, 0xFF	; 255
    1326:	7f 4f       	sbci	r23, 0xFF	; 255
    1328:	8f 4f       	sbci	r24, 0xFF	; 255
    132a:	9f 4f       	sbci	r25, 0xFF	; 255
    132c:	16 c0       	rjmp	.+44     	; 0x135a <__floatsisf+0x6c>
    132e:	88 23       	and	r24, r24
    1330:	11 f0       	breq	.+4      	; 0x1336 <__floatsisf+0x48>
    1332:	96 e9       	ldi	r25, 0x96	; 150
    1334:	11 c0       	rjmp	.+34     	; 0x1358 <__floatsisf+0x6a>
    1336:	77 23       	and	r23, r23
    1338:	21 f0       	breq	.+8      	; 0x1342 <__floatsisf+0x54>
    133a:	9e e8       	ldi	r25, 0x8E	; 142
    133c:	87 2f       	mov	r24, r23
    133e:	76 2f       	mov	r23, r22
    1340:	05 c0       	rjmp	.+10     	; 0x134c <__floatsisf+0x5e>
    1342:	66 23       	and	r22, r22
    1344:	71 f0       	breq	.+28     	; 0x1362 <__floatsisf+0x74>
    1346:	96 e8       	ldi	r25, 0x86	; 134
    1348:	86 2f       	mov	r24, r22
    134a:	70 e0       	ldi	r23, 0x00	; 0
    134c:	60 e0       	ldi	r22, 0x00	; 0
    134e:	2a f0       	brmi	.+10     	; 0x135a <__floatsisf+0x6c>
    1350:	9a 95       	dec	r25
    1352:	66 0f       	add	r22, r22
    1354:	77 1f       	adc	r23, r23
    1356:	88 1f       	adc	r24, r24
    1358:	da f7       	brpl	.-10     	; 0x1350 <__floatsisf+0x62>
    135a:	88 0f       	add	r24, r24
    135c:	96 95       	lsr	r25
    135e:	87 95       	ror	r24
    1360:	97 f9       	bld	r25, 7
    1362:	08 95       	ret

00001364 <__fp_cmp>:
    1364:	99 0f       	add	r25, r25
    1366:	00 08       	sbc	r0, r0
    1368:	55 0f       	add	r21, r21
    136a:	aa 0b       	sbc	r26, r26
    136c:	e0 e8       	ldi	r30, 0x80	; 128
    136e:	fe ef       	ldi	r31, 0xFE	; 254
    1370:	16 16       	cp	r1, r22
    1372:	17 06       	cpc	r1, r23
    1374:	e8 07       	cpc	r30, r24
    1376:	f9 07       	cpc	r31, r25
    1378:	c0 f0       	brcs	.+48     	; 0x13aa <__fp_cmp+0x46>
    137a:	12 16       	cp	r1, r18
    137c:	13 06       	cpc	r1, r19
    137e:	e4 07       	cpc	r30, r20
    1380:	f5 07       	cpc	r31, r21
    1382:	98 f0       	brcs	.+38     	; 0x13aa <__fp_cmp+0x46>
    1384:	62 1b       	sub	r22, r18
    1386:	73 0b       	sbc	r23, r19
    1388:	84 0b       	sbc	r24, r20
    138a:	95 0b       	sbc	r25, r21
    138c:	39 f4       	brne	.+14     	; 0x139c <__fp_cmp+0x38>
    138e:	0a 26       	eor	r0, r26
    1390:	61 f0       	breq	.+24     	; 0x13aa <__fp_cmp+0x46>
    1392:	23 2b       	or	r18, r19
    1394:	24 2b       	or	r18, r20
    1396:	25 2b       	or	r18, r21
    1398:	21 f4       	brne	.+8      	; 0x13a2 <__fp_cmp+0x3e>
    139a:	08 95       	ret
    139c:	0a 26       	eor	r0, r26
    139e:	09 f4       	brne	.+2      	; 0x13a2 <__fp_cmp+0x3e>
    13a0:	a1 40       	sbci	r26, 0x01	; 1
    13a2:	a6 95       	lsr	r26
    13a4:	8f ef       	ldi	r24, 0xFF	; 255
    13a6:	81 1d       	adc	r24, r1
    13a8:	81 1d       	adc	r24, r1
    13aa:	08 95       	ret

000013ac <__fp_inf>:
    13ac:	97 f9       	bld	r25, 7
    13ae:	9f 67       	ori	r25, 0x7F	; 127
    13b0:	80 e8       	ldi	r24, 0x80	; 128
    13b2:	70 e0       	ldi	r23, 0x00	; 0
    13b4:	60 e0       	ldi	r22, 0x00	; 0
    13b6:	08 95       	ret

000013b8 <__fp_nan>:
    13b8:	9f ef       	ldi	r25, 0xFF	; 255
    13ba:	80 ec       	ldi	r24, 0xC0	; 192
    13bc:	08 95       	ret

000013be <__fp_pscA>:
    13be:	00 24       	eor	r0, r0
    13c0:	0a 94       	dec	r0
    13c2:	16 16       	cp	r1, r22
    13c4:	17 06       	cpc	r1, r23
    13c6:	18 06       	cpc	r1, r24
    13c8:	09 06       	cpc	r0, r25
    13ca:	08 95       	ret

000013cc <__fp_pscB>:
    13cc:	00 24       	eor	r0, r0
    13ce:	0a 94       	dec	r0
    13d0:	12 16       	cp	r1, r18
    13d2:	13 06       	cpc	r1, r19
    13d4:	14 06       	cpc	r1, r20
    13d6:	05 06       	cpc	r0, r21
    13d8:	08 95       	ret

000013da <__fp_round>:
    13da:	09 2e       	mov	r0, r25
    13dc:	03 94       	inc	r0
    13de:	00 0c       	add	r0, r0
    13e0:	11 f4       	brne	.+4      	; 0x13e6 <__fp_round+0xc>
    13e2:	88 23       	and	r24, r24
    13e4:	52 f0       	brmi	.+20     	; 0x13fa <__fp_round+0x20>
    13e6:	bb 0f       	add	r27, r27
    13e8:	40 f4       	brcc	.+16     	; 0x13fa <__fp_round+0x20>
    13ea:	bf 2b       	or	r27, r31
    13ec:	11 f4       	brne	.+4      	; 0x13f2 <__fp_round+0x18>
    13ee:	60 ff       	sbrs	r22, 0
    13f0:	04 c0       	rjmp	.+8      	; 0x13fa <__fp_round+0x20>
    13f2:	6f 5f       	subi	r22, 0xFF	; 255
    13f4:	7f 4f       	sbci	r23, 0xFF	; 255
    13f6:	8f 4f       	sbci	r24, 0xFF	; 255
    13f8:	9f 4f       	sbci	r25, 0xFF	; 255
    13fa:	08 95       	ret

000013fc <__fp_split3>:
    13fc:	57 fd       	sbrc	r21, 7
    13fe:	90 58       	subi	r25, 0x80	; 128
    1400:	44 0f       	add	r20, r20
    1402:	55 1f       	adc	r21, r21
    1404:	59 f0       	breq	.+22     	; 0x141c <__fp_splitA+0x10>
    1406:	5f 3f       	cpi	r21, 0xFF	; 255
    1408:	71 f0       	breq	.+28     	; 0x1426 <__fp_splitA+0x1a>
    140a:	47 95       	ror	r20

0000140c <__fp_splitA>:
    140c:	88 0f       	add	r24, r24
    140e:	97 fb       	bst	r25, 7
    1410:	99 1f       	adc	r25, r25
    1412:	61 f0       	breq	.+24     	; 0x142c <__fp_splitA+0x20>
    1414:	9f 3f       	cpi	r25, 0xFF	; 255
    1416:	79 f0       	breq	.+30     	; 0x1436 <__fp_splitA+0x2a>
    1418:	87 95       	ror	r24
    141a:	08 95       	ret
    141c:	12 16       	cp	r1, r18
    141e:	13 06       	cpc	r1, r19
    1420:	14 06       	cpc	r1, r20
    1422:	55 1f       	adc	r21, r21
    1424:	f2 cf       	rjmp	.-28     	; 0x140a <__fp_split3+0xe>
    1426:	46 95       	lsr	r20
    1428:	f1 df       	rcall	.-30     	; 0x140c <__fp_splitA>
    142a:	08 c0       	rjmp	.+16     	; 0x143c <__fp_splitA+0x30>
    142c:	16 16       	cp	r1, r22
    142e:	17 06       	cpc	r1, r23
    1430:	18 06       	cpc	r1, r24
    1432:	99 1f       	adc	r25, r25
    1434:	f1 cf       	rjmp	.-30     	; 0x1418 <__fp_splitA+0xc>
    1436:	86 95       	lsr	r24
    1438:	71 05       	cpc	r23, r1
    143a:	61 05       	cpc	r22, r1
    143c:	08 94       	sec
    143e:	08 95       	ret

00001440 <__fp_zero>:
    1440:	e8 94       	clt

00001442 <__fp_szero>:
    1442:	bb 27       	eor	r27, r27
    1444:	66 27       	eor	r22, r22
    1446:	77 27       	eor	r23, r23
    1448:	cb 01       	movw	r24, r22
    144a:	97 f9       	bld	r25, 7
    144c:	08 95       	ret

0000144e <__mulsf3>:
    144e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__mulsf3x>
    1452:	0c 94 ed 09 	jmp	0x13da	; 0x13da <__fp_round>
    1456:	0e 94 df 09 	call	0x13be	; 0x13be <__fp_pscA>
    145a:	38 f0       	brcs	.+14     	; 0x146a <__mulsf3+0x1c>
    145c:	0e 94 e6 09 	call	0x13cc	; 0x13cc <__fp_pscB>
    1460:	20 f0       	brcs	.+8      	; 0x146a <__mulsf3+0x1c>
    1462:	95 23       	and	r25, r21
    1464:	11 f0       	breq	.+4      	; 0x146a <__mulsf3+0x1c>
    1466:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <__fp_inf>
    146a:	0c 94 dc 09 	jmp	0x13b8	; 0x13b8 <__fp_nan>
    146e:	11 24       	eor	r1, r1
    1470:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <__fp_szero>

00001474 <__mulsf3x>:
    1474:	0e 94 fe 09 	call	0x13fc	; 0x13fc <__fp_split3>
    1478:	70 f3       	brcs	.-36     	; 0x1456 <__mulsf3+0x8>

0000147a <__mulsf3_pse>:
    147a:	95 9f       	mul	r25, r21
    147c:	c1 f3       	breq	.-16     	; 0x146e <__mulsf3+0x20>
    147e:	95 0f       	add	r25, r21
    1480:	50 e0       	ldi	r21, 0x00	; 0
    1482:	55 1f       	adc	r21, r21
    1484:	62 9f       	mul	r22, r18
    1486:	f0 01       	movw	r30, r0
    1488:	72 9f       	mul	r23, r18
    148a:	bb 27       	eor	r27, r27
    148c:	f0 0d       	add	r31, r0
    148e:	b1 1d       	adc	r27, r1
    1490:	63 9f       	mul	r22, r19
    1492:	aa 27       	eor	r26, r26
    1494:	f0 0d       	add	r31, r0
    1496:	b1 1d       	adc	r27, r1
    1498:	aa 1f       	adc	r26, r26
    149a:	64 9f       	mul	r22, r20
    149c:	66 27       	eor	r22, r22
    149e:	b0 0d       	add	r27, r0
    14a0:	a1 1d       	adc	r26, r1
    14a2:	66 1f       	adc	r22, r22
    14a4:	82 9f       	mul	r24, r18
    14a6:	22 27       	eor	r18, r18
    14a8:	b0 0d       	add	r27, r0
    14aa:	a1 1d       	adc	r26, r1
    14ac:	62 1f       	adc	r22, r18
    14ae:	73 9f       	mul	r23, r19
    14b0:	b0 0d       	add	r27, r0
    14b2:	a1 1d       	adc	r26, r1
    14b4:	62 1f       	adc	r22, r18
    14b6:	83 9f       	mul	r24, r19
    14b8:	a0 0d       	add	r26, r0
    14ba:	61 1d       	adc	r22, r1
    14bc:	22 1f       	adc	r18, r18
    14be:	74 9f       	mul	r23, r20
    14c0:	33 27       	eor	r19, r19
    14c2:	a0 0d       	add	r26, r0
    14c4:	61 1d       	adc	r22, r1
    14c6:	23 1f       	adc	r18, r19
    14c8:	84 9f       	mul	r24, r20
    14ca:	60 0d       	add	r22, r0
    14cc:	21 1d       	adc	r18, r1
    14ce:	82 2f       	mov	r24, r18
    14d0:	76 2f       	mov	r23, r22
    14d2:	6a 2f       	mov	r22, r26
    14d4:	11 24       	eor	r1, r1
    14d6:	9f 57       	subi	r25, 0x7F	; 127
    14d8:	50 40       	sbci	r21, 0x00	; 0
    14da:	9a f0       	brmi	.+38     	; 0x1502 <__mulsf3_pse+0x88>
    14dc:	f1 f0       	breq	.+60     	; 0x151a <__mulsf3_pse+0xa0>
    14de:	88 23       	and	r24, r24
    14e0:	4a f0       	brmi	.+18     	; 0x14f4 <__mulsf3_pse+0x7a>
    14e2:	ee 0f       	add	r30, r30
    14e4:	ff 1f       	adc	r31, r31
    14e6:	bb 1f       	adc	r27, r27
    14e8:	66 1f       	adc	r22, r22
    14ea:	77 1f       	adc	r23, r23
    14ec:	88 1f       	adc	r24, r24
    14ee:	91 50       	subi	r25, 0x01	; 1
    14f0:	50 40       	sbci	r21, 0x00	; 0
    14f2:	a9 f7       	brne	.-22     	; 0x14de <__mulsf3_pse+0x64>
    14f4:	9e 3f       	cpi	r25, 0xFE	; 254
    14f6:	51 05       	cpc	r21, r1
    14f8:	80 f0       	brcs	.+32     	; 0x151a <__mulsf3_pse+0xa0>
    14fa:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <__fp_inf>
    14fe:	0c 94 21 0a 	jmp	0x1442	; 0x1442 <__fp_szero>
    1502:	5f 3f       	cpi	r21, 0xFF	; 255
    1504:	e4 f3       	brlt	.-8      	; 0x14fe <__mulsf3_pse+0x84>
    1506:	98 3e       	cpi	r25, 0xE8	; 232
    1508:	d4 f3       	brlt	.-12     	; 0x14fe <__mulsf3_pse+0x84>
    150a:	86 95       	lsr	r24
    150c:	77 95       	ror	r23
    150e:	67 95       	ror	r22
    1510:	b7 95       	ror	r27
    1512:	f7 95       	ror	r31
    1514:	e7 95       	ror	r30
    1516:	9f 5f       	subi	r25, 0xFF	; 255
    1518:	c1 f7       	brne	.-16     	; 0x150a <__mulsf3_pse+0x90>
    151a:	fe 2b       	or	r31, r30
    151c:	88 0f       	add	r24, r24
    151e:	91 1d       	adc	r25, r1
    1520:	96 95       	lsr	r25
    1522:	87 95       	ror	r24
    1524:	97 f9       	bld	r25, 7
    1526:	08 95       	ret

00001528 <vfprintf>:
    1528:	a0 e1       	ldi	r26, 0x10	; 16
    152a:	b0 e0       	ldi	r27, 0x00	; 0
    152c:	ea e9       	ldi	r30, 0x9A	; 154
    152e:	fa e0       	ldi	r31, 0x0A	; 10
    1530:	0c 94 11 0e 	jmp	0x1c22	; 0x1c22 <__prologue_saves__>
    1534:	7c 01       	movw	r14, r24
    1536:	1b 01       	movw	r2, r22
    1538:	6a 01       	movw	r12, r20
    153a:	fc 01       	movw	r30, r24
    153c:	17 82       	std	Z+7, r1	; 0x07
    153e:	16 82       	std	Z+6, r1	; 0x06
    1540:	83 81       	ldd	r24, Z+3	; 0x03
    1542:	81 ff       	sbrs	r24, 1
    1544:	44 c3       	rjmp	.+1672   	; 0x1bce <vfprintf+0x6a6>
    1546:	9e 01       	movw	r18, r28
    1548:	2f 5f       	subi	r18, 0xFF	; 255
    154a:	3f 4f       	sbci	r19, 0xFF	; 255
    154c:	39 01       	movw	r6, r18
    154e:	f7 01       	movw	r30, r14
    1550:	93 81       	ldd	r25, Z+3	; 0x03
    1552:	f1 01       	movw	r30, r2
    1554:	93 fd       	sbrc	r25, 3
    1556:	85 91       	lpm	r24, Z+
    1558:	93 ff       	sbrs	r25, 3
    155a:	81 91       	ld	r24, Z+
    155c:	1f 01       	movw	r2, r30
    155e:	88 23       	and	r24, r24
    1560:	09 f4       	brne	.+2      	; 0x1564 <vfprintf+0x3c>
    1562:	31 c3       	rjmp	.+1634   	; 0x1bc6 <vfprintf+0x69e>
    1564:	85 32       	cpi	r24, 0x25	; 37
    1566:	39 f4       	brne	.+14     	; 0x1576 <vfprintf+0x4e>
    1568:	93 fd       	sbrc	r25, 3
    156a:	85 91       	lpm	r24, Z+
    156c:	93 ff       	sbrs	r25, 3
    156e:	81 91       	ld	r24, Z+
    1570:	1f 01       	movw	r2, r30
    1572:	85 32       	cpi	r24, 0x25	; 37
    1574:	39 f4       	brne	.+14     	; 0x1584 <vfprintf+0x5c>
    1576:	b7 01       	movw	r22, r14
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    157e:	56 01       	movw	r10, r12
    1580:	65 01       	movw	r12, r10
    1582:	e5 cf       	rjmp	.-54     	; 0x154e <vfprintf+0x26>
    1584:	10 e0       	ldi	r17, 0x00	; 0
    1586:	51 2c       	mov	r5, r1
    1588:	91 2c       	mov	r9, r1
    158a:	ff e1       	ldi	r31, 0x1F	; 31
    158c:	f9 15       	cp	r31, r9
    158e:	d8 f0       	brcs	.+54     	; 0x15c6 <vfprintf+0x9e>
    1590:	8b 32       	cpi	r24, 0x2B	; 43
    1592:	79 f0       	breq	.+30     	; 0x15b2 <vfprintf+0x8a>
    1594:	38 f4       	brcc	.+14     	; 0x15a4 <vfprintf+0x7c>
    1596:	80 32       	cpi	r24, 0x20	; 32
    1598:	79 f0       	breq	.+30     	; 0x15b8 <vfprintf+0x90>
    159a:	83 32       	cpi	r24, 0x23	; 35
    159c:	a1 f4       	brne	.+40     	; 0x15c6 <vfprintf+0x9e>
    159e:	f9 2d       	mov	r31, r9
    15a0:	f0 61       	ori	r31, 0x10	; 16
    15a2:	2e c0       	rjmp	.+92     	; 0x1600 <vfprintf+0xd8>
    15a4:	8d 32       	cpi	r24, 0x2D	; 45
    15a6:	61 f0       	breq	.+24     	; 0x15c0 <vfprintf+0x98>
    15a8:	80 33       	cpi	r24, 0x30	; 48
    15aa:	69 f4       	brne	.+26     	; 0x15c6 <vfprintf+0x9e>
    15ac:	29 2d       	mov	r18, r9
    15ae:	21 60       	ori	r18, 0x01	; 1
    15b0:	2d c0       	rjmp	.+90     	; 0x160c <vfprintf+0xe4>
    15b2:	39 2d       	mov	r19, r9
    15b4:	32 60       	ori	r19, 0x02	; 2
    15b6:	93 2e       	mov	r9, r19
    15b8:	89 2d       	mov	r24, r9
    15ba:	84 60       	ori	r24, 0x04	; 4
    15bc:	98 2e       	mov	r9, r24
    15be:	2a c0       	rjmp	.+84     	; 0x1614 <vfprintf+0xec>
    15c0:	e9 2d       	mov	r30, r9
    15c2:	e8 60       	ori	r30, 0x08	; 8
    15c4:	15 c0       	rjmp	.+42     	; 0x15f0 <vfprintf+0xc8>
    15c6:	97 fc       	sbrc	r9, 7
    15c8:	2d c0       	rjmp	.+90     	; 0x1624 <vfprintf+0xfc>
    15ca:	20 ed       	ldi	r18, 0xD0	; 208
    15cc:	28 0f       	add	r18, r24
    15ce:	2a 30       	cpi	r18, 0x0A	; 10
    15d0:	88 f4       	brcc	.+34     	; 0x15f4 <vfprintf+0xcc>
    15d2:	96 fe       	sbrs	r9, 6
    15d4:	06 c0       	rjmp	.+12     	; 0x15e2 <vfprintf+0xba>
    15d6:	3a e0       	ldi	r19, 0x0A	; 10
    15d8:	13 9f       	mul	r17, r19
    15da:	20 0d       	add	r18, r0
    15dc:	11 24       	eor	r1, r1
    15de:	12 2f       	mov	r17, r18
    15e0:	19 c0       	rjmp	.+50     	; 0x1614 <vfprintf+0xec>
    15e2:	8a e0       	ldi	r24, 0x0A	; 10
    15e4:	58 9e       	mul	r5, r24
    15e6:	20 0d       	add	r18, r0
    15e8:	11 24       	eor	r1, r1
    15ea:	52 2e       	mov	r5, r18
    15ec:	e9 2d       	mov	r30, r9
    15ee:	e0 62       	ori	r30, 0x20	; 32
    15f0:	9e 2e       	mov	r9, r30
    15f2:	10 c0       	rjmp	.+32     	; 0x1614 <vfprintf+0xec>
    15f4:	8e 32       	cpi	r24, 0x2E	; 46
    15f6:	31 f4       	brne	.+12     	; 0x1604 <vfprintf+0xdc>
    15f8:	96 fc       	sbrc	r9, 6
    15fa:	e5 c2       	rjmp	.+1482   	; 0x1bc6 <vfprintf+0x69e>
    15fc:	f9 2d       	mov	r31, r9
    15fe:	f0 64       	ori	r31, 0x40	; 64
    1600:	9f 2e       	mov	r9, r31
    1602:	08 c0       	rjmp	.+16     	; 0x1614 <vfprintf+0xec>
    1604:	8c 36       	cpi	r24, 0x6C	; 108
    1606:	21 f4       	brne	.+8      	; 0x1610 <vfprintf+0xe8>
    1608:	29 2d       	mov	r18, r9
    160a:	20 68       	ori	r18, 0x80	; 128
    160c:	92 2e       	mov	r9, r18
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <vfprintf+0xec>
    1610:	88 36       	cpi	r24, 0x68	; 104
    1612:	41 f4       	brne	.+16     	; 0x1624 <vfprintf+0xfc>
    1614:	f1 01       	movw	r30, r2
    1616:	93 fd       	sbrc	r25, 3
    1618:	85 91       	lpm	r24, Z+
    161a:	93 ff       	sbrs	r25, 3
    161c:	81 91       	ld	r24, Z+
    161e:	1f 01       	movw	r2, r30
    1620:	81 11       	cpse	r24, r1
    1622:	b3 cf       	rjmp	.-154    	; 0x158a <vfprintf+0x62>
    1624:	9b eb       	ldi	r25, 0xBB	; 187
    1626:	98 0f       	add	r25, r24
    1628:	93 30       	cpi	r25, 0x03	; 3
    162a:	20 f4       	brcc	.+8      	; 0x1634 <vfprintf+0x10c>
    162c:	99 2d       	mov	r25, r9
    162e:	90 61       	ori	r25, 0x10	; 16
    1630:	80 5e       	subi	r24, 0xE0	; 224
    1632:	07 c0       	rjmp	.+14     	; 0x1642 <vfprintf+0x11a>
    1634:	9b e9       	ldi	r25, 0x9B	; 155
    1636:	98 0f       	add	r25, r24
    1638:	93 30       	cpi	r25, 0x03	; 3
    163a:	08 f0       	brcs	.+2      	; 0x163e <vfprintf+0x116>
    163c:	66 c1       	rjmp	.+716    	; 0x190a <vfprintf+0x3e2>
    163e:	99 2d       	mov	r25, r9
    1640:	9f 7e       	andi	r25, 0xEF	; 239
    1642:	96 ff       	sbrs	r25, 6
    1644:	16 e0       	ldi	r17, 0x06	; 6
    1646:	9f 73       	andi	r25, 0x3F	; 63
    1648:	99 2e       	mov	r9, r25
    164a:	85 36       	cpi	r24, 0x65	; 101
    164c:	19 f4       	brne	.+6      	; 0x1654 <vfprintf+0x12c>
    164e:	90 64       	ori	r25, 0x40	; 64
    1650:	99 2e       	mov	r9, r25
    1652:	08 c0       	rjmp	.+16     	; 0x1664 <vfprintf+0x13c>
    1654:	86 36       	cpi	r24, 0x66	; 102
    1656:	21 f4       	brne	.+8      	; 0x1660 <vfprintf+0x138>
    1658:	39 2f       	mov	r19, r25
    165a:	30 68       	ori	r19, 0x80	; 128
    165c:	93 2e       	mov	r9, r19
    165e:	02 c0       	rjmp	.+4      	; 0x1664 <vfprintf+0x13c>
    1660:	11 11       	cpse	r17, r1
    1662:	11 50       	subi	r17, 0x01	; 1
    1664:	97 fe       	sbrs	r9, 7
    1666:	07 c0       	rjmp	.+14     	; 0x1676 <vfprintf+0x14e>
    1668:	1c 33       	cpi	r17, 0x3C	; 60
    166a:	50 f4       	brcc	.+20     	; 0x1680 <vfprintf+0x158>
    166c:	44 24       	eor	r4, r4
    166e:	43 94       	inc	r4
    1670:	41 0e       	add	r4, r17
    1672:	27 e0       	ldi	r18, 0x07	; 7
    1674:	0b c0       	rjmp	.+22     	; 0x168c <vfprintf+0x164>
    1676:	18 30       	cpi	r17, 0x08	; 8
    1678:	38 f0       	brcs	.+14     	; 0x1688 <vfprintf+0x160>
    167a:	27 e0       	ldi	r18, 0x07	; 7
    167c:	17 e0       	ldi	r17, 0x07	; 7
    167e:	05 c0       	rjmp	.+10     	; 0x168a <vfprintf+0x162>
    1680:	27 e0       	ldi	r18, 0x07	; 7
    1682:	9c e3       	ldi	r25, 0x3C	; 60
    1684:	49 2e       	mov	r4, r25
    1686:	02 c0       	rjmp	.+4      	; 0x168c <vfprintf+0x164>
    1688:	21 2f       	mov	r18, r17
    168a:	41 2c       	mov	r4, r1
    168c:	56 01       	movw	r10, r12
    168e:	84 e0       	ldi	r24, 0x04	; 4
    1690:	a8 0e       	add	r10, r24
    1692:	b1 1c       	adc	r11, r1
    1694:	f6 01       	movw	r30, r12
    1696:	60 81       	ld	r22, Z
    1698:	71 81       	ldd	r23, Z+1	; 0x01
    169a:	82 81       	ldd	r24, Z+2	; 0x02
    169c:	93 81       	ldd	r25, Z+3	; 0x03
    169e:	04 2d       	mov	r16, r4
    16a0:	a3 01       	movw	r20, r6
    16a2:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <__ftoa_engine>
    16a6:	6c 01       	movw	r12, r24
    16a8:	f9 81       	ldd	r31, Y+1	; 0x01
    16aa:	fc 87       	std	Y+12, r31	; 0x0c
    16ac:	f0 ff       	sbrs	r31, 0
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <vfprintf+0x18c>
    16b0:	f3 ff       	sbrs	r31, 3
    16b2:	06 c0       	rjmp	.+12     	; 0x16c0 <vfprintf+0x198>
    16b4:	91 fc       	sbrc	r9, 1
    16b6:	06 c0       	rjmp	.+12     	; 0x16c4 <vfprintf+0x19c>
    16b8:	92 fe       	sbrs	r9, 2
    16ba:	06 c0       	rjmp	.+12     	; 0x16c8 <vfprintf+0x1a0>
    16bc:	00 e2       	ldi	r16, 0x20	; 32
    16be:	05 c0       	rjmp	.+10     	; 0x16ca <vfprintf+0x1a2>
    16c0:	0d e2       	ldi	r16, 0x2D	; 45
    16c2:	03 c0       	rjmp	.+6      	; 0x16ca <vfprintf+0x1a2>
    16c4:	0b e2       	ldi	r16, 0x2B	; 43
    16c6:	01 c0       	rjmp	.+2      	; 0x16ca <vfprintf+0x1a2>
    16c8:	00 e0       	ldi	r16, 0x00	; 0
    16ca:	8c 85       	ldd	r24, Y+12	; 0x0c
    16cc:	8c 70       	andi	r24, 0x0C	; 12
    16ce:	19 f0       	breq	.+6      	; 0x16d6 <vfprintf+0x1ae>
    16d0:	01 11       	cpse	r16, r1
    16d2:	5a c2       	rjmp	.+1204   	; 0x1b88 <vfprintf+0x660>
    16d4:	9b c2       	rjmp	.+1334   	; 0x1c0c <vfprintf+0x6e4>
    16d6:	97 fe       	sbrs	r9, 7
    16d8:	10 c0       	rjmp	.+32     	; 0x16fa <vfprintf+0x1d2>
    16da:	4c 0c       	add	r4, r12
    16dc:	fc 85       	ldd	r31, Y+12	; 0x0c
    16de:	f4 ff       	sbrs	r31, 4
    16e0:	04 c0       	rjmp	.+8      	; 0x16ea <vfprintf+0x1c2>
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	81 33       	cpi	r24, 0x31	; 49
    16e6:	09 f4       	brne	.+2      	; 0x16ea <vfprintf+0x1c2>
    16e8:	4a 94       	dec	r4
    16ea:	14 14       	cp	r1, r4
    16ec:	74 f5       	brge	.+92     	; 0x174a <vfprintf+0x222>
    16ee:	28 e0       	ldi	r18, 0x08	; 8
    16f0:	24 15       	cp	r18, r4
    16f2:	78 f5       	brcc	.+94     	; 0x1752 <vfprintf+0x22a>
    16f4:	88 e0       	ldi	r24, 0x08	; 8
    16f6:	48 2e       	mov	r4, r24
    16f8:	2c c0       	rjmp	.+88     	; 0x1752 <vfprintf+0x22a>
    16fa:	96 fc       	sbrc	r9, 6
    16fc:	2a c0       	rjmp	.+84     	; 0x1752 <vfprintf+0x22a>
    16fe:	81 2f       	mov	r24, r17
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	8c 15       	cp	r24, r12
    1704:	9d 05       	cpc	r25, r13
    1706:	9c f0       	brlt	.+38     	; 0x172e <vfprintf+0x206>
    1708:	3c ef       	ldi	r19, 0xFC	; 252
    170a:	c3 16       	cp	r12, r19
    170c:	3f ef       	ldi	r19, 0xFF	; 255
    170e:	d3 06       	cpc	r13, r19
    1710:	74 f0       	brlt	.+28     	; 0x172e <vfprintf+0x206>
    1712:	89 2d       	mov	r24, r9
    1714:	80 68       	ori	r24, 0x80	; 128
    1716:	98 2e       	mov	r9, r24
    1718:	0a c0       	rjmp	.+20     	; 0x172e <vfprintf+0x206>
    171a:	e2 e0       	ldi	r30, 0x02	; 2
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	ec 0f       	add	r30, r28
    1720:	fd 1f       	adc	r31, r29
    1722:	e1 0f       	add	r30, r17
    1724:	f1 1d       	adc	r31, r1
    1726:	80 81       	ld	r24, Z
    1728:	80 33       	cpi	r24, 0x30	; 48
    172a:	19 f4       	brne	.+6      	; 0x1732 <vfprintf+0x20a>
    172c:	11 50       	subi	r17, 0x01	; 1
    172e:	11 11       	cpse	r17, r1
    1730:	f4 cf       	rjmp	.-24     	; 0x171a <vfprintf+0x1f2>
    1732:	97 fe       	sbrs	r9, 7
    1734:	0e c0       	rjmp	.+28     	; 0x1752 <vfprintf+0x22a>
    1736:	44 24       	eor	r4, r4
    1738:	43 94       	inc	r4
    173a:	41 0e       	add	r4, r17
    173c:	81 2f       	mov	r24, r17
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	c8 16       	cp	r12, r24
    1742:	d9 06       	cpc	r13, r25
    1744:	2c f4       	brge	.+10     	; 0x1750 <vfprintf+0x228>
    1746:	1c 19       	sub	r17, r12
    1748:	04 c0       	rjmp	.+8      	; 0x1752 <vfprintf+0x22a>
    174a:	44 24       	eor	r4, r4
    174c:	43 94       	inc	r4
    174e:	01 c0       	rjmp	.+2      	; 0x1752 <vfprintf+0x22a>
    1750:	10 e0       	ldi	r17, 0x00	; 0
    1752:	97 fe       	sbrs	r9, 7
    1754:	06 c0       	rjmp	.+12     	; 0x1762 <vfprintf+0x23a>
    1756:	1c 14       	cp	r1, r12
    1758:	1d 04       	cpc	r1, r13
    175a:	34 f4       	brge	.+12     	; 0x1768 <vfprintf+0x240>
    175c:	c6 01       	movw	r24, r12
    175e:	01 96       	adiw	r24, 0x01	; 1
    1760:	05 c0       	rjmp	.+10     	; 0x176c <vfprintf+0x244>
    1762:	85 e0       	ldi	r24, 0x05	; 5
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	02 c0       	rjmp	.+4      	; 0x176c <vfprintf+0x244>
    1768:	81 e0       	ldi	r24, 0x01	; 1
    176a:	90 e0       	ldi	r25, 0x00	; 0
    176c:	01 11       	cpse	r16, r1
    176e:	01 96       	adiw	r24, 0x01	; 1
    1770:	11 23       	and	r17, r17
    1772:	31 f0       	breq	.+12     	; 0x1780 <vfprintf+0x258>
    1774:	21 2f       	mov	r18, r17
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	2f 5f       	subi	r18, 0xFF	; 255
    177a:	3f 4f       	sbci	r19, 0xFF	; 255
    177c:	82 0f       	add	r24, r18
    177e:	93 1f       	adc	r25, r19
    1780:	25 2d       	mov	r18, r5
    1782:	30 e0       	ldi	r19, 0x00	; 0
    1784:	82 17       	cp	r24, r18
    1786:	93 07       	cpc	r25, r19
    1788:	14 f4       	brge	.+4      	; 0x178e <vfprintf+0x266>
    178a:	58 1a       	sub	r5, r24
    178c:	01 c0       	rjmp	.+2      	; 0x1790 <vfprintf+0x268>
    178e:	51 2c       	mov	r5, r1
    1790:	89 2d       	mov	r24, r9
    1792:	89 70       	andi	r24, 0x09	; 9
    1794:	49 f4       	brne	.+18     	; 0x17a8 <vfprintf+0x280>
    1796:	55 20       	and	r5, r5
    1798:	39 f0       	breq	.+14     	; 0x17a8 <vfprintf+0x280>
    179a:	b7 01       	movw	r22, r14
    179c:	80 e2       	ldi	r24, 0x20	; 32
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    17a4:	5a 94       	dec	r5
    17a6:	f7 cf       	rjmp	.-18     	; 0x1796 <vfprintf+0x26e>
    17a8:	00 23       	and	r16, r16
    17aa:	29 f0       	breq	.+10     	; 0x17b6 <vfprintf+0x28e>
    17ac:	b7 01       	movw	r22, r14
    17ae:	80 2f       	mov	r24, r16
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    17b6:	93 fc       	sbrc	r9, 3
    17b8:	09 c0       	rjmp	.+18     	; 0x17cc <vfprintf+0x2a4>
    17ba:	55 20       	and	r5, r5
    17bc:	39 f0       	breq	.+14     	; 0x17cc <vfprintf+0x2a4>
    17be:	b7 01       	movw	r22, r14
    17c0:	80 e3       	ldi	r24, 0x30	; 48
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    17c8:	5a 94       	dec	r5
    17ca:	f7 cf       	rjmp	.-18     	; 0x17ba <vfprintf+0x292>
    17cc:	97 fe       	sbrs	r9, 7
    17ce:	4c c0       	rjmp	.+152    	; 0x1868 <vfprintf+0x340>
    17d0:	46 01       	movw	r8, r12
    17d2:	d7 fe       	sbrs	r13, 7
    17d4:	02 c0       	rjmp	.+4      	; 0x17da <vfprintf+0x2b2>
    17d6:	81 2c       	mov	r8, r1
    17d8:	91 2c       	mov	r9, r1
    17da:	c6 01       	movw	r24, r12
    17dc:	88 19       	sub	r24, r8
    17de:	99 09       	sbc	r25, r9
    17e0:	f3 01       	movw	r30, r6
    17e2:	e8 0f       	add	r30, r24
    17e4:	f9 1f       	adc	r31, r25
    17e6:	fe 87       	std	Y+14, r31	; 0x0e
    17e8:	ed 87       	std	Y+13, r30	; 0x0d
    17ea:	96 01       	movw	r18, r12
    17ec:	24 19       	sub	r18, r4
    17ee:	31 09       	sbc	r19, r1
    17f0:	38 8b       	std	Y+16, r19	; 0x10
    17f2:	2f 87       	std	Y+15, r18	; 0x0f
    17f4:	01 2f       	mov	r16, r17
    17f6:	10 e0       	ldi	r17, 0x00	; 0
    17f8:	11 95       	neg	r17
    17fa:	01 95       	neg	r16
    17fc:	11 09       	sbc	r17, r1
    17fe:	3f ef       	ldi	r19, 0xFF	; 255
    1800:	83 16       	cp	r8, r19
    1802:	93 06       	cpc	r9, r19
    1804:	29 f4       	brne	.+10     	; 0x1810 <vfprintf+0x2e8>
    1806:	b7 01       	movw	r22, r14
    1808:	8e e2       	ldi	r24, 0x2E	; 46
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1810:	c8 14       	cp	r12, r8
    1812:	d9 04       	cpc	r13, r9
    1814:	4c f0       	brlt	.+18     	; 0x1828 <vfprintf+0x300>
    1816:	8f 85       	ldd	r24, Y+15	; 0x0f
    1818:	98 89       	ldd	r25, Y+16	; 0x10
    181a:	88 15       	cp	r24, r8
    181c:	99 05       	cpc	r25, r9
    181e:	24 f4       	brge	.+8      	; 0x1828 <vfprintf+0x300>
    1820:	ed 85       	ldd	r30, Y+13	; 0x0d
    1822:	fe 85       	ldd	r31, Y+14	; 0x0e
    1824:	81 81       	ldd	r24, Z+1	; 0x01
    1826:	01 c0       	rjmp	.+2      	; 0x182a <vfprintf+0x302>
    1828:	80 e3       	ldi	r24, 0x30	; 48
    182a:	f1 e0       	ldi	r31, 0x01	; 1
    182c:	8f 1a       	sub	r8, r31
    182e:	91 08       	sbc	r9, r1
    1830:	2d 85       	ldd	r18, Y+13	; 0x0d
    1832:	3e 85       	ldd	r19, Y+14	; 0x0e
    1834:	2f 5f       	subi	r18, 0xFF	; 255
    1836:	3f 4f       	sbci	r19, 0xFF	; 255
    1838:	3e 87       	std	Y+14, r19	; 0x0e
    183a:	2d 87       	std	Y+13, r18	; 0x0d
    183c:	80 16       	cp	r8, r16
    183e:	91 06       	cpc	r9, r17
    1840:	2c f0       	brlt	.+10     	; 0x184c <vfprintf+0x324>
    1842:	b7 01       	movw	r22, r14
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    184a:	d9 cf       	rjmp	.-78     	; 0x17fe <vfprintf+0x2d6>
    184c:	c8 14       	cp	r12, r8
    184e:	d9 04       	cpc	r13, r9
    1850:	41 f4       	brne	.+16     	; 0x1862 <vfprintf+0x33a>
    1852:	9a 81       	ldd	r25, Y+2	; 0x02
    1854:	96 33       	cpi	r25, 0x36	; 54
    1856:	20 f4       	brcc	.+8      	; 0x1860 <vfprintf+0x338>
    1858:	95 33       	cpi	r25, 0x35	; 53
    185a:	19 f4       	brne	.+6      	; 0x1862 <vfprintf+0x33a>
    185c:	3c 85       	ldd	r19, Y+12	; 0x0c
    185e:	34 ff       	sbrs	r19, 4
    1860:	81 e3       	ldi	r24, 0x31	; 49
    1862:	b7 01       	movw	r22, r14
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	4e c0       	rjmp	.+156    	; 0x1904 <vfprintf+0x3dc>
    1868:	8a 81       	ldd	r24, Y+2	; 0x02
    186a:	81 33       	cpi	r24, 0x31	; 49
    186c:	19 f0       	breq	.+6      	; 0x1874 <vfprintf+0x34c>
    186e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1870:	9f 7e       	andi	r25, 0xEF	; 239
    1872:	9c 87       	std	Y+12, r25	; 0x0c
    1874:	b7 01       	movw	r22, r14
    1876:	90 e0       	ldi	r25, 0x00	; 0
    1878:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    187c:	11 11       	cpse	r17, r1
    187e:	05 c0       	rjmp	.+10     	; 0x188a <vfprintf+0x362>
    1880:	94 fc       	sbrc	r9, 4
    1882:	18 c0       	rjmp	.+48     	; 0x18b4 <vfprintf+0x38c>
    1884:	85 e6       	ldi	r24, 0x65	; 101
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	17 c0       	rjmp	.+46     	; 0x18b8 <vfprintf+0x390>
    188a:	b7 01       	movw	r22, r14
    188c:	8e e2       	ldi	r24, 0x2E	; 46
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1894:	1e 5f       	subi	r17, 0xFE	; 254
    1896:	82 e0       	ldi	r24, 0x02	; 2
    1898:	01 e0       	ldi	r16, 0x01	; 1
    189a:	08 0f       	add	r16, r24
    189c:	f3 01       	movw	r30, r6
    189e:	e8 0f       	add	r30, r24
    18a0:	f1 1d       	adc	r31, r1
    18a2:	80 81       	ld	r24, Z
    18a4:	b7 01       	movw	r22, r14
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    18ac:	80 2f       	mov	r24, r16
    18ae:	01 13       	cpse	r16, r17
    18b0:	f3 cf       	rjmp	.-26     	; 0x1898 <vfprintf+0x370>
    18b2:	e6 cf       	rjmp	.-52     	; 0x1880 <vfprintf+0x358>
    18b4:	85 e4       	ldi	r24, 0x45	; 69
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	b7 01       	movw	r22, r14
    18ba:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    18be:	d7 fc       	sbrc	r13, 7
    18c0:	06 c0       	rjmp	.+12     	; 0x18ce <vfprintf+0x3a6>
    18c2:	c1 14       	cp	r12, r1
    18c4:	d1 04       	cpc	r13, r1
    18c6:	41 f4       	brne	.+16     	; 0x18d8 <vfprintf+0x3b0>
    18c8:	ec 85       	ldd	r30, Y+12	; 0x0c
    18ca:	e4 ff       	sbrs	r30, 4
    18cc:	05 c0       	rjmp	.+10     	; 0x18d8 <vfprintf+0x3b0>
    18ce:	d1 94       	neg	r13
    18d0:	c1 94       	neg	r12
    18d2:	d1 08       	sbc	r13, r1
    18d4:	8d e2       	ldi	r24, 0x2D	; 45
    18d6:	01 c0       	rjmp	.+2      	; 0x18da <vfprintf+0x3b2>
    18d8:	8b e2       	ldi	r24, 0x2B	; 43
    18da:	b7 01       	movw	r22, r14
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    18e2:	80 e3       	ldi	r24, 0x30	; 48
    18e4:	2a e0       	ldi	r18, 0x0A	; 10
    18e6:	c2 16       	cp	r12, r18
    18e8:	d1 04       	cpc	r13, r1
    18ea:	2c f0       	brlt	.+10     	; 0x18f6 <vfprintf+0x3ce>
    18ec:	8f 5f       	subi	r24, 0xFF	; 255
    18ee:	fa e0       	ldi	r31, 0x0A	; 10
    18f0:	cf 1a       	sub	r12, r31
    18f2:	d1 08       	sbc	r13, r1
    18f4:	f7 cf       	rjmp	.-18     	; 0x18e4 <vfprintf+0x3bc>
    18f6:	b7 01       	movw	r22, r14
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    18fe:	b7 01       	movw	r22, r14
    1900:	c6 01       	movw	r24, r12
    1902:	c0 96       	adiw	r24, 0x30	; 48
    1904:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1908:	54 c1       	rjmp	.+680    	; 0x1bb2 <vfprintf+0x68a>
    190a:	83 36       	cpi	r24, 0x63	; 99
    190c:	31 f0       	breq	.+12     	; 0x191a <vfprintf+0x3f2>
    190e:	83 37       	cpi	r24, 0x73	; 115
    1910:	79 f0       	breq	.+30     	; 0x1930 <vfprintf+0x408>
    1912:	83 35       	cpi	r24, 0x53	; 83
    1914:	09 f0       	breq	.+2      	; 0x1918 <vfprintf+0x3f0>
    1916:	56 c0       	rjmp	.+172    	; 0x19c4 <vfprintf+0x49c>
    1918:	20 c0       	rjmp	.+64     	; 0x195a <vfprintf+0x432>
    191a:	56 01       	movw	r10, r12
    191c:	32 e0       	ldi	r19, 0x02	; 2
    191e:	a3 0e       	add	r10, r19
    1920:	b1 1c       	adc	r11, r1
    1922:	f6 01       	movw	r30, r12
    1924:	80 81       	ld	r24, Z
    1926:	89 83       	std	Y+1, r24	; 0x01
    1928:	01 e0       	ldi	r16, 0x01	; 1
    192a:	10 e0       	ldi	r17, 0x00	; 0
    192c:	63 01       	movw	r12, r6
    192e:	12 c0       	rjmp	.+36     	; 0x1954 <vfprintf+0x42c>
    1930:	56 01       	movw	r10, r12
    1932:	f2 e0       	ldi	r31, 0x02	; 2
    1934:	af 0e       	add	r10, r31
    1936:	b1 1c       	adc	r11, r1
    1938:	f6 01       	movw	r30, r12
    193a:	c0 80       	ld	r12, Z
    193c:	d1 80       	ldd	r13, Z+1	; 0x01
    193e:	96 fe       	sbrs	r9, 6
    1940:	03 c0       	rjmp	.+6      	; 0x1948 <vfprintf+0x420>
    1942:	61 2f       	mov	r22, r17
    1944:	70 e0       	ldi	r23, 0x00	; 0
    1946:	02 c0       	rjmp	.+4      	; 0x194c <vfprintf+0x424>
    1948:	6f ef       	ldi	r22, 0xFF	; 255
    194a:	7f ef       	ldi	r23, 0xFF	; 255
    194c:	c6 01       	movw	r24, r12
    194e:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <strnlen>
    1952:	8c 01       	movw	r16, r24
    1954:	f9 2d       	mov	r31, r9
    1956:	ff 77       	andi	r31, 0x7F	; 127
    1958:	14 c0       	rjmp	.+40     	; 0x1982 <vfprintf+0x45a>
    195a:	56 01       	movw	r10, r12
    195c:	22 e0       	ldi	r18, 0x02	; 2
    195e:	a2 0e       	add	r10, r18
    1960:	b1 1c       	adc	r11, r1
    1962:	f6 01       	movw	r30, r12
    1964:	c0 80       	ld	r12, Z
    1966:	d1 80       	ldd	r13, Z+1	; 0x01
    1968:	96 fe       	sbrs	r9, 6
    196a:	03 c0       	rjmp	.+6      	; 0x1972 <vfprintf+0x44a>
    196c:	61 2f       	mov	r22, r17
    196e:	70 e0       	ldi	r23, 0x00	; 0
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <vfprintf+0x44e>
    1972:	6f ef       	ldi	r22, 0xFF	; 255
    1974:	7f ef       	ldi	r23, 0xFF	; 255
    1976:	c6 01       	movw	r24, r12
    1978:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <strnlen_P>
    197c:	8c 01       	movw	r16, r24
    197e:	f9 2d       	mov	r31, r9
    1980:	f0 68       	ori	r31, 0x80	; 128
    1982:	9f 2e       	mov	r9, r31
    1984:	f3 fd       	sbrc	r31, 3
    1986:	1a c0       	rjmp	.+52     	; 0x19bc <vfprintf+0x494>
    1988:	85 2d       	mov	r24, r5
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	08 17       	cp	r16, r24
    198e:	19 07       	cpc	r17, r25
    1990:	a8 f4       	brcc	.+42     	; 0x19bc <vfprintf+0x494>
    1992:	b7 01       	movw	r22, r14
    1994:	80 e2       	ldi	r24, 0x20	; 32
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    199c:	5a 94       	dec	r5
    199e:	f4 cf       	rjmp	.-24     	; 0x1988 <vfprintf+0x460>
    19a0:	f6 01       	movw	r30, r12
    19a2:	97 fc       	sbrc	r9, 7
    19a4:	85 91       	lpm	r24, Z+
    19a6:	97 fe       	sbrs	r9, 7
    19a8:	81 91       	ld	r24, Z+
    19aa:	6f 01       	movw	r12, r30
    19ac:	b7 01       	movw	r22, r14
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    19b4:	51 10       	cpse	r5, r1
    19b6:	5a 94       	dec	r5
    19b8:	01 50       	subi	r16, 0x01	; 1
    19ba:	11 09       	sbc	r17, r1
    19bc:	01 15       	cp	r16, r1
    19be:	11 05       	cpc	r17, r1
    19c0:	79 f7       	brne	.-34     	; 0x19a0 <vfprintf+0x478>
    19c2:	f7 c0       	rjmp	.+494    	; 0x1bb2 <vfprintf+0x68a>
    19c4:	84 36       	cpi	r24, 0x64	; 100
    19c6:	11 f0       	breq	.+4      	; 0x19cc <vfprintf+0x4a4>
    19c8:	89 36       	cpi	r24, 0x69	; 105
    19ca:	61 f5       	brne	.+88     	; 0x1a24 <vfprintf+0x4fc>
    19cc:	56 01       	movw	r10, r12
    19ce:	97 fe       	sbrs	r9, 7
    19d0:	09 c0       	rjmp	.+18     	; 0x19e4 <vfprintf+0x4bc>
    19d2:	24 e0       	ldi	r18, 0x04	; 4
    19d4:	a2 0e       	add	r10, r18
    19d6:	b1 1c       	adc	r11, r1
    19d8:	f6 01       	movw	r30, r12
    19da:	60 81       	ld	r22, Z
    19dc:	71 81       	ldd	r23, Z+1	; 0x01
    19de:	82 81       	ldd	r24, Z+2	; 0x02
    19e0:	93 81       	ldd	r25, Z+3	; 0x03
    19e2:	0a c0       	rjmp	.+20     	; 0x19f8 <vfprintf+0x4d0>
    19e4:	f2 e0       	ldi	r31, 0x02	; 2
    19e6:	af 0e       	add	r10, r31
    19e8:	b1 1c       	adc	r11, r1
    19ea:	f6 01       	movw	r30, r12
    19ec:	60 81       	ld	r22, Z
    19ee:	71 81       	ldd	r23, Z+1	; 0x01
    19f0:	07 2e       	mov	r0, r23
    19f2:	00 0c       	add	r0, r0
    19f4:	88 0b       	sbc	r24, r24
    19f6:	99 0b       	sbc	r25, r25
    19f8:	f9 2d       	mov	r31, r9
    19fa:	ff 76       	andi	r31, 0x6F	; 111
    19fc:	9f 2e       	mov	r9, r31
    19fe:	97 ff       	sbrs	r25, 7
    1a00:	09 c0       	rjmp	.+18     	; 0x1a14 <vfprintf+0x4ec>
    1a02:	90 95       	com	r25
    1a04:	80 95       	com	r24
    1a06:	70 95       	com	r23
    1a08:	61 95       	neg	r22
    1a0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a0c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a10:	f0 68       	ori	r31, 0x80	; 128
    1a12:	9f 2e       	mov	r9, r31
    1a14:	2a e0       	ldi	r18, 0x0A	; 10
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	a3 01       	movw	r20, r6
    1a1a:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <__ultoa_invert>
    1a1e:	c8 2e       	mov	r12, r24
    1a20:	c6 18       	sub	r12, r6
    1a22:	3f c0       	rjmp	.+126    	; 0x1aa2 <vfprintf+0x57a>
    1a24:	09 2d       	mov	r16, r9
    1a26:	85 37       	cpi	r24, 0x75	; 117
    1a28:	21 f4       	brne	.+8      	; 0x1a32 <vfprintf+0x50a>
    1a2a:	0f 7e       	andi	r16, 0xEF	; 239
    1a2c:	2a e0       	ldi	r18, 0x0A	; 10
    1a2e:	30 e0       	ldi	r19, 0x00	; 0
    1a30:	1d c0       	rjmp	.+58     	; 0x1a6c <vfprintf+0x544>
    1a32:	09 7f       	andi	r16, 0xF9	; 249
    1a34:	8f 36       	cpi	r24, 0x6F	; 111
    1a36:	91 f0       	breq	.+36     	; 0x1a5c <vfprintf+0x534>
    1a38:	18 f4       	brcc	.+6      	; 0x1a40 <vfprintf+0x518>
    1a3a:	88 35       	cpi	r24, 0x58	; 88
    1a3c:	59 f0       	breq	.+22     	; 0x1a54 <vfprintf+0x52c>
    1a3e:	c3 c0       	rjmp	.+390    	; 0x1bc6 <vfprintf+0x69e>
    1a40:	80 37       	cpi	r24, 0x70	; 112
    1a42:	19 f0       	breq	.+6      	; 0x1a4a <vfprintf+0x522>
    1a44:	88 37       	cpi	r24, 0x78	; 120
    1a46:	11 f0       	breq	.+4      	; 0x1a4c <vfprintf+0x524>
    1a48:	be c0       	rjmp	.+380    	; 0x1bc6 <vfprintf+0x69e>
    1a4a:	00 61       	ori	r16, 0x10	; 16
    1a4c:	04 ff       	sbrs	r16, 4
    1a4e:	09 c0       	rjmp	.+18     	; 0x1a62 <vfprintf+0x53a>
    1a50:	04 60       	ori	r16, 0x04	; 4
    1a52:	07 c0       	rjmp	.+14     	; 0x1a62 <vfprintf+0x53a>
    1a54:	94 fe       	sbrs	r9, 4
    1a56:	08 c0       	rjmp	.+16     	; 0x1a68 <vfprintf+0x540>
    1a58:	06 60       	ori	r16, 0x06	; 6
    1a5a:	06 c0       	rjmp	.+12     	; 0x1a68 <vfprintf+0x540>
    1a5c:	28 e0       	ldi	r18, 0x08	; 8
    1a5e:	30 e0       	ldi	r19, 0x00	; 0
    1a60:	05 c0       	rjmp	.+10     	; 0x1a6c <vfprintf+0x544>
    1a62:	20 e1       	ldi	r18, 0x10	; 16
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	02 c0       	rjmp	.+4      	; 0x1a6c <vfprintf+0x544>
    1a68:	20 e1       	ldi	r18, 0x10	; 16
    1a6a:	32 e0       	ldi	r19, 0x02	; 2
    1a6c:	56 01       	movw	r10, r12
    1a6e:	07 ff       	sbrs	r16, 7
    1a70:	09 c0       	rjmp	.+18     	; 0x1a84 <vfprintf+0x55c>
    1a72:	84 e0       	ldi	r24, 0x04	; 4
    1a74:	a8 0e       	add	r10, r24
    1a76:	b1 1c       	adc	r11, r1
    1a78:	f6 01       	movw	r30, r12
    1a7a:	60 81       	ld	r22, Z
    1a7c:	71 81       	ldd	r23, Z+1	; 0x01
    1a7e:	82 81       	ldd	r24, Z+2	; 0x02
    1a80:	93 81       	ldd	r25, Z+3	; 0x03
    1a82:	08 c0       	rjmp	.+16     	; 0x1a94 <vfprintf+0x56c>
    1a84:	f2 e0       	ldi	r31, 0x02	; 2
    1a86:	af 0e       	add	r10, r31
    1a88:	b1 1c       	adc	r11, r1
    1a8a:	f6 01       	movw	r30, r12
    1a8c:	60 81       	ld	r22, Z
    1a8e:	71 81       	ldd	r23, Z+1	; 0x01
    1a90:	80 e0       	ldi	r24, 0x00	; 0
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	a3 01       	movw	r20, r6
    1a96:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <__ultoa_invert>
    1a9a:	c8 2e       	mov	r12, r24
    1a9c:	c6 18       	sub	r12, r6
    1a9e:	0f 77       	andi	r16, 0x7F	; 127
    1aa0:	90 2e       	mov	r9, r16
    1aa2:	96 fe       	sbrs	r9, 6
    1aa4:	0b c0       	rjmp	.+22     	; 0x1abc <vfprintf+0x594>
    1aa6:	09 2d       	mov	r16, r9
    1aa8:	0e 7f       	andi	r16, 0xFE	; 254
    1aaa:	c1 16       	cp	r12, r17
    1aac:	50 f4       	brcc	.+20     	; 0x1ac2 <vfprintf+0x59a>
    1aae:	94 fe       	sbrs	r9, 4
    1ab0:	0a c0       	rjmp	.+20     	; 0x1ac6 <vfprintf+0x59e>
    1ab2:	92 fc       	sbrc	r9, 2
    1ab4:	08 c0       	rjmp	.+16     	; 0x1ac6 <vfprintf+0x59e>
    1ab6:	09 2d       	mov	r16, r9
    1ab8:	0e 7e       	andi	r16, 0xEE	; 238
    1aba:	05 c0       	rjmp	.+10     	; 0x1ac6 <vfprintf+0x59e>
    1abc:	dc 2c       	mov	r13, r12
    1abe:	09 2d       	mov	r16, r9
    1ac0:	03 c0       	rjmp	.+6      	; 0x1ac8 <vfprintf+0x5a0>
    1ac2:	dc 2c       	mov	r13, r12
    1ac4:	01 c0       	rjmp	.+2      	; 0x1ac8 <vfprintf+0x5a0>
    1ac6:	d1 2e       	mov	r13, r17
    1ac8:	04 ff       	sbrs	r16, 4
    1aca:	0d c0       	rjmp	.+26     	; 0x1ae6 <vfprintf+0x5be>
    1acc:	fe 01       	movw	r30, r28
    1ace:	ec 0d       	add	r30, r12
    1ad0:	f1 1d       	adc	r31, r1
    1ad2:	80 81       	ld	r24, Z
    1ad4:	80 33       	cpi	r24, 0x30	; 48
    1ad6:	11 f4       	brne	.+4      	; 0x1adc <vfprintf+0x5b4>
    1ad8:	09 7e       	andi	r16, 0xE9	; 233
    1ada:	09 c0       	rjmp	.+18     	; 0x1aee <vfprintf+0x5c6>
    1adc:	02 ff       	sbrs	r16, 2
    1ade:	06 c0       	rjmp	.+12     	; 0x1aec <vfprintf+0x5c4>
    1ae0:	d3 94       	inc	r13
    1ae2:	d3 94       	inc	r13
    1ae4:	04 c0       	rjmp	.+8      	; 0x1aee <vfprintf+0x5c6>
    1ae6:	80 2f       	mov	r24, r16
    1ae8:	86 78       	andi	r24, 0x86	; 134
    1aea:	09 f0       	breq	.+2      	; 0x1aee <vfprintf+0x5c6>
    1aec:	d3 94       	inc	r13
    1aee:	03 fd       	sbrc	r16, 3
    1af0:	11 c0       	rjmp	.+34     	; 0x1b14 <vfprintf+0x5ec>
    1af2:	00 ff       	sbrs	r16, 0
    1af4:	06 c0       	rjmp	.+12     	; 0x1b02 <vfprintf+0x5da>
    1af6:	1c 2d       	mov	r17, r12
    1af8:	d5 14       	cp	r13, r5
    1afa:	80 f4       	brcc	.+32     	; 0x1b1c <vfprintf+0x5f4>
    1afc:	15 0d       	add	r17, r5
    1afe:	1d 19       	sub	r17, r13
    1b00:	0d c0       	rjmp	.+26     	; 0x1b1c <vfprintf+0x5f4>
    1b02:	d5 14       	cp	r13, r5
    1b04:	58 f4       	brcc	.+22     	; 0x1b1c <vfprintf+0x5f4>
    1b06:	b7 01       	movw	r22, r14
    1b08:	80 e2       	ldi	r24, 0x20	; 32
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1b10:	d3 94       	inc	r13
    1b12:	f7 cf       	rjmp	.-18     	; 0x1b02 <vfprintf+0x5da>
    1b14:	d5 14       	cp	r13, r5
    1b16:	10 f4       	brcc	.+4      	; 0x1b1c <vfprintf+0x5f4>
    1b18:	5d 18       	sub	r5, r13
    1b1a:	01 c0       	rjmp	.+2      	; 0x1b1e <vfprintf+0x5f6>
    1b1c:	51 2c       	mov	r5, r1
    1b1e:	04 ff       	sbrs	r16, 4
    1b20:	10 c0       	rjmp	.+32     	; 0x1b42 <vfprintf+0x61a>
    1b22:	b7 01       	movw	r22, r14
    1b24:	80 e3       	ldi	r24, 0x30	; 48
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1b2c:	02 ff       	sbrs	r16, 2
    1b2e:	17 c0       	rjmp	.+46     	; 0x1b5e <vfprintf+0x636>
    1b30:	01 fd       	sbrc	r16, 1
    1b32:	03 c0       	rjmp	.+6      	; 0x1b3a <vfprintf+0x612>
    1b34:	88 e7       	ldi	r24, 0x78	; 120
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	02 c0       	rjmp	.+4      	; 0x1b3e <vfprintf+0x616>
    1b3a:	88 e5       	ldi	r24, 0x58	; 88
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	b7 01       	movw	r22, r14
    1b40:	0c c0       	rjmp	.+24     	; 0x1b5a <vfprintf+0x632>
    1b42:	80 2f       	mov	r24, r16
    1b44:	86 78       	andi	r24, 0x86	; 134
    1b46:	59 f0       	breq	.+22     	; 0x1b5e <vfprintf+0x636>
    1b48:	01 ff       	sbrs	r16, 1
    1b4a:	02 c0       	rjmp	.+4      	; 0x1b50 <vfprintf+0x628>
    1b4c:	8b e2       	ldi	r24, 0x2B	; 43
    1b4e:	01 c0       	rjmp	.+2      	; 0x1b52 <vfprintf+0x62a>
    1b50:	80 e2       	ldi	r24, 0x20	; 32
    1b52:	07 fd       	sbrc	r16, 7
    1b54:	8d e2       	ldi	r24, 0x2D	; 45
    1b56:	b7 01       	movw	r22, r14
    1b58:	90 e0       	ldi	r25, 0x00	; 0
    1b5a:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1b5e:	c1 16       	cp	r12, r17
    1b60:	38 f4       	brcc	.+14     	; 0x1b70 <vfprintf+0x648>
    1b62:	b7 01       	movw	r22, r14
    1b64:	80 e3       	ldi	r24, 0x30	; 48
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1b6c:	11 50       	subi	r17, 0x01	; 1
    1b6e:	f7 cf       	rjmp	.-18     	; 0x1b5e <vfprintf+0x636>
    1b70:	ca 94       	dec	r12
    1b72:	f3 01       	movw	r30, r6
    1b74:	ec 0d       	add	r30, r12
    1b76:	f1 1d       	adc	r31, r1
    1b78:	80 81       	ld	r24, Z
    1b7a:	b7 01       	movw	r22, r14
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1b82:	c1 10       	cpse	r12, r1
    1b84:	f5 cf       	rjmp	.-22     	; 0x1b70 <vfprintf+0x648>
    1b86:	15 c0       	rjmp	.+42     	; 0x1bb2 <vfprintf+0x68a>
    1b88:	f4 e0       	ldi	r31, 0x04	; 4
    1b8a:	f5 15       	cp	r31, r5
    1b8c:	60 f5       	brcc	.+88     	; 0x1be6 <vfprintf+0x6be>
    1b8e:	84 e0       	ldi	r24, 0x04	; 4
    1b90:	58 1a       	sub	r5, r24
    1b92:	93 fe       	sbrs	r9, 3
    1b94:	1f c0       	rjmp	.+62     	; 0x1bd4 <vfprintf+0x6ac>
    1b96:	01 11       	cpse	r16, r1
    1b98:	27 c0       	rjmp	.+78     	; 0x1be8 <vfprintf+0x6c0>
    1b9a:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b9c:	23 ff       	sbrs	r18, 3
    1b9e:	2a c0       	rjmp	.+84     	; 0x1bf4 <vfprintf+0x6cc>
    1ba0:	08 e6       	ldi	r16, 0x68	; 104
    1ba2:	10 e0       	ldi	r17, 0x00	; 0
    1ba4:	39 2d       	mov	r19, r9
    1ba6:	30 71       	andi	r19, 0x10	; 16
    1ba8:	93 2e       	mov	r9, r19
    1baa:	f8 01       	movw	r30, r16
    1bac:	84 91       	lpm	r24, Z
    1bae:	81 11       	cpse	r24, r1
    1bb0:	24 c0       	rjmp	.+72     	; 0x1bfa <vfprintf+0x6d2>
    1bb2:	55 20       	and	r5, r5
    1bb4:	09 f4       	brne	.+2      	; 0x1bb8 <vfprintf+0x690>
    1bb6:	e4 cc       	rjmp	.-1592   	; 0x1580 <vfprintf+0x58>
    1bb8:	b7 01       	movw	r22, r14
    1bba:	80 e2       	ldi	r24, 0x20	; 32
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1bc2:	5a 94       	dec	r5
    1bc4:	f6 cf       	rjmp	.-20     	; 0x1bb2 <vfprintf+0x68a>
    1bc6:	f7 01       	movw	r30, r14
    1bc8:	86 81       	ldd	r24, Z+6	; 0x06
    1bca:	97 81       	ldd	r25, Z+7	; 0x07
    1bcc:	26 c0       	rjmp	.+76     	; 0x1c1a <vfprintf+0x6f2>
    1bce:	8f ef       	ldi	r24, 0xFF	; 255
    1bd0:	9f ef       	ldi	r25, 0xFF	; 255
    1bd2:	23 c0       	rjmp	.+70     	; 0x1c1a <vfprintf+0x6f2>
    1bd4:	b7 01       	movw	r22, r14
    1bd6:	80 e2       	ldi	r24, 0x20	; 32
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1bde:	5a 94       	dec	r5
    1be0:	51 10       	cpse	r5, r1
    1be2:	f8 cf       	rjmp	.-16     	; 0x1bd4 <vfprintf+0x6ac>
    1be4:	d8 cf       	rjmp	.-80     	; 0x1b96 <vfprintf+0x66e>
    1be6:	51 2c       	mov	r5, r1
    1be8:	b7 01       	movw	r22, r14
    1bea:	80 2f       	mov	r24, r16
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1bf2:	d3 cf       	rjmp	.-90     	; 0x1b9a <vfprintf+0x672>
    1bf4:	0c e6       	ldi	r16, 0x6C	; 108
    1bf6:	10 e0       	ldi	r17, 0x00	; 0
    1bf8:	d5 cf       	rjmp	.-86     	; 0x1ba4 <vfprintf+0x67c>
    1bfa:	91 10       	cpse	r9, r1
    1bfc:	80 52       	subi	r24, 0x20	; 32
    1bfe:	b7 01       	movw	r22, r14
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	0e 94 71 0f 	call	0x1ee2	; 0x1ee2 <fputc>
    1c06:	0f 5f       	subi	r16, 0xFF	; 255
    1c08:	1f 4f       	sbci	r17, 0xFF	; 255
    1c0a:	cf cf       	rjmp	.-98     	; 0x1baa <vfprintf+0x682>
    1c0c:	23 e0       	ldi	r18, 0x03	; 3
    1c0e:	25 15       	cp	r18, r5
    1c10:	10 f4       	brcc	.+4      	; 0x1c16 <vfprintf+0x6ee>
    1c12:	83 e0       	ldi	r24, 0x03	; 3
    1c14:	bd cf       	rjmp	.-134    	; 0x1b90 <vfprintf+0x668>
    1c16:	51 2c       	mov	r5, r1
    1c18:	c0 cf       	rjmp	.-128    	; 0x1b9a <vfprintf+0x672>
    1c1a:	60 96       	adiw	r28, 0x10	; 16
    1c1c:	e2 e1       	ldi	r30, 0x12	; 18
    1c1e:	0c 94 2d 0e 	jmp	0x1c5a	; 0x1c5a <__epilogue_restores__>

00001c22 <__prologue_saves__>:
    1c22:	2f 92       	push	r2
    1c24:	3f 92       	push	r3
    1c26:	4f 92       	push	r4
    1c28:	5f 92       	push	r5
    1c2a:	6f 92       	push	r6
    1c2c:	7f 92       	push	r7
    1c2e:	8f 92       	push	r8
    1c30:	9f 92       	push	r9
    1c32:	af 92       	push	r10
    1c34:	bf 92       	push	r11
    1c36:	cf 92       	push	r12
    1c38:	df 92       	push	r13
    1c3a:	ef 92       	push	r14
    1c3c:	ff 92       	push	r15
    1c3e:	0f 93       	push	r16
    1c40:	1f 93       	push	r17
    1c42:	cf 93       	push	r28
    1c44:	df 93       	push	r29
    1c46:	cd b7       	in	r28, 0x3d	; 61
    1c48:	de b7       	in	r29, 0x3e	; 62
    1c4a:	ca 1b       	sub	r28, r26
    1c4c:	db 0b       	sbc	r29, r27
    1c4e:	0f b6       	in	r0, 0x3f	; 63
    1c50:	f8 94       	cli
    1c52:	de bf       	out	0x3e, r29	; 62
    1c54:	0f be       	out	0x3f, r0	; 63
    1c56:	cd bf       	out	0x3d, r28	; 61
    1c58:	09 94       	ijmp

00001c5a <__epilogue_restores__>:
    1c5a:	2a 88       	ldd	r2, Y+18	; 0x12
    1c5c:	39 88       	ldd	r3, Y+17	; 0x11
    1c5e:	48 88       	ldd	r4, Y+16	; 0x10
    1c60:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c62:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c64:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c66:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c68:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c6a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c6c:	b9 84       	ldd	r11, Y+9	; 0x09
    1c6e:	c8 84       	ldd	r12, Y+8	; 0x08
    1c70:	df 80       	ldd	r13, Y+7	; 0x07
    1c72:	ee 80       	ldd	r14, Y+6	; 0x06
    1c74:	fd 80       	ldd	r15, Y+5	; 0x05
    1c76:	0c 81       	ldd	r16, Y+4	; 0x04
    1c78:	1b 81       	ldd	r17, Y+3	; 0x03
    1c7a:	aa 81       	ldd	r26, Y+2	; 0x02
    1c7c:	b9 81       	ldd	r27, Y+1	; 0x01
    1c7e:	ce 0f       	add	r28, r30
    1c80:	d1 1d       	adc	r29, r1
    1c82:	0f b6       	in	r0, 0x3f	; 63
    1c84:	f8 94       	cli
    1c86:	de bf       	out	0x3e, r29	; 62
    1c88:	0f be       	out	0x3f, r0	; 63
    1c8a:	cd bf       	out	0x3d, r28	; 61
    1c8c:	ed 01       	movw	r28, r26
    1c8e:	08 95       	ret

00001c90 <__ftoa_engine>:
    1c90:	28 30       	cpi	r18, 0x08	; 8
    1c92:	08 f0       	brcs	.+2      	; 0x1c96 <__ftoa_engine+0x6>
    1c94:	27 e0       	ldi	r18, 0x07	; 7
    1c96:	33 27       	eor	r19, r19
    1c98:	da 01       	movw	r26, r20
    1c9a:	99 0f       	add	r25, r25
    1c9c:	31 1d       	adc	r19, r1
    1c9e:	87 fd       	sbrc	r24, 7
    1ca0:	91 60       	ori	r25, 0x01	; 1
    1ca2:	00 96       	adiw	r24, 0x00	; 0
    1ca4:	61 05       	cpc	r22, r1
    1ca6:	71 05       	cpc	r23, r1
    1ca8:	39 f4       	brne	.+14     	; 0x1cb8 <__ftoa_engine+0x28>
    1caa:	32 60       	ori	r19, 0x02	; 2
    1cac:	2e 5f       	subi	r18, 0xFE	; 254
    1cae:	3d 93       	st	X+, r19
    1cb0:	30 e3       	ldi	r19, 0x30	; 48
    1cb2:	2a 95       	dec	r18
    1cb4:	e1 f7       	brne	.-8      	; 0x1cae <__ftoa_engine+0x1e>
    1cb6:	08 95       	ret
    1cb8:	9f 3f       	cpi	r25, 0xFF	; 255
    1cba:	30 f0       	brcs	.+12     	; 0x1cc8 <__ftoa_engine+0x38>
    1cbc:	80 38       	cpi	r24, 0x80	; 128
    1cbe:	71 05       	cpc	r23, r1
    1cc0:	61 05       	cpc	r22, r1
    1cc2:	09 f0       	breq	.+2      	; 0x1cc6 <__ftoa_engine+0x36>
    1cc4:	3c 5f       	subi	r19, 0xFC	; 252
    1cc6:	3c 5f       	subi	r19, 0xFC	; 252
    1cc8:	3d 93       	st	X+, r19
    1cca:	91 30       	cpi	r25, 0x01	; 1
    1ccc:	08 f0       	brcs	.+2      	; 0x1cd0 <__ftoa_engine+0x40>
    1cce:	80 68       	ori	r24, 0x80	; 128
    1cd0:	91 1d       	adc	r25, r1
    1cd2:	df 93       	push	r29
    1cd4:	cf 93       	push	r28
    1cd6:	1f 93       	push	r17
    1cd8:	0f 93       	push	r16
    1cda:	ff 92       	push	r15
    1cdc:	ef 92       	push	r14
    1cde:	19 2f       	mov	r17, r25
    1ce0:	98 7f       	andi	r25, 0xF8	; 248
    1ce2:	96 95       	lsr	r25
    1ce4:	e9 2f       	mov	r30, r25
    1ce6:	96 95       	lsr	r25
    1ce8:	96 95       	lsr	r25
    1cea:	e9 0f       	add	r30, r25
    1cec:	ff 27       	eor	r31, r31
    1cee:	e6 53       	subi	r30, 0x36	; 54
    1cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf2:	99 27       	eor	r25, r25
    1cf4:	33 27       	eor	r19, r19
    1cf6:	ee 24       	eor	r14, r14
    1cf8:	ff 24       	eor	r15, r15
    1cfa:	a7 01       	movw	r20, r14
    1cfc:	e7 01       	movw	r28, r14
    1cfe:	05 90       	lpm	r0, Z+
    1d00:	08 94       	sec
    1d02:	07 94       	ror	r0
    1d04:	28 f4       	brcc	.+10     	; 0x1d10 <__ftoa_engine+0x80>
    1d06:	36 0f       	add	r19, r22
    1d08:	e7 1e       	adc	r14, r23
    1d0a:	f8 1e       	adc	r15, r24
    1d0c:	49 1f       	adc	r20, r25
    1d0e:	51 1d       	adc	r21, r1
    1d10:	66 0f       	add	r22, r22
    1d12:	77 1f       	adc	r23, r23
    1d14:	88 1f       	adc	r24, r24
    1d16:	99 1f       	adc	r25, r25
    1d18:	06 94       	lsr	r0
    1d1a:	a1 f7       	brne	.-24     	; 0x1d04 <__ftoa_engine+0x74>
    1d1c:	05 90       	lpm	r0, Z+
    1d1e:	07 94       	ror	r0
    1d20:	28 f4       	brcc	.+10     	; 0x1d2c <__ftoa_engine+0x9c>
    1d22:	e7 0e       	add	r14, r23
    1d24:	f8 1e       	adc	r15, r24
    1d26:	49 1f       	adc	r20, r25
    1d28:	56 1f       	adc	r21, r22
    1d2a:	c1 1d       	adc	r28, r1
    1d2c:	77 0f       	add	r23, r23
    1d2e:	88 1f       	adc	r24, r24
    1d30:	99 1f       	adc	r25, r25
    1d32:	66 1f       	adc	r22, r22
    1d34:	06 94       	lsr	r0
    1d36:	a1 f7       	brne	.-24     	; 0x1d20 <__ftoa_engine+0x90>
    1d38:	05 90       	lpm	r0, Z+
    1d3a:	07 94       	ror	r0
    1d3c:	28 f4       	brcc	.+10     	; 0x1d48 <__ftoa_engine+0xb8>
    1d3e:	f8 0e       	add	r15, r24
    1d40:	49 1f       	adc	r20, r25
    1d42:	56 1f       	adc	r21, r22
    1d44:	c7 1f       	adc	r28, r23
    1d46:	d1 1d       	adc	r29, r1
    1d48:	88 0f       	add	r24, r24
    1d4a:	99 1f       	adc	r25, r25
    1d4c:	66 1f       	adc	r22, r22
    1d4e:	77 1f       	adc	r23, r23
    1d50:	06 94       	lsr	r0
    1d52:	a1 f7       	brne	.-24     	; 0x1d3c <__ftoa_engine+0xac>
    1d54:	05 90       	lpm	r0, Z+
    1d56:	07 94       	ror	r0
    1d58:	20 f4       	brcc	.+8      	; 0x1d62 <__ftoa_engine+0xd2>
    1d5a:	49 0f       	add	r20, r25
    1d5c:	56 1f       	adc	r21, r22
    1d5e:	c7 1f       	adc	r28, r23
    1d60:	d8 1f       	adc	r29, r24
    1d62:	99 0f       	add	r25, r25
    1d64:	66 1f       	adc	r22, r22
    1d66:	77 1f       	adc	r23, r23
    1d68:	88 1f       	adc	r24, r24
    1d6a:	06 94       	lsr	r0
    1d6c:	a9 f7       	brne	.-22     	; 0x1d58 <__ftoa_engine+0xc8>
    1d6e:	84 91       	lpm	r24, Z
    1d70:	10 95       	com	r17
    1d72:	17 70       	andi	r17, 0x07	; 7
    1d74:	41 f0       	breq	.+16     	; 0x1d86 <__ftoa_engine+0xf6>
    1d76:	d6 95       	lsr	r29
    1d78:	c7 95       	ror	r28
    1d7a:	57 95       	ror	r21
    1d7c:	47 95       	ror	r20
    1d7e:	f7 94       	ror	r15
    1d80:	e7 94       	ror	r14
    1d82:	1a 95       	dec	r17
    1d84:	c1 f7       	brne	.-16     	; 0x1d76 <__ftoa_engine+0xe6>
    1d86:	e0 e7       	ldi	r30, 0x70	; 112
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	68 94       	set
    1d8c:	15 90       	lpm	r1, Z+
    1d8e:	15 91       	lpm	r17, Z+
    1d90:	35 91       	lpm	r19, Z+
    1d92:	65 91       	lpm	r22, Z+
    1d94:	95 91       	lpm	r25, Z+
    1d96:	05 90       	lpm	r0, Z+
    1d98:	7f e2       	ldi	r23, 0x2F	; 47
    1d9a:	73 95       	inc	r23
    1d9c:	e1 18       	sub	r14, r1
    1d9e:	f1 0a       	sbc	r15, r17
    1da0:	43 0b       	sbc	r20, r19
    1da2:	56 0b       	sbc	r21, r22
    1da4:	c9 0b       	sbc	r28, r25
    1da6:	d0 09       	sbc	r29, r0
    1da8:	c0 f7       	brcc	.-16     	; 0x1d9a <__ftoa_engine+0x10a>
    1daa:	e1 0c       	add	r14, r1
    1dac:	f1 1e       	adc	r15, r17
    1dae:	43 1f       	adc	r20, r19
    1db0:	56 1f       	adc	r21, r22
    1db2:	c9 1f       	adc	r28, r25
    1db4:	d0 1d       	adc	r29, r0
    1db6:	7e f4       	brtc	.+30     	; 0x1dd6 <__ftoa_engine+0x146>
    1db8:	70 33       	cpi	r23, 0x30	; 48
    1dba:	11 f4       	brne	.+4      	; 0x1dc0 <__ftoa_engine+0x130>
    1dbc:	8a 95       	dec	r24
    1dbe:	e6 cf       	rjmp	.-52     	; 0x1d8c <__ftoa_engine+0xfc>
    1dc0:	e8 94       	clt
    1dc2:	01 50       	subi	r16, 0x01	; 1
    1dc4:	30 f0       	brcs	.+12     	; 0x1dd2 <__ftoa_engine+0x142>
    1dc6:	08 0f       	add	r16, r24
    1dc8:	0a f4       	brpl	.+2      	; 0x1dcc <__ftoa_engine+0x13c>
    1dca:	00 27       	eor	r16, r16
    1dcc:	02 17       	cp	r16, r18
    1dce:	08 f4       	brcc	.+2      	; 0x1dd2 <__ftoa_engine+0x142>
    1dd0:	20 2f       	mov	r18, r16
    1dd2:	23 95       	inc	r18
    1dd4:	02 2f       	mov	r16, r18
    1dd6:	7a 33       	cpi	r23, 0x3A	; 58
    1dd8:	28 f0       	brcs	.+10     	; 0x1de4 <__ftoa_engine+0x154>
    1dda:	79 e3       	ldi	r23, 0x39	; 57
    1ddc:	7d 93       	st	X+, r23
    1dde:	2a 95       	dec	r18
    1de0:	e9 f7       	brne	.-6      	; 0x1ddc <__ftoa_engine+0x14c>
    1de2:	10 c0       	rjmp	.+32     	; 0x1e04 <__ftoa_engine+0x174>
    1de4:	7d 93       	st	X+, r23
    1de6:	2a 95       	dec	r18
    1de8:	89 f6       	brne	.-94     	; 0x1d8c <__ftoa_engine+0xfc>
    1dea:	06 94       	lsr	r0
    1dec:	97 95       	ror	r25
    1dee:	67 95       	ror	r22
    1df0:	37 95       	ror	r19
    1df2:	17 95       	ror	r17
    1df4:	17 94       	ror	r1
    1df6:	e1 18       	sub	r14, r1
    1df8:	f1 0a       	sbc	r15, r17
    1dfa:	43 0b       	sbc	r20, r19
    1dfc:	56 0b       	sbc	r21, r22
    1dfe:	c9 0b       	sbc	r28, r25
    1e00:	d0 09       	sbc	r29, r0
    1e02:	98 f0       	brcs	.+38     	; 0x1e2a <__ftoa_engine+0x19a>
    1e04:	23 95       	inc	r18
    1e06:	7e 91       	ld	r23, -X
    1e08:	73 95       	inc	r23
    1e0a:	7a 33       	cpi	r23, 0x3A	; 58
    1e0c:	08 f0       	brcs	.+2      	; 0x1e10 <__ftoa_engine+0x180>
    1e0e:	70 e3       	ldi	r23, 0x30	; 48
    1e10:	7c 93       	st	X, r23
    1e12:	20 13       	cpse	r18, r16
    1e14:	b8 f7       	brcc	.-18     	; 0x1e04 <__ftoa_engine+0x174>
    1e16:	7e 91       	ld	r23, -X
    1e18:	70 61       	ori	r23, 0x10	; 16
    1e1a:	7d 93       	st	X+, r23
    1e1c:	30 f0       	brcs	.+12     	; 0x1e2a <__ftoa_engine+0x19a>
    1e1e:	83 95       	inc	r24
    1e20:	71 e3       	ldi	r23, 0x31	; 49
    1e22:	7d 93       	st	X+, r23
    1e24:	70 e3       	ldi	r23, 0x30	; 48
    1e26:	2a 95       	dec	r18
    1e28:	e1 f7       	brne	.-8      	; 0x1e22 <__ftoa_engine+0x192>
    1e2a:	11 24       	eor	r1, r1
    1e2c:	ef 90       	pop	r14
    1e2e:	ff 90       	pop	r15
    1e30:	0f 91       	pop	r16
    1e32:	1f 91       	pop	r17
    1e34:	cf 91       	pop	r28
    1e36:	df 91       	pop	r29
    1e38:	99 27       	eor	r25, r25
    1e3a:	87 fd       	sbrc	r24, 7
    1e3c:	90 95       	com	r25
    1e3e:	08 95       	ret

00001e40 <strnlen_P>:
    1e40:	fc 01       	movw	r30, r24
    1e42:	05 90       	lpm	r0, Z+
    1e44:	61 50       	subi	r22, 0x01	; 1
    1e46:	70 40       	sbci	r23, 0x00	; 0
    1e48:	01 10       	cpse	r0, r1
    1e4a:	d8 f7       	brcc	.-10     	; 0x1e42 <strnlen_P+0x2>
    1e4c:	80 95       	com	r24
    1e4e:	90 95       	com	r25
    1e50:	8e 0f       	add	r24, r30
    1e52:	9f 1f       	adc	r25, r31
    1e54:	08 95       	ret

00001e56 <strcat>:
    1e56:	fb 01       	movw	r30, r22
    1e58:	dc 01       	movw	r26, r24
    1e5a:	0d 90       	ld	r0, X+
    1e5c:	00 20       	and	r0, r0
    1e5e:	e9 f7       	brne	.-6      	; 0x1e5a <strcat+0x4>
    1e60:	11 97       	sbiw	r26, 0x01	; 1
    1e62:	01 90       	ld	r0, Z+
    1e64:	0d 92       	st	X+, r0
    1e66:	00 20       	and	r0, r0
    1e68:	e1 f7       	brne	.-8      	; 0x1e62 <strcat+0xc>
    1e6a:	08 95       	ret

00001e6c <strnlen>:
    1e6c:	fc 01       	movw	r30, r24
    1e6e:	61 50       	subi	r22, 0x01	; 1
    1e70:	70 40       	sbci	r23, 0x00	; 0
    1e72:	01 90       	ld	r0, Z+
    1e74:	01 10       	cpse	r0, r1
    1e76:	d8 f7       	brcc	.-10     	; 0x1e6e <strnlen+0x2>
    1e78:	80 95       	com	r24
    1e7a:	90 95       	com	r25
    1e7c:	8e 0f       	add	r24, r30
    1e7e:	9f 1f       	adc	r25, r31
    1e80:	08 95       	ret

00001e82 <itoa>:
    1e82:	45 32       	cpi	r20, 0x25	; 37
    1e84:	51 05       	cpc	r21, r1
    1e86:	20 f4       	brcc	.+8      	; 0x1e90 <itoa+0xe>
    1e88:	42 30       	cpi	r20, 0x02	; 2
    1e8a:	10 f0       	brcs	.+4      	; 0x1e90 <itoa+0xe>
    1e8c:	0c 94 4c 0f 	jmp	0x1e98	; 0x1e98 <__itoa_ncheck>
    1e90:	fb 01       	movw	r30, r22
    1e92:	10 82       	st	Z, r1
    1e94:	cb 01       	movw	r24, r22
    1e96:	08 95       	ret

00001e98 <__itoa_ncheck>:
    1e98:	bb 27       	eor	r27, r27
    1e9a:	4a 30       	cpi	r20, 0x0A	; 10
    1e9c:	31 f4       	brne	.+12     	; 0x1eaa <__itoa_ncheck+0x12>
    1e9e:	99 23       	and	r25, r25
    1ea0:	22 f4       	brpl	.+8      	; 0x1eaa <__itoa_ncheck+0x12>
    1ea2:	bd e2       	ldi	r27, 0x2D	; 45
    1ea4:	90 95       	com	r25
    1ea6:	81 95       	neg	r24
    1ea8:	9f 4f       	sbci	r25, 0xFF	; 255
    1eaa:	0c 94 58 0f 	jmp	0x1eb0	; 0x1eb0 <__utoa_common>

00001eae <__utoa_ncheck>:
    1eae:	bb 27       	eor	r27, r27

00001eb0 <__utoa_common>:
    1eb0:	fb 01       	movw	r30, r22
    1eb2:	55 27       	eor	r21, r21
    1eb4:	aa 27       	eor	r26, r26
    1eb6:	88 0f       	add	r24, r24
    1eb8:	99 1f       	adc	r25, r25
    1eba:	aa 1f       	adc	r26, r26
    1ebc:	a4 17       	cp	r26, r20
    1ebe:	10 f0       	brcs	.+4      	; 0x1ec4 <__utoa_common+0x14>
    1ec0:	a4 1b       	sub	r26, r20
    1ec2:	83 95       	inc	r24
    1ec4:	50 51       	subi	r21, 0x10	; 16
    1ec6:	b9 f7       	brne	.-18     	; 0x1eb6 <__utoa_common+0x6>
    1ec8:	a0 5d       	subi	r26, 0xD0	; 208
    1eca:	aa 33       	cpi	r26, 0x3A	; 58
    1ecc:	08 f0       	brcs	.+2      	; 0x1ed0 <__utoa_common+0x20>
    1ece:	a9 5d       	subi	r26, 0xD9	; 217
    1ed0:	a1 93       	st	Z+, r26
    1ed2:	00 97       	sbiw	r24, 0x00	; 0
    1ed4:	79 f7       	brne	.-34     	; 0x1eb4 <__utoa_common+0x4>
    1ed6:	b1 11       	cpse	r27, r1
    1ed8:	b1 93       	st	Z+, r27
    1eda:	11 92       	st	Z+, r1
    1edc:	cb 01       	movw	r24, r22
    1ede:	0c 94 2d 10 	jmp	0x205a	; 0x205a <strrev>

00001ee2 <fputc>:
    1ee2:	0f 93       	push	r16
    1ee4:	1f 93       	push	r17
    1ee6:	cf 93       	push	r28
    1ee8:	df 93       	push	r29
    1eea:	fb 01       	movw	r30, r22
    1eec:	23 81       	ldd	r18, Z+3	; 0x03
    1eee:	21 fd       	sbrc	r18, 1
    1ef0:	03 c0       	rjmp	.+6      	; 0x1ef8 <fputc+0x16>
    1ef2:	8f ef       	ldi	r24, 0xFF	; 255
    1ef4:	9f ef       	ldi	r25, 0xFF	; 255
    1ef6:	2c c0       	rjmp	.+88     	; 0x1f50 <fputc+0x6e>
    1ef8:	22 ff       	sbrs	r18, 2
    1efa:	16 c0       	rjmp	.+44     	; 0x1f28 <fputc+0x46>
    1efc:	46 81       	ldd	r20, Z+6	; 0x06
    1efe:	57 81       	ldd	r21, Z+7	; 0x07
    1f00:	24 81       	ldd	r18, Z+4	; 0x04
    1f02:	35 81       	ldd	r19, Z+5	; 0x05
    1f04:	42 17       	cp	r20, r18
    1f06:	53 07       	cpc	r21, r19
    1f08:	44 f4       	brge	.+16     	; 0x1f1a <fputc+0x38>
    1f0a:	a0 81       	ld	r26, Z
    1f0c:	b1 81       	ldd	r27, Z+1	; 0x01
    1f0e:	9d 01       	movw	r18, r26
    1f10:	2f 5f       	subi	r18, 0xFF	; 255
    1f12:	3f 4f       	sbci	r19, 0xFF	; 255
    1f14:	31 83       	std	Z+1, r19	; 0x01
    1f16:	20 83       	st	Z, r18
    1f18:	8c 93       	st	X, r24
    1f1a:	26 81       	ldd	r18, Z+6	; 0x06
    1f1c:	37 81       	ldd	r19, Z+7	; 0x07
    1f1e:	2f 5f       	subi	r18, 0xFF	; 255
    1f20:	3f 4f       	sbci	r19, 0xFF	; 255
    1f22:	37 83       	std	Z+7, r19	; 0x07
    1f24:	26 83       	std	Z+6, r18	; 0x06
    1f26:	14 c0       	rjmp	.+40     	; 0x1f50 <fputc+0x6e>
    1f28:	8b 01       	movw	r16, r22
    1f2a:	ec 01       	movw	r28, r24
    1f2c:	fb 01       	movw	r30, r22
    1f2e:	00 84       	ldd	r0, Z+8	; 0x08
    1f30:	f1 85       	ldd	r31, Z+9	; 0x09
    1f32:	e0 2d       	mov	r30, r0
    1f34:	09 95       	icall
    1f36:	89 2b       	or	r24, r25
    1f38:	e1 f6       	brne	.-72     	; 0x1ef2 <fputc+0x10>
    1f3a:	d8 01       	movw	r26, r16
    1f3c:	16 96       	adiw	r26, 0x06	; 6
    1f3e:	8d 91       	ld	r24, X+
    1f40:	9c 91       	ld	r25, X
    1f42:	17 97       	sbiw	r26, 0x07	; 7
    1f44:	01 96       	adiw	r24, 0x01	; 1
    1f46:	17 96       	adiw	r26, 0x07	; 7
    1f48:	9c 93       	st	X, r25
    1f4a:	8e 93       	st	-X, r24
    1f4c:	16 97       	sbiw	r26, 0x06	; 6
    1f4e:	ce 01       	movw	r24, r28
    1f50:	df 91       	pop	r29
    1f52:	cf 91       	pop	r28
    1f54:	1f 91       	pop	r17
    1f56:	0f 91       	pop	r16
    1f58:	08 95       	ret

00001f5a <sprintf>:
    1f5a:	ae e0       	ldi	r26, 0x0E	; 14
    1f5c:	b0 e0       	ldi	r27, 0x00	; 0
    1f5e:	e3 eb       	ldi	r30, 0xB3	; 179
    1f60:	ff e0       	ldi	r31, 0x0F	; 15
    1f62:	0c 94 1f 0e 	jmp	0x1c3e	; 0x1c3e <__prologue_saves__+0x1c>
    1f66:	0d 89       	ldd	r16, Y+21	; 0x15
    1f68:	1e 89       	ldd	r17, Y+22	; 0x16
    1f6a:	86 e0       	ldi	r24, 0x06	; 6
    1f6c:	8c 83       	std	Y+4, r24	; 0x04
    1f6e:	1a 83       	std	Y+2, r17	; 0x02
    1f70:	09 83       	std	Y+1, r16	; 0x01
    1f72:	8f ef       	ldi	r24, 0xFF	; 255
    1f74:	9f e7       	ldi	r25, 0x7F	; 127
    1f76:	9e 83       	std	Y+6, r25	; 0x06
    1f78:	8d 83       	std	Y+5, r24	; 0x05
    1f7a:	ae 01       	movw	r20, r28
    1f7c:	47 5e       	subi	r20, 0xE7	; 231
    1f7e:	5f 4f       	sbci	r21, 0xFF	; 255
    1f80:	6f 89       	ldd	r22, Y+23	; 0x17
    1f82:	78 8d       	ldd	r23, Y+24	; 0x18
    1f84:	ce 01       	movw	r24, r28
    1f86:	01 96       	adiw	r24, 0x01	; 1
    1f88:	0e 94 94 0a 	call	0x1528	; 0x1528 <vfprintf>
    1f8c:	ef 81       	ldd	r30, Y+7	; 0x07
    1f8e:	f8 85       	ldd	r31, Y+8	; 0x08
    1f90:	e0 0f       	add	r30, r16
    1f92:	f1 1f       	adc	r31, r17
    1f94:	10 82       	st	Z, r1
    1f96:	2e 96       	adiw	r28, 0x0e	; 14
    1f98:	e4 e0       	ldi	r30, 0x04	; 4
    1f9a:	0c 94 3b 0e 	jmp	0x1c76	; 0x1c76 <__epilogue_restores__+0x1c>

00001f9e <__ultoa_invert>:
    1f9e:	fa 01       	movw	r30, r20
    1fa0:	aa 27       	eor	r26, r26
    1fa2:	28 30       	cpi	r18, 0x08	; 8
    1fa4:	51 f1       	breq	.+84     	; 0x1ffa <__ultoa_invert+0x5c>
    1fa6:	20 31       	cpi	r18, 0x10	; 16
    1fa8:	81 f1       	breq	.+96     	; 0x200a <__ultoa_invert+0x6c>
    1faa:	e8 94       	clt
    1fac:	6f 93       	push	r22
    1fae:	6e 7f       	andi	r22, 0xFE	; 254
    1fb0:	6e 5f       	subi	r22, 0xFE	; 254
    1fb2:	7f 4f       	sbci	r23, 0xFF	; 255
    1fb4:	8f 4f       	sbci	r24, 0xFF	; 255
    1fb6:	9f 4f       	sbci	r25, 0xFF	; 255
    1fb8:	af 4f       	sbci	r26, 0xFF	; 255
    1fba:	b1 e0       	ldi	r27, 0x01	; 1
    1fbc:	3e d0       	rcall	.+124    	; 0x203a <__ultoa_invert+0x9c>
    1fbe:	b4 e0       	ldi	r27, 0x04	; 4
    1fc0:	3c d0       	rcall	.+120    	; 0x203a <__ultoa_invert+0x9c>
    1fc2:	67 0f       	add	r22, r23
    1fc4:	78 1f       	adc	r23, r24
    1fc6:	89 1f       	adc	r24, r25
    1fc8:	9a 1f       	adc	r25, r26
    1fca:	a1 1d       	adc	r26, r1
    1fcc:	68 0f       	add	r22, r24
    1fce:	79 1f       	adc	r23, r25
    1fd0:	8a 1f       	adc	r24, r26
    1fd2:	91 1d       	adc	r25, r1
    1fd4:	a1 1d       	adc	r26, r1
    1fd6:	6a 0f       	add	r22, r26
    1fd8:	71 1d       	adc	r23, r1
    1fda:	81 1d       	adc	r24, r1
    1fdc:	91 1d       	adc	r25, r1
    1fde:	a1 1d       	adc	r26, r1
    1fe0:	20 d0       	rcall	.+64     	; 0x2022 <__ultoa_invert+0x84>
    1fe2:	09 f4       	brne	.+2      	; 0x1fe6 <__ultoa_invert+0x48>
    1fe4:	68 94       	set
    1fe6:	3f 91       	pop	r19
    1fe8:	2a e0       	ldi	r18, 0x0A	; 10
    1fea:	26 9f       	mul	r18, r22
    1fec:	11 24       	eor	r1, r1
    1fee:	30 19       	sub	r19, r0
    1ff0:	30 5d       	subi	r19, 0xD0	; 208
    1ff2:	31 93       	st	Z+, r19
    1ff4:	de f6       	brtc	.-74     	; 0x1fac <__ultoa_invert+0xe>
    1ff6:	cf 01       	movw	r24, r30
    1ff8:	08 95       	ret
    1ffa:	46 2f       	mov	r20, r22
    1ffc:	47 70       	andi	r20, 0x07	; 7
    1ffe:	40 5d       	subi	r20, 0xD0	; 208
    2000:	41 93       	st	Z+, r20
    2002:	b3 e0       	ldi	r27, 0x03	; 3
    2004:	0f d0       	rcall	.+30     	; 0x2024 <__ultoa_invert+0x86>
    2006:	c9 f7       	brne	.-14     	; 0x1ffa <__ultoa_invert+0x5c>
    2008:	f6 cf       	rjmp	.-20     	; 0x1ff6 <__ultoa_invert+0x58>
    200a:	46 2f       	mov	r20, r22
    200c:	4f 70       	andi	r20, 0x0F	; 15
    200e:	40 5d       	subi	r20, 0xD0	; 208
    2010:	4a 33       	cpi	r20, 0x3A	; 58
    2012:	18 f0       	brcs	.+6      	; 0x201a <__ultoa_invert+0x7c>
    2014:	49 5d       	subi	r20, 0xD9	; 217
    2016:	31 fd       	sbrc	r19, 1
    2018:	40 52       	subi	r20, 0x20	; 32
    201a:	41 93       	st	Z+, r20
    201c:	02 d0       	rcall	.+4      	; 0x2022 <__ultoa_invert+0x84>
    201e:	a9 f7       	brne	.-22     	; 0x200a <__ultoa_invert+0x6c>
    2020:	ea cf       	rjmp	.-44     	; 0x1ff6 <__ultoa_invert+0x58>
    2022:	b4 e0       	ldi	r27, 0x04	; 4
    2024:	a6 95       	lsr	r26
    2026:	97 95       	ror	r25
    2028:	87 95       	ror	r24
    202a:	77 95       	ror	r23
    202c:	67 95       	ror	r22
    202e:	ba 95       	dec	r27
    2030:	c9 f7       	brne	.-14     	; 0x2024 <__ultoa_invert+0x86>
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	61 05       	cpc	r22, r1
    2036:	71 05       	cpc	r23, r1
    2038:	08 95       	ret
    203a:	9b 01       	movw	r18, r22
    203c:	ac 01       	movw	r20, r24
    203e:	0a 2e       	mov	r0, r26
    2040:	06 94       	lsr	r0
    2042:	57 95       	ror	r21
    2044:	47 95       	ror	r20
    2046:	37 95       	ror	r19
    2048:	27 95       	ror	r18
    204a:	ba 95       	dec	r27
    204c:	c9 f7       	brne	.-14     	; 0x2040 <__ultoa_invert+0xa2>
    204e:	62 0f       	add	r22, r18
    2050:	73 1f       	adc	r23, r19
    2052:	84 1f       	adc	r24, r20
    2054:	95 1f       	adc	r25, r21
    2056:	a0 1d       	adc	r26, r0
    2058:	08 95       	ret

0000205a <strrev>:
    205a:	dc 01       	movw	r26, r24
    205c:	fc 01       	movw	r30, r24
    205e:	67 2f       	mov	r22, r23
    2060:	71 91       	ld	r23, Z+
    2062:	77 23       	and	r23, r23
    2064:	e1 f7       	brne	.-8      	; 0x205e <strrev+0x4>
    2066:	32 97       	sbiw	r30, 0x02	; 2
    2068:	04 c0       	rjmp	.+8      	; 0x2072 <strrev+0x18>
    206a:	7c 91       	ld	r23, X
    206c:	6d 93       	st	X+, r22
    206e:	70 83       	st	Z, r23
    2070:	62 91       	ld	r22, -Z
    2072:	ae 17       	cp	r26, r30
    2074:	bf 07       	cpc	r27, r31
    2076:	c8 f3       	brcs	.-14     	; 0x206a <strrev+0x10>
    2078:	08 95       	ret

0000207a <_exit>:
    207a:	f8 94       	cli

0000207c <__stop_program>:
    207c:	ff cf       	rjmp	.-2      	; 0x207c <__stop_program>
