{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711765863484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711765863484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 09:31:03 2024 " "Processing started: Sat Mar 30 09:31:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711765863484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765863484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765863485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711765864036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711765864036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vericlock " "Found entity 1: vericlock" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer1hz.v(14) " "Verilog HDL information at timer1hz.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711765880431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer1hz " "Found entity 1: timer1hz" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7led " "Found entity 1: seg7led" {  } { { "../Modules/seg7led.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/seg7led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Modules/debounce.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880459 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(30) " "Verilog HDL information at calendar.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711765880468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(104) " "Verilog HDL information at calendar.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711765880468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(130) " "Verilog HDL information at calendar.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711765880468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711765880480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vericlock " "Elaborating entity \"vericlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711765880529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(50) " "Verilog HDL assignment warning at vericlock.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880533 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(51) " "Verilog HDL assignment warning at vericlock.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880534 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(52) " "Verilog HDL assignment warning at vericlock.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880534 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(54) " "Verilog HDL assignment warning at vericlock.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880534 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(55) " "Verilog HDL assignment warning at vericlock.v(55): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880535 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(56) " "Verilog HDL assignment warning at vericlock.v(56): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880535 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vericlock.v(160) " "Verilog HDL assignment warning at vericlock.v(160): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711765880537 "|vericlock"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "13 7 0 bcd_67_datetimes vericlock.v(211) " "Verilog HDL error at vericlock.v(211): index 13 cannot fall outside the declared range \[7:0\] for vector \"bcd_67_datetimes\"" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 211 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711765880540 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711765880544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg " "Generated suppressed messages file /Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13188 " "Peak virtual memory: 13188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711765880687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 09:31:20 2024 " "Processing ended: Sat Mar 30 09:31:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711765880687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711765880687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711765880687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765880687 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711765881521 ""}
