#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Sep 27 17:52:01 2024
# Process ID: 437391
# Current directory: /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado
# Command line: vivado -notrace -mode batch -source servant_1.3.0_synth.tcl servant_1.3.0_run.tcl servant_1.3.0.xpr
# Log file: /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/vivado.log
# Journal file: /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/vivado.jou
# Running On        :DESKTOP-8CFAEH8
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 9 9900X 12-Core Processor
# CPU Frequency     :4391.660 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :32406 MB
# Swap memory       :8589 MB
# Total Virtual     :40996 MB
# Available Virtual :39484 MB
#-----------------------------------------------------------
open_project servant_1.3.0.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.gen/sources_1'.
Scanning sources...
Finished scanning sources
source servant_1.3.0_synth.tcl -notrace
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 27 17:52:05 2024] Launched synth_1...
Run output will be captured here: /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/synth_1/runme.log
[Fri Sep 27 17:52:05 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log servus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source servus.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Sep 27 17:52:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source servus.tcl -notrace
Command: synth_design -top servus -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 437488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.004 ; gain = 303.777 ; free physical = 25922 ; free virtual = 35147
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'f' is used before its declaration [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:64]
INFO: [Synth 8-6157] synthesizing module 'servus' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus.v:2]
	Parameter memsize bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'servus_clock_gen' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 75.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
WARNING: [Synth 8-7071] port 'CDDCDONE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CDDCREQ' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7023] instance 'mmcm' of module 'MMCME4_ADV' has 35 connections declared, but only 20 given [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'servus_clock_gen' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant.v:2]
	Parameter memfile bound to: zephyr_hello.hex - type: string 
	Parameter memsize bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'servant_mux' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'servant_mux' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'servant_ram' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:2]
	Parameter depth bound to: 8192 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter memfile bound to: zephyr_hello.hex - type: string 
INFO: [Synth 8-251] Preloading  from zephyr_hello.hex [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:42]
INFO: [Synth 8-3876] $readmem data file 'zephyr_hello.hex' is read successfully [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'servant_ram' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant_timer' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_timer.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
INFO: [Synth 8-6155] done synthesizing module 'servant_timer' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant_gpio' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_gpio.v:1]
INFO: [Synth 8-6155] done synthesizing module 'servant_gpio' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_gpio.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'servile' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile.v:9]
	Parameter rf_width bound to: 2 - type: integer 
	Parameter sim bound to: 1'b0 
	Parameter with_c bound to: 1'b0 
	Parameter with_csr bound to: 1'b1 
	Parameter with_mdu bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'servile_mux' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:8]
	Parameter sim bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'servile_mux' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:8]
INFO: [Synth 8-6157] synthesizing module 'servile_arbiter' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_arbiter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'servile_arbiter' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_arbiter.v:9]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter reset_strategy bound to: MINI - type: string 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter MDU bound to: 1'b0 
	Parameter COMPRESSED bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:2]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:77]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_state.v:1]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter WITH_CSR bound to: 1'b1 
	Parameter ALIGN bound to: 1'b0 
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:2]
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_immdec' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_immdec.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_immdec' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_immdec.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg.v:1]
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg2' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg2' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg2.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_ctrl.v:2]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'servile' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'servant' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant.v:2]
INFO: [Synth 8-6155] done synthesizing module 'servus' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus.v:2]
WARNING: [Synth 8-6014] Unused sequential element gen_pre_register.imm25_reg was removed.  [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:242]
WARNING: [Synth 8-7129] Port i_mdu_op in module serv_bufreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[31] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[29] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[28] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[27] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[25] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[24] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[23] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[19] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[18] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[17] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[16] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[15] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[11] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[10] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[9] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[8] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[7] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mdu_op in module serv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mdu_ready in module serv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[1] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[0] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[31] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[30] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[29] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[28] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[27] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[26] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[25] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[24] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[23] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[22] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[21] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[20] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[19] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[18] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[17] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[16] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[15] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[14] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[13] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[12] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[11] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[10] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[9] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[8] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[7] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[6] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[5] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[4] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[3] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[2] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[1] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[0] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module servile_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module servile_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ren in module serv_rf_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[30] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[29] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[28] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[27] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[26] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[25] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[24] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[23] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[22] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[21] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[20] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[19] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[18] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[17] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[16] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[15] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[14] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[13] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[12] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[11] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[10] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[9] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[8] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[7] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[6] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[5] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[4] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[3] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[2] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[1] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[0] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[3] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[2] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[1] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[0] in module servant_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.973 ; gain = 388.746 ; free physical = 25822 ; free virtual = 35050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2864.848 ; gain = 400.621 ; free physical = 25812 ; free virtual = 35040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2864.848 ; gain = 400.621 ; free physical = 25812 ; free virtual = 35040
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.848 ; gain = 0.000 ; free physical = 25812 ; free virtual = 35040
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
Finished Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/servus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/servus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.691 ; gain = 0.000 ; free physical = 25761 ; free virtual = 34998
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.691 ; gain = 0.000 ; free physical = 25761 ; free virtual = 34998
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.691 ; gain = 527.465 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "serv_rf_ram:/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25756 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 4     
	   4 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               1K Bit	(576 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "servus/servant/rf_ram/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("servus/servant/ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-6904] The RAM "servus/servant/rf_ram/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25751 ; free virtual = 34997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|servus      | servant/ram/mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+
|servus      | servant/rf_ram/memory_reg | Implied   | 1 K x 2              | RAM64X1D x 2 RAM256X1D x 4  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3430.812 ; gain = 966.586 ; free physical = 25350 ; free virtual = 34608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3460.844 ; gain = 996.617 ; free physical = 25321 ; free virtual = 34579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|servus      | servant/ram/mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+
|servus      | servant/rf_ram/memory_reg | Implied   | 1 K x 2              | RAM64X1D x 2 RAM256X1D x 4  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance servant/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance servant/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25304 ; free virtual = 34562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|servus      | servant/cpu/cpu/bufreg/gen_w_eq_1.data_reg[12] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY8     |     8|
|3     |LUT1       |     5|
|4     |LUT2       |    46|
|5     |LUT3       |    23|
|6     |LUT4       |    41|
|7     |LUT5       |    57|
|8     |LUT6       |   110|
|9     |MMCME4_ADV |     1|
|10    |RAM256X1D  |     4|
|11    |RAM64X1D   |     2|
|12    |RAMB36E2   |     2|
|14    |SRLC32E    |     1|
|15    |FDRE       |   239|
|16    |IBUFDS     |     1|
|17    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.867 ; gain = 886.797 ; free physical = 25299 ; free virtual = 34559
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25299 ; free virtual = 34559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.867 ; gain = 0.000 ; free physical = 25598 ; free virtual = 34857
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clock_gen/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.867 ; gain = 0.000 ; free physical = 25601 ; free virtual = 34861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete | Checksum: d964e3b4
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3477.867 ; gain = 2109.219 ; free physical = 25601 ; free virtual = 34861
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2667.649; main = 2651.634; forked = 401.760
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4152.062; main = 3460.191; forked = 1027.656
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3484.203 ; gain = 0.000 ; free physical = 25601 ; free virtual = 34861
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/synth_1/servus.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file servus_utilization_synth.rpt -pb servus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 17:52:28 2024...
[Fri Sep 27 17:52:38 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1374.578 ; gain = 0.000 ; free physical = 28051 ; free virtual = 37305
source servant_1.3.0_run.tcl -notrace
[Fri Sep 27 17:52:38 2024] Launched impl_1...
Run output will be captured here: /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/runme.log
[Fri Sep 27 17:52:38 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log servus.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source servus.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Sep 27 17:52:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source servus.tcl -notrace
Command: link_design -top servus -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.559 ; gain = 0.000 ; free physical = 26505 ; free virtual = 35760
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
Finished Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.250 ; gain = 0.000 ; free physical = 26054 ; free virtual = 35321
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.250 ; gain = 1639.637 ; free physical = 26054 ; free virtual = 35321
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3113.906 ; gain = 104.656 ; free physical = 26011 ; free virtual = 35279

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1748d91b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3452.891 ; gain = 338.984 ; free physical = 25764 ; free virtual = 35033

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Phase 1 Initialization | Checksum: 1748d91b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Phase 2 Timer Update And Timing Data Collection | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Retarget | Checksum: 1748d91b2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1748d91b2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25467 ; free virtual = 34737
Constant propagation | Checksum: 1748d91b2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 161559c70

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Sweep | Checksum: 161559c70
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
BUFG optimization | Checksum: 161559c70
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Shift Register Optimization | Checksum: 161559c70
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 161559c70

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Post Processing Netlist | Checksum: 161559c70
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Phase 9 Finalization | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3762.727 ; gain = 0.000 ; free physical = 25466 ; free virtual = 34736

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34553
Ending Power Optimization Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4041.680 ; gain = 278.953 ; free physical = 25278 ; free virtual = 34554

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554
Ending Netlist Obfuscation Task | Checksum: 1c618973a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25278 ; free virtual = 34554
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file servus_drc_opted.rpt -pb servus_drc_opted.pb -rpx servus_drc_opted.rpx
Command: report_drc -file servus_drc_opted.rpt -pb servus_drc_opted.pb -rpx servus_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jwoolston/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25262 ; free virtual = 34541
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34541
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34541
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34543
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25261 ; free virtual = 34543
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14055ea3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4041.680 ; gain = 0.000 ; free physical = 25244 ; free virtual = 34524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc24cc77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4505.801 ; gain = 464.121 ; free physical = 24562 ; free virtual = 33978

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33978

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33978
Phase 1 Placer Initialization | Checksum: 2459a265b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24560 ; free virtual = 33979

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 26d5d7440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24550 ; free virtual = 33970

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 26d5d7440

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4537.816 ; gain = 496.137 ; free physical = 24551 ; free virtual = 33973

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 26d5d7440

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4858.801 ; gain = 817.121 ; free physical = 23710 ; free virtual = 33560

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560
Phase 2.1.1 Partition Driven Placement | Checksum: 2bf4ec92e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560
Phase 2.1 Floorplanning | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ecf4836a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4890.816 ; gain = 849.137 ; free physical = 23710 ; free virtual = 33560

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19f519e29

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23614 ; free virtual = 33465

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23614 ; free virtual = 33466

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2860daecc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23614 ; free virtual = 33466
Phase 2.4 Global Placement Core | Checksum: 1fbf2f441

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23612 ; free virtual = 33464
Phase 2 Global Placement | Checksum: 1fbf2f441

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23612 ; free virtual = 33464

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ed65542

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23610 ; free virtual = 33463

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2da2f0e97

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23610 ; free virtual = 33462

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2e00ed124

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 270e29892

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3.3.2 Slice Area Swap | Checksum: 270e29892

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3.3 Small Shape DP | Checksum: 338e1e23e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2a3fe60ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2cf2fe8ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459
Phase 3 Detail Placement | Checksum: 2cf2fe8ec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23606 ; free virtual = 33459

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21604f036

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=59.931 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 136abc329

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23602 ; free virtual = 33455
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 255cfd5f2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4976.820 ; gain = 0.000 ; free physical = 23602 ; free virtual = 33455
Phase 4.1.1.1 BUFG Insertion | Checksum: 21604f036

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=59.931. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 263edd626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455
Phase 4.1 Post Commit Optimization | Checksum: 263edd626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4976.820 ; gain = 935.141 ; free physical = 23602 ; free virtual = 33455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23538 ; free virtual = 33391

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Phase 4.3 Placer Reporting | Checksum: 1f0bb54b5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23538 ; free virtual = 33391

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5c47824

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
Ending Placer Task | Checksum: 131e3caf5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
73 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 5008.801 ; gain = 967.121 ; free physical = 23538 ; free virtual = 33391
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file servus_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33382
INFO: [Vivado 12-24828] Executing command : report_utilization -file servus_utilization_placed.rpt -pb servus_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file servus_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33383
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33383
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33383
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33383
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23532 ; free virtual = 33386
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23532 ; free virtual = 33386
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33386
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5008.801 ; gain = 0.000 ; free physical = 23529 ; free virtual = 33386
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 59.933 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23531 ; free virtual = 33385
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33385
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23530 ; free virtual = 33385
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23527 ; free virtual = 33385
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5032.812 ; gain = 0.000 ; free physical = 23527 ; free virtual = 33385
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 689c6c86 ConstDB: 0 ShapeSum: 3ffa725e RouteDB: 894cec11
Nodegraph reading from file.  Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23504 ; free virtual = 33366
Post Restoration Checksum: NetGraph: 614d610c | NumContArr: 53e392b4 | Constraints: 2bb57a6b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23503 ; free virtual = 33367

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23502 ; free virtual = 33367

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a38f68c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23502 ; free virtual = 33367

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18f22260a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23487 ; free virtual = 33352

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d039d49b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23487 ; free virtual = 33352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=60.047 | TNS=0.000  | WHS=-0.014 | THS=-0.025 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 441
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 347
  Number of Partially Routed Nets     = 94
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13dd2a7fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13dd2a7fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2be8652e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351
Phase 4 Initial Routing | Checksum: 2c08e9b0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23486 ; free virtual = 33351

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1bd48eca2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 26cbc170a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 5 Rip-up And Reroute | Checksum: 26cbc170a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 6 Delay and Skew Optimization | Checksum: 1c6b47313

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351
Phase 7 Post Hold Fix | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0195496 %
  Global Horizontal Routing Utilization  = 0.019782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33351

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=59.214 | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1e19bfad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350
Total Elapsed time in route_design: 4.23 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: d7c839c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d7c839c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5040.816 ; gain = 0.000 ; free physical = 23485 ; free virtual = 33350

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file servus_drc_routed.rpt -pb servus_drc_routed.pb -rpx servus_drc_routed.rpx
Command: report_drc -file servus_drc_routed.rpt -pb servus_drc_routed.pb -rpx servus_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file servus_methodology_drc_routed.rpt -pb servus_methodology_drc_routed.pb -rpx servus_methodology_drc_routed.rpx
Command: report_methodology -file servus_methodology_drc_routed.rpt -pb servus_methodology_drc_routed.pb -rpx servus_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file servus_timing_summary_routed.rpt -pb servus_timing_summary_routed.pb -rpx servus_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file servus_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file servus_route_status.rpt -pb servus_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file servus_bus_skew_routed.rpt -pb servus_bus_skew_routed.pb -rpx servus_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file servus_power_routed.rpt -pb servus_power_summary_routed.pb -rpx servus_power_routed.rpx
Command: report_power -file servus_power_routed.rpt -pb servus_power_summary_routed.pb -rpx servus_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file servus_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23458 ; free virtual = 33326
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23459 ; free virtual = 33327
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23459 ; free virtual = 33327
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23456 ; free virtual = 33327
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23456 ; free virtual = 33327
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/impl_1/servus_routed.dcp' has been generated.
Command: write_bitstream -force servus.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./servus.bit...
Writing bitstream ./servus.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 5096.844 ; gain = 0.000 ; free physical = 23389 ; free virtual = 33298
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 17:53:42 2024...
[Fri Sep 27 17:53:43 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:39 ; elapsed = 00:01:04 . Memory (MB): peak = 1378.578 ; gain = 0.000 ; free physical = 27383 ; free virtual = 37292
Bitstream generation completed
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 17:53:43 2024...
