// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "lab6")
  (DATE "02/11/2020 12:44:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2071:2071:2071) (2136:2136:2136))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1890:1890:1890) (1902:1902:1902))
        (IOPATH i o (2846:2846:2846) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_H\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4547:4547:4547) (4539:4539:4539))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_V\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2963:2963:2963) (2983:2983:2983))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1484:1484:1484) (1467:1467:1467))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1484:1484:1484) (1467:1467:1467))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1632:1632:1632) (1662:1662:1662))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2200:2200:2200) (2228:2228:2228))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1359:1359:1359))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2527:2527:2527) (2449:2449:2449))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3006:3006:3006) (2943:2943:2943))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2148:2148:2148) (2089:2089:2089))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1970:1970:1970) (2018:2018:2018))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2914:2914:2914) (2880:2880:2880))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4195:4195:4195) (4201:4201:4201))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3287:3287:3287) (3314:3314:3314))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3609:3609:3609) (3552:3552:3552))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3851:3851:3851) (3868:3868:3868))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2514:2514:2514) (2517:2517:2517))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3271:3271:3271) (3306:3306:3306))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1599:1599:1599))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2591:2591:2591) (2641:2641:2641))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2600:2600:2600) (2651:2651:2651))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1587:1587:1587) (1599:1599:1599))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2178:2178:2178) (2196:2196:2196))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2213:2213:2213) (2143:2143:2143))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3775:3775:3775) (3710:3710:3710))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1891:1891:1891) (1912:1912:1912))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE PLL1\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE PLL1\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (408:408:408))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (432:432:432))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|col_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (239:239:239) (266:266:266))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (424:424:424))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|col_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (240:240:240) (267:267:267))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datad (310:310:310) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (795:795:795))
        (PORT datab (507:507:507) (577:577:577))
        (PORT datac (515:515:515) (567:567:567))
        (PORT datad (502:502:502) (565:565:565))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (305:305:305))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (377:377:377) (381:381:381))
        (PORT datad (308:308:308) (385:385:385))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (1070:1070:1070) (1071:1071:1071))
        (PORT datad (453:453:453) (470:470:470))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (423:423:423))
        (PORT datab (1068:1068:1068) (1068:1068:1068))
        (PORT datad (458:458:458) (476:476:476))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1068:1068:1068) (1068:1068:1068))
        (PORT datad (458:458:458) (476:476:476))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (550:550:550))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (849:849:849))
        (PORT datab (450:450:450) (455:455:455))
        (PORT datad (251:251:251) (289:289:289))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (572:572:572))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (850:850:850))
        (PORT datab (284:284:284) (331:331:331))
        (PORT datad (647:647:647) (630:630:630))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (1070:1070:1070) (1071:1071:1071))
        (PORT datad (452:452:452) (469:469:469))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (573:573:573))
        (PORT datab (542:542:542) (596:596:596))
        (PORT datac (704:704:704) (742:742:742))
        (PORT datad (494:494:494) (554:554:554))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (1071:1071:1071) (1071:1071:1071))
        (PORT datad (452:452:452) (469:469:469))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (545:545:545))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (552:552:552))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (850:850:850))
        (PORT datab (284:284:284) (331:331:331))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (417:417:417))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (426:426:426))
        (PORT datab (1068:1068:1068) (1068:1068:1068))
        (PORT datad (457:457:457) (475:475:475))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (449:449:449) (515:515:515))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (610:610:610))
        (PORT datab (478:478:478) (554:554:554))
        (PORT datac (522:522:522) (579:579:579))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (853:853:853))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (781:781:781) (804:804:804))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (850:850:850))
        (PORT datab (285:285:285) (332:332:332))
        (PORT datad (644:644:644) (635:635:635))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (618:618:618))
        (PORT datab (479:479:479) (554:554:554))
        (PORT datac (772:772:772) (809:809:809))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (566:566:566))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (513:513:513) (562:562:562))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|video_on_v)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (1092:1092:1092) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (601:601:601))
        (PORT datac (474:474:474) (529:529:529))
        (PORT datad (499:499:499) (546:546:546))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (549:549:549) (609:609:609))
        (PORT datac (432:432:432) (439:439:439))
        (PORT datad (476:476:476) (538:538:538))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (489:489:489) (554:554:554))
        (PORT datac (481:481:481) (541:541:541))
        (PORT datad (490:490:490) (545:545:545))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|video_on_h)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (847:847:847) (855:855:855))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (2242:2242:2242) (2247:2247:2247))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (1204:1204:1204) (1261:1261:1261))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (1210:1210:1210) (1262:1262:1262))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|pixel_rw\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (764:764:764) (815:815:815))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datab (314:314:314) (401:401:401))
        (PORT datad (458:458:458) (512:512:512))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2194:2194:2194))
        (PORT asdata (1231:1231:1231) (1272:1272:1272))
        (PORT ena (1980:1980:1980) (1914:1914:1914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2194:2194:2194))
        (PORT asdata (1191:1191:1191) (1235:1235:1235))
        (PORT ena (1980:1980:1980) (1914:1914:1914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2194:2194:2194))
        (PORT asdata (1789:1789:1789) (1789:1789:1789))
        (PORT ena (1980:1980:1980) (1914:1914:1914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (713:713:713))
        (PORT datab (772:772:772) (802:802:802))
        (PORT datad (960:960:960) (981:981:981))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4485:4485:4485) (4807:4807:4807))
        (PORT datab (4304:4304:4304) (4644:4644:4644))
        (PORT datac (4226:4226:4226) (4569:4569:4569))
        (PORT datad (4718:4718:4718) (5114:5114:5114))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\.00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (313:313:313))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (4254:4254:4254) (4596:4596:4596))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2195:2195:2195))
        (PORT asdata (610:610:610) (636:636:636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2194:2194:2194))
        (PORT asdata (1275:1275:1275) (1320:1320:1320))
        (PORT ena (1980:1980:1980) (1914:1914:1914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1124:1124:1124) (1156:1156:1156))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1785:1785:1785) (1790:1790:1790))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1596:1596:1596) (1590:1590:1590))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1383:1383:1383) (1393:1393:1393))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (915:915:915) (958:958:958))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1740:1740:1740) (1755:1755:1755))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (551:551:551))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datad (425:425:425) (481:481:481))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (569:569:569))
        (PORT datab (479:479:479) (552:552:552))
        (PORT datad (666:666:666) (667:667:667))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (923:923:923))
        (PORT datab (1110:1110:1110) (1151:1151:1151))
        (PORT datac (2610:2610:2610) (2581:2581:2581))
        (PORT datad (1372:1372:1372) (1358:1358:1358))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (804:804:804))
        (PORT datab (456:456:456) (523:523:523))
        (PORT datad (959:959:959) (979:979:979))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1366:1366:1366))
        (PORT datab (991:991:991) (1020:1020:1020))
        (PORT datac (937:937:937) (960:960:960))
        (PORT datad (678:678:678) (663:663:663))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (596:596:596))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (664:664:664) (665:665:665))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (597:597:597))
        (PORT datab (474:474:474) (545:545:545))
        (PORT datad (663:663:663) (665:665:665))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (632:632:632))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (963:963:963) (928:928:928))
        (PORT datad (1182:1182:1182) (1154:1154:1154))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (311:311:311))
        (PORT datab (4303:4303:4303) (4642:4642:4642))
        (PORT datad (4716:4716:4716) (5112:5112:5112))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (668:668:668))
        (PORT datad (472:472:472) (519:519:519))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (4303:4303:4303) (4643:4643:4643))
        (PORT datad (4717:4717:4717) (5113:5113:5113))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (312:312:312))
        (PORT datab (4269:4269:4269) (4607:4607:4607))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (633:633:633))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (953:953:953) (921:921:921))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (544:544:544))
        (PORT datac (378:378:378) (397:397:397))
        (PORT datad (1878:1878:1878) (1828:1828:1828))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4486:4486:4486) (4807:4807:4807))
        (PORT datab (4269:4269:4269) (4606:4606:4606))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1075:1075:1075) (1106:1106:1106))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (844:844:844) (894:894:894))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1130:1130:1130) (1140:1140:1140))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2194:2194:2194))
        (PORT asdata (1115:1115:1115) (1139:1139:1139))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (333:333:333) (415:415:415))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (306:306:306) (390:390:390))
        (PORT datad (458:458:458) (515:515:515))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datad (700:700:700) (741:741:741))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (446:446:446))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (1268:1268:1268) (1240:1240:1240))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3718:3718:3718) (3660:3660:3660))
        (PORT datab (2762:2762:2762) (2719:2719:2719))
        (PORT datac (3065:3065:3065) (2981:2981:2981))
        (PORT datad (3738:3738:3738) (3663:3663:3663))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|blank_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE VGA_BLANK\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (554:554:554))
        (PORT datad (678:678:678) (705:705:705))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (550:550:550) (610:610:610))
        (PORT datac (716:716:716) (758:758:758))
        (PORT datad (476:476:476) (538:538:538))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (484:484:484) (544:544:544))
        (PORT datad (492:492:492) (549:549:549))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|h_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (595:595:595))
        (PORT datac (506:506:506) (567:567:567))
        (PORT datad (471:471:471) (529:529:529))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (288:288:288))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datac (777:777:777) (814:814:814))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|v_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (633:633:633))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (1333:1333:1333) (1374:1374:1374))
        (PORT datad (1013:1013:1013) (989:989:989))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (784:784:784))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (639:639:639) (629:629:629))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (PORT datab (1437:1437:1437) (1439:1439:1439))
        (PORT datac (645:645:645) (635:635:635))
        (PORT datad (2156:2156:2156) (2076:2076:2076))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (657:657:657))
        (PORT datad (1260:1260:1260) (1245:1245:1245))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (576:576:576))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datad (698:698:698) (735:735:735))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (575:575:575))
        (PORT datad (698:698:698) (736:736:736))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (1232:1232:1232) (1282:1282:1282))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2195:2195:2195))
        (PORT asdata (1425:1425:1425) (1458:1458:1458))
        (PORT ena (1967:1967:1967) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (989:989:989))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1316:1316:1316) (1343:1343:1343))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1445:1445:1445) (1473:1473:1473))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1410:1410:1410))
        (PORT datab (1445:1445:1445) (1473:1473:1473))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1665:1665:1665))
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1683:1683:1683))
        (PORT datab (669:669:669) (649:649:649))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1411:1411:1411))
        (PORT datab (1916:1916:1916) (1961:1961:1961))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (641:641:641))
        (PORT datab (2032:2032:2032) (2058:2058:2058))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1434:1434:1434))
        (PORT datab (1849:1849:1849) (1865:1865:1865))
        (PORT datac (1743:1743:1743) (1766:1766:1766))
        (PORT datad (2105:2105:2105) (2125:2125:2125))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (870:870:870))
        (PORT datab (780:780:780) (785:785:785))
        (PORT datac (1350:1350:1350) (1347:1347:1347))
        (PORT datad (1317:1317:1317) (1306:1306:1306))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1434:1434:1434) (1474:1474:1474))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1415:1415:1415))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1692:1692:1692))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1476:1476:1476) (1503:1503:1503))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1671:1671:1671))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1699:1699:1699))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2128:2128:2128))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1662:1662:1662))
        (PORT datab (1936:1936:1936) (1986:1986:1986))
        (PORT datad (1480:1480:1480) (1448:1448:1448))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (797:797:797))
        (PORT datab (1558:1558:1558) (1562:1562:1562))
        (PORT datac (1131:1131:1131) (1120:1120:1120))
        (PORT datad (1340:1340:1340) (1329:1329:1329))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1437:1437:1437))
        (PORT datab (4495:4495:4495) (4439:4439:4439))
        (PORT datac (1287:1287:1287) (1258:1258:1258))
        (PORT datad (1200:1200:1200) (1217:1217:1217))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (645:645:645))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1937:1937:1937) (1988:1988:1988))
        (PORT datad (1479:1479:1479) (1446:1446:1446))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (775:775:775))
        (PORT datab (283:283:283) (318:318:318))
        (PORT datac (1365:1365:1365) (1342:1342:1342))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1434:1434:1434))
        (PORT datac (1744:1744:1744) (1767:1767:1767))
        (PORT datad (1803:1803:1803) (1822:1822:1822))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (456:456:456))
        (PORT datab (299:299:299) (342:342:342))
        (PORT datac (861:861:861) (822:822:822))
        (PORT datad (1325:1325:1325) (1315:1315:1315))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4244:4244:4244) (4312:4312:4312))
        (PORT datab (1276:1276:1276) (1256:1256:1256))
        (PORT datac (1233:1233:1233) (1205:1205:1205))
        (PORT datad (1379:1379:1379) (1357:1357:1357))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (848:848:848))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4213:4213:4213) (4144:4144:4144))
        (PORT datad (4286:4286:4286) (4275:4275:4275))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (509:509:509))
        (PORT datab (915:915:915) (891:891:891))
        (PORT datac (1339:1339:1339) (1315:1315:1315))
        (PORT datad (1303:1303:1303) (1280:1280:1280))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1415:1415:1415))
        (PORT datab (1809:1809:1809) (1834:1834:1834))
        (PORT datac (1436:1436:1436) (1469:1469:1469))
        (PORT datad (1633:1633:1633) (1677:1677:1677))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (797:797:797))
        (PORT datab (1558:1558:1558) (1562:1562:1562))
        (PORT datac (1406:1406:1406) (1390:1390:1390))
        (PORT datad (1726:1726:1726) (1701:1701:1701))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1438:1438:1438))
        (PORT datab (1360:1360:1360) (1346:1346:1346))
        (PORT datac (1169:1169:1169) (1190:1190:1190))
        (PORT datad (4625:4625:4625) (4657:4657:4657))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (613:613:613))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2206:2206:2206))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode362w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (467:467:467))
        (PORT datac (331:331:331) (446:446:446))
        (PORT datad (333:333:333) (430:430:430))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3016:3016:3016) (2995:2995:2995))
        (PORT datad (1009:1009:1009) (995:995:995))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (417:417:417))
        (PORT datab (1110:1110:1110) (1097:1097:1097))
        (PORT datac (1665:1665:1665) (1656:1656:1656))
        (PORT datad (4548:4548:4548) (4723:4723:4723))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1095:1095:1095))
        (PORT datab (1344:1344:1344) (1327:1327:1327))
        (PORT datad (1551:1551:1551) (1507:1507:1507))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (626:626:626))
        (PORT datab (4500:4500:4500) (4430:4430:4430))
        (PORT datac (1460:1460:1460) (1389:1389:1389))
        (PORT datad (4533:4533:4533) (4581:4581:4581))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (704:704:704))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1538:1538:1538))
        (IOPATH dataa cout (498:498:498) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1481:1481:1481))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1671:1671:1671))
        (PORT datab (2255:2255:2255) (2196:2196:2196))
        (PORT datac (1706:1706:1706) (1676:1676:1676))
        (PORT datad (1553:1553:1553) (1509:1509:1509))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3722:3722:3722) (3646:3646:3646))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (619:619:619) (616:616:616))
        (PORT datad (3775:3775:3775) (3786:3786:3786))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2544:2544:2544) (2569:2569:2569))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1397:1397:1397) (1386:1386:1386))
        (PORT datad (4596:4596:4596) (4531:4531:4531))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1054:1054:1054) (1027:1027:1027))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2694:2694:2694) (2696:2696:2696))
        (PORT datab (1338:1338:1338) (1321:1321:1321))
        (PORT datad (3611:3611:3611) (3824:3824:3824))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1094:1094:1094))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (1551:1551:1551) (1507:1507:1507))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1354:1354:1354) (1382:1382:1382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (661:661:661))
        (PORT datab (964:964:964) (937:937:937))
        (PORT datac (4292:4292:4292) (4452:4452:4452))
        (PORT datad (2700:2700:2700) (2856:2856:2856))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1337:1337:1337) (1301:1301:1301))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1650:1650:1650))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (4555:4555:4555) (4504:4504:4504))
        (PORT datad (1953:1953:1953) (1937:1937:1937))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1557:1557:1557))
        (PORT datab (274:274:274) (317:317:317))
        (PORT datac (621:621:621) (619:619:619))
        (PORT datad (3609:3609:3609) (3822:3822:3822))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1810:1810:1810))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1426:1426:1426))
        (PORT datab (2715:2715:2715) (2666:2666:2666))
        (PORT datac (576:576:576) (565:565:565))
        (PORT datad (2514:2514:2514) (2461:2461:2461))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1265:1265:1265) (1229:1229:1229))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1807:1807:1807) (1820:1820:1820))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1413:1413:1413))
        (PORT datab (1810:1810:1810) (1835:1835:1835))
        (PORT datad (1634:1634:1634) (1678:1678:1678))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1252:1252:1252))
        (PORT datab (298:298:298) (341:341:341))
        (PORT datac (1559:1559:1559) (1559:1559:1559))
        (PORT datad (1323:1323:1323) (1313:1313:1313))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1846:1846:1846) (1862:1862:1862))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1433:1433:1433))
        (PORT datab (2629:2629:2629) (2607:2607:2607))
        (PORT datac (788:788:788) (786:786:786))
        (PORT datad (1314:1314:1314) (1293:1293:1293))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (923:923:923))
        (PORT datab (4214:4214:4214) (4145:4145:4145))
        (PORT datac (988:988:988) (966:966:966))
        (PORT datad (1305:1305:1305) (1290:1290:1290))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (609:609:609) (635:635:635))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2014:2014:2014) (2030:2030:2030))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (748:748:748))
        (PORT datab (1405:1405:1405) (1376:1376:1376))
        (PORT datac (877:877:877) (849:849:849))
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1900:1900:1900))
        (PORT datab (1807:1807:1807) (1821:1821:1821))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (943:943:943))
        (PORT datab (1644:1644:1644) (1613:1613:1613))
        (PORT datac (1344:1344:1344) (1319:1319:1319))
        (PORT datad (1328:1328:1328) (1318:1318:1318))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4345:4345:4345) (4334:4334:4334))
        (PORT datab (917:917:917) (883:883:883))
        (PORT datac (888:888:888) (861:861:861))
        (PORT datad (1304:1304:1304) (1289:1289:1289))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (611:611:611) (637:637:637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (405:405:405))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (2117:2117:2117))
        (PORT datab (1342:1342:1342) (1321:1321:1321))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (301:301:301) (344:344:344))
        (PORT datac (1000:1000:1000) (973:973:973))
        (PORT datad (1329:1329:1329) (1320:1320:1320))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2147:2147:2147) (2164:2164:2164))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (939:939:939))
        (PORT datab (827:827:827) (818:818:818))
        (PORT datac (1622:1622:1622) (1580:1580:1580))
        (PORT datad (1357:1357:1357) (1326:1326:1326))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1038:1038:1038))
        (PORT datab (4234:4234:4234) (4204:4204:4204))
        (PORT datac (944:944:944) (914:914:914))
        (PORT datad (1382:1382:1382) (1368:1368:1368))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (1293:1293:1293) (1250:1250:1250))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2319:2319:2319))
        (PORT datad (2055:2055:2055) (2030:2030:2030))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1359:1359:1359))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (1916:1916:1916) (1875:1875:1875))
        (PORT datad (2118:2118:2118) (2062:2062:2062))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2088:2088:2088) (2099:2099:2099))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2409:2409:2409))
        (PORT datab (1658:1658:1658) (1614:1614:1614))
        (PORT datac (4464:4464:4464) (4516:4516:4516))
        (PORT datad (1382:1382:1382) (1368:1368:1368))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3169:3169:3169) (3100:3100:3100))
        (PORT datab (1373:1373:1373) (1360:1360:1360))
        (PORT datac (1273:1273:1273) (1255:1255:1255))
        (PORT datad (1147:1147:1147) (1107:1107:1107))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2727:2727:2727) (2683:2683:2683))
        (PORT datac (3086:3086:3086) (3073:3073:3073))
        (PORT datad (1009:1009:1009) (995:995:995))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1094:1094:1094))
        (PORT datac (1664:1664:1664) (1655:1655:1655))
        (PORT datad (645:645:645) (633:633:633))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (642:642:642))
        (PORT datab (1078:1078:1078) (1068:1068:1068))
        (PORT datac (4466:4466:4466) (4394:4394:4394))
        (PORT datad (4549:4549:4549) (4724:4724:4724))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (644:644:644))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3722:3722:3722) (3646:3646:3646))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (619:619:619) (616:616:616))
        (PORT datad (3775:3775:3775) (3785:3785:3785))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3160:3160:3160) (3194:3194:3194))
        (PORT datab (2655:2655:2655) (2619:2619:2619))
        (PORT datac (1395:1395:1395) (1384:1384:1384))
        (PORT datad (675:675:675) (661:661:661))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT asdata (611:611:611) (638:638:638))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (798:798:798))
        (PORT datab (1790:1790:1790) (1798:1798:1798))
        (PORT datac (3103:3103:3103) (3120:3120:3120))
        (PORT datad (1879:1879:1879) (1821:1821:1821))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1514:1514:1514))
        (PORT datab (776:776:776) (780:780:780))
        (PORT datac (1354:1354:1354) (1351:1351:1351))
        (PORT datad (3188:3188:3188) (3139:3139:3139))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4304:4304:4304) (4297:4297:4297))
        (PORT datab (646:646:646) (635:635:635))
        (PORT datac (1311:1311:1311) (1309:1309:1309))
        (PORT datad (1330:1330:1330) (1309:1309:1309))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1214:1214:1214) (1185:1185:1185))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1089:1089:1089))
        (PORT datab (1600:1600:1600) (1552:1552:1552))
        (PORT datac (1428:1428:1428) (1426:1426:1426))
        (PORT datad (3608:3608:3608) (3821:3821:3821))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1519:1519:1519))
        (PORT datab (1374:1374:1374) (1363:1363:1363))
        (PORT datac (1071:1071:1071) (1058:1058:1058))
        (PORT datad (1732:1732:1732) (1730:1730:1730))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (896:896:896))
        (PORT datab (4558:4558:4558) (4507:4507:4507))
        (PORT datac (1429:1429:1429) (1419:1419:1419))
        (PORT datad (962:962:962) (932:932:932))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (797:797:797))
        (PORT datab (1724:1724:1724) (1743:1743:1743))
        (PORT datac (1849:1849:1849) (1843:1843:1843))
        (PORT datad (1879:1879:1879) (1821:1821:1821))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2719:2719:2719) (2690:2690:2690))
        (PORT datab (775:775:775) (779:779:779))
        (PORT datac (1354:1354:1354) (1352:1352:1352))
        (PORT datad (1540:1540:1540) (1515:1515:1515))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (679:679:679))
        (PORT datab (4270:4270:4270) (4271:4271:4271))
        (PORT datac (1310:1310:1310) (1308:1308:1308))
        (PORT datad (1107:1107:1107) (1071:1071:1071))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (744:744:744))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1583:1583:1583))
        (PORT d[1] (2055:2055:2055) (2052:2052:2052))
        (PORT d[2] (1530:1530:1530) (1555:1555:1555))
        (PORT d[3] (1576:1576:1576) (1616:1616:1616))
        (PORT d[4] (852:852:852) (886:886:886))
        (PORT d[5] (1588:1588:1588) (1646:1646:1646))
        (PORT d[6] (868:868:868) (918:918:918))
        (PORT d[7] (827:827:827) (876:876:876))
        (PORT d[8] (1198:1198:1198) (1237:1237:1237))
        (PORT d[9] (1211:1211:1211) (1255:1255:1255))
        (PORT d[10] (2139:2139:2139) (2154:2154:2154))
        (PORT d[11] (1992:1992:1992) (2037:2037:2037))
        (PORT d[12] (1787:1787:1787) (1816:1816:1816))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (PORT d[0] (1183:1183:1183) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode340w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (488:488:488))
        (PORT datac (324:324:324) (434:434:434))
        (PORT datad (329:329:329) (426:426:426))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2136:2136:2136))
        (PORT d[1] (2400:2400:2400) (2337:2337:2337))
        (PORT d[2] (2262:2262:2262) (2236:2236:2236))
        (PORT d[3] (2611:2611:2611) (2566:2566:2566))
        (PORT d[4] (2901:2901:2901) (2850:2850:2850))
        (PORT d[5] (2524:2524:2524) (2637:2637:2637))
        (PORT d[6] (2717:2717:2717) (2888:2888:2888))
        (PORT d[7] (2629:2629:2629) (2700:2700:2700))
        (PORT d[8] (2682:2682:2682) (2692:2692:2692))
        (PORT d[9] (2911:2911:2911) (2851:2851:2851))
        (PORT d[10] (2264:2264:2264) (2386:2386:2386))
        (PORT d[11] (2717:2717:2717) (2803:2803:2803))
        (PORT d[12] (2309:2309:2309) (2431:2431:2431))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (2005:2005:2005) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2192:2192:2192))
        (PORT asdata (1689:1689:1689) (1677:1677:1677))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2192:2192:2192))
        (PORT asdata (1749:1749:1749) (1738:1738:1738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (681:681:681))
        (PORT datab (1724:1724:1724) (1729:1729:1729))
        (PORT datac (354:354:354) (479:479:479))
        (PORT datad (745:745:745) (811:811:811))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode307w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (465:465:465))
        (PORT datac (332:332:332) (447:447:447))
        (PORT datad (334:334:334) (431:431:431))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2079:2079:2079))
        (PORT d[1] (1346:1346:1346) (1379:1379:1379))
        (PORT d[2] (1997:1997:1997) (2030:2030:2030))
        (PORT d[3] (2094:2094:2094) (2133:2133:2133))
        (PORT d[4] (1646:1646:1646) (1667:1667:1667))
        (PORT d[5] (2080:2080:2080) (2115:2115:2115))
        (PORT d[6] (2368:2368:2368) (2479:2479:2479))
        (PORT d[7] (1601:1601:1601) (1614:1614:1614))
        (PORT d[8] (1665:1665:1665) (1686:1686:1686))
        (PORT d[9] (1416:1416:1416) (1468:1468:1468))
        (PORT d[10] (1801:1801:1801) (1853:1853:1853))
        (PORT d[11] (2291:2291:2291) (2436:2436:2436))
        (PORT d[12] (1740:1740:1740) (1776:1776:1776))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (1241:1241:1241) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode278w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (494:494:494))
        (PORT datac (320:320:320) (429:429:429))
        (PORT datad (334:334:334) (431:431:431))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1669:1669:1669))
        (PORT d[1] (2022:2022:2022) (2011:2011:2011))
        (PORT d[2] (1702:1702:1702) (1711:1711:1711))
        (PORT d[3] (1843:1843:1843) (1864:1864:1864))
        (PORT d[4] (1554:1554:1554) (1585:1585:1585))
        (PORT d[5] (2493:2493:2493) (2613:2613:2613))
        (PORT d[6] (1611:1611:1611) (1650:1650:1650))
        (PORT d[7] (1805:1805:1805) (1824:1824:1824))
        (PORT d[8] (1648:1648:1648) (1697:1697:1697))
        (PORT d[9] (1551:1551:1551) (1597:1597:1597))
        (PORT d[10] (1784:1784:1784) (1803:1803:1803))
        (PORT d[11] (1552:1552:1552) (1593:1593:1593))
        (PORT d[12] (2574:2574:2574) (2725:2725:2725))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (1559:1559:1559) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (865:865:865))
        (PORT datab (1872:1872:1872) (1804:1804:1804))
        (PORT datac (357:357:357) (482:482:482))
        (PORT datad (1308:1308:1308) (1270:1270:1270))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode296w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (472:472:472))
        (PORT datac (331:331:331) (445:445:445))
        (PORT datad (454:454:454) (507:507:507))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2151:2151:2151))
        (PORT d[1] (2368:2368:2368) (2365:2365:2365))
        (PORT d[2] (2239:2239:2239) (2257:2257:2257))
        (PORT d[3] (2660:2660:2660) (2689:2689:2689))
        (PORT d[4] (1584:1584:1584) (1627:1627:1627))
        (PORT d[5] (1877:1877:1877) (1921:1921:1921))
        (PORT d[6] (1605:1605:1605) (1662:1662:1662))
        (PORT d[7] (1543:1543:1543) (1593:1593:1593))
        (PORT d[8] (1771:1771:1771) (1793:1793:1793))
        (PORT d[9] (2222:2222:2222) (2251:2251:2251))
        (PORT d[10] (2474:2474:2474) (2583:2583:2583))
        (PORT d[11] (1812:1812:1812) (1852:1852:1852))
        (PORT d[12] (1791:1791:1791) (1812:1812:1812))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2583:2583:2583))
        (PORT d[0] (1231:1231:1231) (1148:1148:1148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode318w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (492:492:492))
        (PORT datac (321:321:321) (430:430:430))
        (PORT datad (332:332:332) (429:429:429))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1801:1801:1801))
        (PORT d[1] (1973:1973:1973) (1980:1980:1980))
        (PORT d[2] (2257:2257:2257) (2284:2284:2284))
        (PORT d[3] (1955:1955:1955) (1995:1995:1995))
        (PORT d[4] (1192:1192:1192) (1234:1234:1234))
        (PORT d[5] (1505:1505:1505) (1548:1548:1548))
        (PORT d[6] (1266:1266:1266) (1311:1311:1311))
        (PORT d[7] (1195:1195:1195) (1244:1244:1244))
        (PORT d[8] (1542:1542:1542) (1587:1587:1587))
        (PORT d[9] (1542:1542:1542) (1581:1581:1581))
        (PORT d[10] (2474:2474:2474) (2584:2584:2584))
        (PORT d[11] (1899:1899:1899) (1933:1933:1933))
        (PORT d[12] (1477:1477:1477) (1511:1511:1511))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2587:2587:2587))
        (PORT d[0] (904:904:904) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1878:1878:1878))
        (PORT datab (388:388:388) (516:516:516))
        (PORT datad (772:772:772) (772:772:772))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2192:2192:2192))
        (PORT asdata (1739:1739:1739) (1738:1738:1738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (452:452:452) (526:526:526))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode351w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (472:472:472))
        (PORT datac (326:326:326) (440:440:440))
        (PORT datad (329:329:329) (426:426:426))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2487:2487:2487))
        (PORT d[1] (2757:2757:2757) (2694:2694:2694))
        (PORT d[2] (2542:2542:2542) (2511:2511:2511))
        (PORT d[3] (2858:2858:2858) (2810:2810:2810))
        (PORT d[4] (2952:2952:2952) (2924:2924:2924))
        (PORT d[5] (2922:2922:2922) (3068:3068:3068))
        (PORT d[6] (2789:2789:2789) (2969:2969:2969))
        (PORT d[7] (2755:2755:2755) (2816:2816:2816))
        (PORT d[8] (2478:2478:2478) (2558:2558:2558))
        (PORT d[9] (2632:2632:2632) (2592:2592:2592))
        (PORT d[10] (2633:2633:2633) (2734:2734:2734))
        (PORT d[11] (2309:2309:2309) (2386:2386:2386))
        (PORT d[12] (3103:3103:3103) (3035:3035:3035))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (1977:1977:1977) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (489:489:489))
        (PORT datac (324:324:324) (433:433:433))
        (PORT datad (330:330:330) (427:427:427))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2480:2480:2480))
        (PORT d[1] (2692:2692:2692) (2682:2682:2682))
        (PORT d[2] (2605:2605:2605) (2619:2619:2619))
        (PORT d[3] (2744:2744:2744) (2779:2779:2779))
        (PORT d[4] (1911:1911:1911) (1960:1960:1960))
        (PORT d[5] (1871:1871:1871) (1924:1924:1924))
        (PORT d[6] (1970:1970:1970) (2026:2026:2026))
        (PORT d[7] (1896:1896:1896) (1940:1940:1940))
        (PORT d[8] (2190:2190:2190) (2218:2218:2218))
        (PORT d[9] (2251:2251:2251) (2282:2282:2282))
        (PORT d[10] (2462:2462:2462) (2564:2564:2564))
        (PORT d[11] (2197:2197:2197) (2232:2232:2232))
        (PORT d[12] (2115:2115:2115) (2125:2125:2125))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT d[0] (1584:1584:1584) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (865:865:865))
        (PORT datab (395:395:395) (524:524:524))
        (PORT datac (2069:2069:2069) (2021:2021:2021))
        (PORT datad (1359:1359:1359) (1377:1377:1377))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3054:3054:3054))
        (PORT d[1] (2803:2803:2803) (2864:2864:2864))
        (PORT d[2] (2387:2387:2387) (2484:2484:2484))
        (PORT d[3] (3011:3011:3011) (3099:3099:3099))
        (PORT d[4] (2997:2997:2997) (2998:2998:2998))
        (PORT d[5] (2491:2491:2491) (2496:2496:2496))
        (PORT d[6] (2271:2271:2271) (2378:2378:2378))
        (PORT d[7] (2434:2434:2434) (2496:2496:2496))
        (PORT d[8] (2717:2717:2717) (2693:2693:2693))
        (PORT d[9] (2224:2224:2224) (2311:2311:2311))
        (PORT d[10] (3024:3024:3024) (3223:3223:3223))
        (PORT d[11] (1896:1896:1896) (2000:2000:2000))
        (PORT d[12] (2794:2794:2794) (2782:2782:2782))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (PORT d[0] (2158:2158:2158) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2153:2153:2153))
        (PORT d[1] (2035:2035:2035) (2038:2038:2038))
        (PORT d[2] (1947:1947:1947) (1970:1970:1970))
        (PORT d[3] (1975:1975:1975) (2004:2004:2004))
        (PORT d[4] (1539:1539:1539) (1592:1592:1592))
        (PORT d[5] (1576:1576:1576) (1629:1629:1629))
        (PORT d[6] (1526:1526:1526) (1575:1575:1575))
        (PORT d[7] (1535:1535:1535) (1584:1584:1584))
        (PORT d[8] (1550:1550:1550) (1595:1595:1595))
        (PORT d[9] (1496:1496:1496) (1536:1536:1536))
        (PORT d[10] (2523:2523:2523) (2635:2635:2635))
        (PORT d[11] (1944:1944:1944) (1983:1983:1983))
        (PORT d[12] (1772:1772:1772) (1793:1793:1793))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (PORT d[0] (868:868:868) (802:802:802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1792:1792:1792))
        (PORT datab (384:384:384) (511:511:511))
        (PORT datac (1318:1318:1318) (1289:1289:1289))
        (PORT datad (743:743:743) (808:808:808))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2101:2101:2101))
        (PORT d[1] (1677:1677:1677) (1710:1710:1710))
        (PORT d[2] (2393:2393:2393) (2478:2478:2478))
        (PORT d[3] (2048:2048:2048) (2085:2085:2085))
        (PORT d[4] (2094:2094:2094) (2146:2146:2146))
        (PORT d[5] (1372:1372:1372) (1415:1415:1415))
        (PORT d[6] (2330:2330:2330) (2436:2436:2436))
        (PORT d[7] (1322:1322:1322) (1350:1350:1350))
        (PORT d[8] (1275:1275:1275) (1300:1300:1300))
        (PORT d[9] (1752:1752:1752) (1792:1792:1792))
        (PORT d[10] (1795:1795:1795) (1848:1848:1848))
        (PORT d[11] (2041:2041:2041) (2074:2074:2074))
        (PORT d[12] (1069:1069:1069) (1114:1114:1114))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (PORT d[0] (1230:1230:1230) (1167:1167:1167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (951:951:951))
        (PORT d[1] (2042:2042:2042) (2039:2039:2039))
        (PORT d[2] (841:841:841) (885:885:885))
        (PORT d[3] (1557:1557:1557) (1593:1593:1593))
        (PORT d[4] (1156:1156:1156) (1194:1194:1194))
        (PORT d[5] (1570:1570:1570) (1633:1633:1633))
        (PORT d[6] (1208:1208:1208) (1248:1248:1248))
        (PORT d[7] (1498:1498:1498) (1541:1541:1541))
        (PORT d[8] (870:870:870) (920:920:920))
        (PORT d[9] (1520:1520:1520) (1554:1554:1554))
        (PORT d[10] (1782:1782:1782) (1804:1804:1804))
        (PORT d[11] (1962:1962:1962) (2002:2002:2002))
        (PORT d[12] (2145:2145:2145) (2171:2171:2171))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (1201:1201:1201) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (865:865:865))
        (PORT datab (393:393:393) (522:522:522))
        (PORT datac (1346:1346:1346) (1354:1354:1354))
        (PORT datad (758:758:758) (755:755:755))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (456:456:456))
        (PORT datac (454:454:454) (527:527:527))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2828:2828:2828))
        (PORT d[1] (2382:2382:2382) (2326:2326:2326))
        (PORT d[2] (2219:2219:2219) (2183:2183:2183))
        (PORT d[3] (2526:2526:2526) (2479:2479:2479))
        (PORT d[4] (2270:2270:2270) (2246:2246:2246))
        (PORT d[5] (2561:2561:2561) (2717:2717:2717))
        (PORT d[6] (2423:2423:2423) (2605:2605:2605))
        (PORT d[7] (2149:2149:2149) (2208:2208:2208))
        (PORT d[8] (2836:2836:2836) (2915:2915:2915))
        (PORT d[9] (2275:2275:2275) (2240:2240:2240))
        (PORT d[10] (1903:1903:1903) (2001:2001:2001))
        (PORT d[11] (2316:2316:2316) (2400:2400:2400))
        (PORT d[12] (2806:2806:2806) (2748:2748:2748))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (PORT d[0] (1281:1281:1281) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1574:1574:1574))
        (PORT d[1] (1702:1702:1702) (1709:1709:1709))
        (PORT d[2] (1547:1547:1547) (1578:1578:1578))
        (PORT d[3] (1589:1589:1589) (1630:1630:1630))
        (PORT d[4] (1215:1215:1215) (1271:1271:1271))
        (PORT d[5] (1187:1187:1187) (1247:1247:1247))
        (PORT d[6] (1250:1250:1250) (1304:1304:1304))
        (PORT d[7] (1186:1186:1186) (1235:1235:1235))
        (PORT d[8] (1255:1255:1255) (1301:1301:1301))
        (PORT d[9] (1854:1854:1854) (1890:1890:1890))
        (PORT d[10] (2137:2137:2137) (2153:2153:2153))
        (PORT d[11] (1906:1906:1906) (1942:1942:1942))
        (PORT d[12] (1806:1806:1806) (1838:1838:1838))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (PORT d[0] (867:867:867) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (862:862:862))
        (PORT datab (386:386:386) (514:514:514))
        (PORT datac (1734:1734:1734) (1756:1756:1756))
        (PORT datad (759:759:759) (758:758:758))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2168:2168:2168))
        (PORT d[1] (2375:2375:2375) (2366:2366:2366))
        (PORT d[2] (2287:2287:2287) (2310:2310:2310))
        (PORT d[3] (2366:2366:2366) (2394:2394:2394))
        (PORT d[4] (1567:1567:1567) (1615:1615:1615))
        (PORT d[5] (1555:1555:1555) (1616:1616:1616))
        (PORT d[6] (1575:1575:1575) (1627:1627:1627))
        (PORT d[7] (1876:1876:1876) (1918:1918:1918))
        (PORT d[8] (1876:1876:1876) (1915:1915:1915))
        (PORT d[9] (1961:1961:1961) (2003:2003:2003))
        (PORT d[10] (2505:2505:2505) (2615:2615:2615))
        (PORT d[11] (1886:1886:1886) (1931:1931:1931))
        (PORT d[12] (1756:1756:1756) (1776:1776:1776))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2581:2581:2581))
        (PORT d[0] (1548:1548:1548) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2488:2488:2488))
        (PORT d[1] (3062:3062:3062) (2988:2988:2988))
        (PORT d[2] (2795:2795:2795) (2728:2728:2728))
        (PORT d[3] (3233:3233:3233) (3167:3167:3167))
        (PORT d[4] (2263:2263:2263) (2263:2263:2263))
        (PORT d[5] (2586:2586:2586) (2744:2744:2744))
        (PORT d[6] (2764:2764:2764) (2942:2942:2942))
        (PORT d[7] (2419:2419:2419) (2490:2490:2490))
        (PORT d[8] (2609:2609:2609) (2672:2672:2672))
        (PORT d[9] (2874:2874:2874) (2920:2920:2920))
        (PORT d[10] (2609:2609:2609) (2707:2707:2707))
        (PORT d[11] (2839:2839:2839) (2807:2807:2807))
        (PORT d[12] (2507:2507:2507) (2471:2471:2471))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (PORT d[0] (2123:2123:2123) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1429:1429:1429))
        (PORT datab (387:387:387) (514:514:514))
        (PORT datac (2055:2055:2055) (2010:2010:2010))
        (PORT datad (744:744:744) (810:810:810))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (438:438:438))
        (PORT datab (487:487:487) (563:563:563))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2495:2495:2495))
        (PORT d[1] (3145:3145:3145) (3052:3052:3052))
        (PORT d[2] (1877:1877:1877) (1844:1844:1844))
        (PORT d[3] (2911:2911:2911) (2856:2856:2856))
        (PORT d[4] (2662:2662:2662) (2632:2632:2632))
        (PORT d[5] (2845:2845:2845) (2945:2945:2945))
        (PORT d[6] (2370:2370:2370) (2549:2549:2549))
        (PORT d[7] (2104:2104:2104) (2168:2168:2168))
        (PORT d[8] (2669:2669:2669) (2636:2636:2636))
        (PORT d[9] (1920:1920:1920) (1893:1893:1893))
        (PORT d[10] (2200:2200:2200) (2298:2298:2298))
        (PORT d[11] (2380:2380:2380) (2477:2477:2477))
        (PORT d[12] (2636:2636:2636) (2750:2750:2750))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (1624:1624:1624) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2191:2191:2191))
        (PORT d[1] (2764:2764:2764) (2691:2691:2691))
        (PORT d[2] (2535:2535:2535) (2499:2499:2499))
        (PORT d[3] (2585:2585:2585) (2537:2537:2537))
        (PORT d[4] (2190:2190:2190) (2174:2174:2174))
        (PORT d[5] (2175:2175:2175) (2304:2304:2304))
        (PORT d[6] (2363:2363:2363) (2544:2544:2544))
        (PORT d[7] (2602:2602:2602) (2672:2672:2672))
        (PORT d[8] (2713:2713:2713) (2724:2724:2724))
        (PORT d[9] (2910:2910:2910) (2851:2851:2851))
        (PORT d[10] (2242:2242:2242) (2361:2361:2361))
        (PORT d[11] (2667:2667:2667) (2841:2841:2841))
        (PORT d[12] (2547:2547:2547) (2653:2653:2653))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (PORT d[0] (1708:1708:1708) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1011:1011:1011))
        (PORT datab (903:903:903) (992:992:992))
        (PORT datac (1792:1792:1792) (1726:1726:1726))
        (PORT datad (1776:1776:1776) (1720:1720:1720))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1572:1572:1572))
        (PORT d[1] (2285:2285:2285) (2283:2283:2283))
        (PORT d[2] (1509:1509:1509) (1530:1530:1530))
        (PORT d[3] (1939:1939:1939) (1977:1977:1977))
        (PORT d[4] (1185:1185:1185) (1223:1223:1223))
        (PORT d[5] (1524:1524:1524) (1567:1567:1567))
        (PORT d[6] (1296:1296:1296) (1346:1346:1346))
        (PORT d[7] (1194:1194:1194) (1243:1243:1243))
        (PORT d[8] (1527:1527:1527) (1570:1570:1570))
        (PORT d[9] (1839:1839:1839) (1872:1872:1872))
        (PORT d[10] (2479:2479:2479) (2590:2590:2590))
        (PORT d[11] (1566:1566:1566) (1607:1607:1607))
        (PORT d[12] (1757:1757:1757) (1782:1782:1782))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT d[0] (891:891:891) (817:817:817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1253:1253:1253))
        (PORT d[1] (1752:1752:1752) (1754:1754:1754))
        (PORT d[2] (1186:1186:1186) (1222:1222:1222))
        (PORT d[3] (1562:1562:1562) (1591:1591:1591))
        (PORT d[4] (1176:1176:1176) (1214:1214:1214))
        (PORT d[5] (1190:1190:1190) (1230:1230:1230))
        (PORT d[6] (1258:1258:1258) (1302:1302:1302))
        (PORT d[7] (1520:1520:1520) (1566:1566:1566))
        (PORT d[8] (1274:1274:1274) (1329:1329:1329))
        (PORT d[9] (1178:1178:1178) (1228:1228:1228))
        (PORT d[10] (1739:1739:1739) (1758:1758:1758))
        (PORT d[11] (1152:1152:1152) (1193:1193:1193))
        (PORT d[12] (1823:1823:1823) (1843:1843:1843))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (1562:1562:1562) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1150:1150:1150))
        (PORT datab (903:903:903) (991:991:991))
        (PORT datac (616:616:616) (596:596:596))
        (PORT datad (877:877:877) (955:955:955))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2108:2108:2108))
        (PORT d[1] (1670:1670:1670) (1694:1694:1694))
        (PORT d[2] (1972:1972:1972) (1992:1992:1992))
        (PORT d[3] (2026:2026:2026) (2060:2060:2060))
        (PORT d[4] (2385:2385:2385) (2429:2429:2429))
        (PORT d[5] (1730:1730:1730) (1763:1763:1763))
        (PORT d[6] (2338:2338:2338) (2444:2444:2444))
        (PORT d[7] (1612:1612:1612) (1626:1626:1626))
        (PORT d[8] (1601:1601:1601) (1624:1624:1624))
        (PORT d[9] (1717:1717:1717) (1755:1755:1755))
        (PORT d[10] (1446:1446:1446) (1503:1503:1503))
        (PORT d[11] (2068:2068:2068) (2105:2105:2105))
        (PORT d[12] (1775:1775:1775) (1801:1801:1801))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (1290:1290:1290) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1683:1683:1683))
        (PORT d[1] (2046:2046:2046) (2047:2047:2047))
        (PORT d[2] (1540:1540:1540) (1578:1578:1578))
        (PORT d[3] (1800:1800:1800) (1821:1821:1821))
        (PORT d[4] (1796:1796:1796) (1830:1830:1830))
        (PORT d[5] (2229:2229:2229) (2354:2354:2354))
        (PORT d[6] (1907:1907:1907) (1982:1982:1982))
        (PORT d[7] (1845:1845:1845) (1880:1880:1880))
        (PORT d[8] (1625:1625:1625) (1671:1671:1671))
        (PORT d[9] (1526:1526:1526) (1570:1570:1570))
        (PORT d[10] (2089:2089:2089) (2103:2103:2103))
        (PORT d[11] (1474:1474:1474) (1514:1514:1514))
        (PORT d[12] (2685:2685:2685) (2840:2840:2840))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (PORT d[0] (1204:1204:1204) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1007:1007:1007))
        (PORT datab (902:902:902) (991:991:991))
        (PORT datac (1841:1841:1841) (1743:1743:1743))
        (PORT datad (1084:1084:1084) (1074:1074:1074))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1189:1189:1189))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2151:2151:2151))
        (PORT d[1] (2349:2349:2349) (2346:2346:2346))
        (PORT d[2] (2262:2262:2262) (2274:2274:2274))
        (PORT d[3] (2355:2355:2355) (2395:2395:2395))
        (PORT d[4] (1892:1892:1892) (1937:1937:1937))
        (PORT d[5] (1916:1916:1916) (1968:1968:1968))
        (PORT d[6] (1898:1898:1898) (1959:1959:1959))
        (PORT d[7] (1889:1889:1889) (1933:1933:1933))
        (PORT d[8] (1871:1871:1871) (1904:1904:1904))
        (PORT d[9] (2238:2238:2238) (2267:2267:2267))
        (PORT d[10] (2153:2153:2153) (2275:2275:2275))
        (PORT d[11] (2185:2185:2185) (2220:2220:2220))
        (PORT d[12] (2076:2076:2076) (2085:2085:2085))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT d[0] (1602:1602:1602) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2833:2833:2833))
        (PORT d[1] (2686:2686:2686) (2630:2630:2630))
        (PORT d[2] (2446:2446:2446) (2393:2393:2393))
        (PORT d[3] (2923:2923:2923) (2869:2869:2869))
        (PORT d[4] (2487:2487:2487) (2449:2449:2449))
        (PORT d[5] (2959:2959:2959) (3108:3108:3108))
        (PORT d[6] (2720:2720:2720) (2892:2892:2892))
        (PORT d[7] (2762:2762:2762) (2824:2824:2824))
        (PORT d[8] (2528:2528:2528) (2613:2613:2613))
        (PORT d[9] (2602:2602:2602) (2560:2560:2560))
        (PORT d[10] (2293:2293:2293) (2399:2399:2399))
        (PORT d[11] (2323:2323:2323) (2401:2401:2401))
        (PORT d[12] (2253:2253:2253) (2232:2232:2232))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (1900:1900:1900) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (863:863:863))
        (PORT datab (1498:1498:1498) (1484:1484:1484))
        (PORT datac (352:352:352) (476:476:476))
        (PORT datad (1847:1847:1847) (1797:1797:1797))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (706:706:706) (723:723:723))
        (PORT datad (1080:1080:1080) (1137:1137:1137))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2148:2148:2148))
        (PORT d[1] (2487:2487:2487) (2426:2426:2426))
        (PORT d[2] (2208:2208:2208) (2178:2178:2178))
        (PORT d[3] (2588:2588:2588) (2527:2527:2527))
        (PORT d[4] (2890:2890:2890) (2843:2843:2843))
        (PORT d[5] (2558:2558:2558) (2667:2667:2667))
        (PORT d[6] (2433:2433:2433) (2614:2614:2614))
        (PORT d[7] (2453:2453:2453) (2508:2508:2508))
        (PORT d[8] (2318:2318:2318) (2290:2290:2290))
        (PORT d[9] (2254:2254:2254) (2216:2216:2216))
        (PORT d[10] (2265:2265:2265) (2386:2386:2386))
        (PORT d[11] (2730:2730:2730) (2814:2814:2814))
        (PORT d[12] (2614:2614:2614) (2725:2725:2725))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (2053:2053:2053) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1575:1575:1575))
        (PORT d[1] (2078:2078:2078) (2077:2077:2077))
        (PORT d[2] (1172:1172:1172) (1206:1206:1206))
        (PORT d[3] (1174:1174:1174) (1202:1202:1202))
        (PORT d[4] (1200:1200:1200) (1242:1242:1242))
        (PORT d[5] (1178:1178:1178) (1221:1221:1221))
        (PORT d[6] (1262:1262:1262) (1309:1309:1309))
        (PORT d[7] (1475:1475:1475) (1516:1516:1516))
        (PORT d[8] (1260:1260:1260) (1307:1307:1307))
        (PORT d[9] (1203:1203:1203) (1254:1254:1254))
        (PORT d[10] (1763:1763:1763) (1782:1782:1782))
        (PORT d[11] (1145:1145:1145) (1193:1193:1193))
        (PORT d[12] (2119:2119:2119) (2145:2145:2145))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (1543:1543:1543) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1019:1019:1019))
        (PORT datab (905:905:905) (993:993:993))
        (PORT datac (1419:1419:1419) (1376:1376:1376))
        (PORT datad (738:738:738) (732:732:732))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2010:2010:2010))
        (PORT d[1] (1741:1741:1741) (1767:1767:1767))
        (PORT d[2] (2325:2325:2325) (2347:2347:2347))
        (PORT d[3] (1749:1749:1749) (1778:1778:1778))
        (PORT d[4] (2406:2406:2406) (2433:2433:2433))
        (PORT d[5] (2012:2012:2012) (2076:2076:2076))
        (PORT d[6] (2325:2325:2325) (2456:2456:2456))
        (PORT d[7] (2316:2316:2316) (2327:2327:2327))
        (PORT d[8] (1984:1984:1984) (2003:2003:2003))
        (PORT d[9] (1738:1738:1738) (1778:1778:1778))
        (PORT d[10] (2174:2174:2174) (2216:2216:2216))
        (PORT d[11] (2310:2310:2310) (2455:2455:2455))
        (PORT d[12] (2008:2008:2008) (2043:2043:2043))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (1606:1606:1606) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1544:1544:1544))
        (PORT d[1] (2016:2016:2016) (2006:2006:2006))
        (PORT d[2] (1222:1222:1222) (1260:1260:1260))
        (PORT d[3] (1789:1789:1789) (1810:1810:1810))
        (PORT d[4] (1509:1509:1509) (1555:1555:1555))
        (PORT d[5] (2151:2151:2151) (2267:2267:2267))
        (PORT d[6] (1525:1525:1525) (1581:1581:1581))
        (PORT d[7] (1527:1527:1527) (1574:1574:1574))
        (PORT d[8] (1628:1628:1628) (1670:1670:1670))
        (PORT d[9] (1506:1506:1506) (1549:1549:1549))
        (PORT d[10] (1778:1778:1778) (1796:1796:1796))
        (PORT d[11] (1514:1514:1514) (1553:1553:1553))
        (PORT d[12] (1865:1865:1865) (1886:1886:1886))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT d[0] (1234:1234:1234) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1012:1012:1012))
        (PORT datab (903:903:903) (992:992:992))
        (PORT datac (1851:1851:1851) (1750:1750:1750))
        (PORT datad (989:989:989) (959:959:959))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1271:1271:1271))
        (PORT d[1] (1692:1692:1692) (1699:1699:1699))
        (PORT d[2] (1512:1512:1512) (1546:1546:1546))
        (PORT d[3] (1597:1597:1597) (1625:1625:1625))
        (PORT d[4] (1541:1541:1541) (1588:1588:1588))
        (PORT d[5] (1214:1214:1214) (1265:1265:1265))
        (PORT d[6] (1210:1210:1210) (1249:1249:1249))
        (PORT d[7] (1486:1486:1486) (1529:1529:1529))
        (PORT d[8] (1272:1272:1272) (1318:1318:1318))
        (PORT d[9] (1863:1863:1863) (1899:1899:1899))
        (PORT d[10] (2128:2128:2128) (2144:2144:2144))
        (PORT d[11] (1959:1959:1959) (2002:2002:2002))
        (PORT d[12] (1786:1786:1786) (1815:1815:1815))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (PORT d[0] (1101:1101:1101) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1576:1576:1576))
        (PORT d[1] (2103:2103:2103) (2104:2104:2104))
        (PORT d[2] (862:862:862) (904:904:904))
        (PORT d[3] (1205:1205:1205) (1246:1246:1246))
        (PORT d[4] (1557:1557:1557) (1607:1607:1607))
        (PORT d[5] (1499:1499:1499) (1519:1519:1519))
        (PORT d[6] (1249:1249:1249) (1292:1292:1292))
        (PORT d[7] (1175:1175:1175) (1226:1226:1226))
        (PORT d[8] (1217:1217:1217) (1260:1260:1260))
        (PORT d[9] (1148:1148:1148) (1188:1188:1188))
        (PORT d[10] (1776:1776:1776) (1797:1797:1797))
        (PORT d[11] (1162:1162:1162) (1199:1199:1199))
        (PORT d[12] (2119:2119:2119) (2145:2145:2145))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (PORT d[0] (1255:1255:1255) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1016:1016:1016))
        (PORT datab (904:904:904) (993:993:993))
        (PORT datac (1043:1043:1043) (1042:1042:1042))
        (PORT datad (945:945:945) (920:920:920))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1190:1190:1190))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2380:2380:2380))
        (PORT d[1] (2386:2386:2386) (2416:2416:2416))
        (PORT d[2] (2713:2713:2713) (2799:2799:2799))
        (PORT d[3] (2683:2683:2683) (2699:2699:2699))
        (PORT d[4] (2392:2392:2392) (2421:2421:2421))
        (PORT d[5] (2399:2399:2399) (2432:2432:2432))
        (PORT d[6] (2279:2279:2279) (2377:2377:2377))
        (PORT d[7] (2404:2404:2404) (2424:2424:2424))
        (PORT d[8] (2322:2322:2322) (2339:2339:2339))
        (PORT d[9] (2359:2359:2359) (2363:2363:2363))
        (PORT d[10] (2372:2372:2372) (2401:2401:2401))
        (PORT d[11] (2243:2243:2243) (2351:2351:2351))
        (PORT d[12] (2135:2135:2135) (2163:2163:2163))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (1565:1565:1565) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2756:2756:2756))
        (PORT d[1] (3039:3039:3039) (2972:2972:2972))
        (PORT d[2] (2613:2613:2613) (2618:2618:2618))
        (PORT d[3] (3204:3204:3204) (3147:3147:3147))
        (PORT d[4] (2898:2898:2898) (2867:2867:2867))
        (PORT d[5] (2940:2940:2940) (3087:3087:3087))
        (PORT d[6] (2764:2764:2764) (2942:2942:2942))
        (PORT d[7] (2773:2773:2773) (2836:2836:2836))
        (PORT d[8] (2289:2289:2289) (2299:2299:2299))
        (PORT d[9] (2633:2633:2633) (2593:2593:2593))
        (PORT d[10] (2640:2640:2640) (2741:2741:2741))
        (PORT d[11] (2525:2525:2525) (2592:2592:2592))
        (PORT d[12] (3140:3140:3140) (3072:3072:3072))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2566:2566:2566))
        (PORT d[0] (1882:1882:1882) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1010:1010:1010))
        (PORT datab (903:903:903) (992:992:992))
        (PORT datac (2584:2584:2584) (2510:2510:2510))
        (PORT datad (2426:2426:2426) (2393:2393:2393))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1079:1079:1079) (1136:1136:1136))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2432:2432:2432))
        (PORT datab (2519:2519:2519) (2640:2640:2640))
        (PORT datac (1776:1776:1776) (1852:1852:1852))
        (PORT datad (2262:2262:2262) (2294:2294:2294))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2506:2506:2506))
        (PORT d[1] (2447:2447:2447) (2382:2382:2382))
        (PORT d[2] (2217:2217:2217) (2178:2178:2178))
        (PORT d[3] (2579:2579:2579) (2532:2532:2532))
        (PORT d[4] (2615:2615:2615) (2581:2581:2581))
        (PORT d[5] (2986:2986:2986) (3138:3138:3138))
        (PORT d[6] (2405:2405:2405) (2587:2587:2587))
        (PORT d[7] (2159:2159:2159) (2217:2217:2217))
        (PORT d[8] (2855:2855:2855) (2937:2937:2937))
        (PORT d[9] (2265:2265:2265) (2229:2229:2229))
        (PORT d[10] (1930:1930:1930) (2033:2033:2033))
        (PORT d[11] (2619:2619:2619) (2707:2707:2707))
        (PORT d[12] (1844:1844:1844) (1927:1927:1927))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (1586:1586:1586) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (3074:3074:3074))
        (PORT d[1] (2819:2819:2819) (2883:2883:2883))
        (PORT d[2] (2728:2728:2728) (2823:2823:2823))
        (PORT d[3] (2849:2849:2849) (2965:2965:2965))
        (PORT d[4] (2681:2681:2681) (2695:2695:2695))
        (PORT d[5] (2490:2490:2490) (2496:2496:2496))
        (PORT d[6] (2247:2247:2247) (2351:2351:2351))
        (PORT d[7] (2862:2862:2862) (2929:2929:2929))
        (PORT d[8] (2747:2747:2747) (2728:2728:2728))
        (PORT d[9] (1901:1901:1901) (2001:2001:2001))
        (PORT d[10] (2433:2433:2433) (2409:2409:2409))
        (PORT d[11] (2136:2136:2136) (2221:2221:2221))
        (PORT d[12] (2813:2813:2813) (2799:2799:2799))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT d[0] (1676:1676:1676) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1406:1406:1406))
        (PORT datab (2461:2461:2461) (2438:2438:2438))
        (PORT datac (1893:1893:1893) (1818:1818:1818))
        (PORT datad (1262:1262:1262) (1283:1283:1283))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1760:1760:1760))
        (PORT d[1] (1689:1689:1689) (1726:1726:1726))
        (PORT d[2] (2384:2384:2384) (2468:2468:2468))
        (PORT d[3] (2338:2338:2338) (2355:2355:2355))
        (PORT d[4] (2039:2039:2039) (2086:2086:2086))
        (PORT d[5] (1774:1774:1774) (1816:1816:1816))
        (PORT d[6] (1972:1972:1972) (2079:2079:2079))
        (PORT d[7] (1700:1700:1700) (1726:1726:1726))
        (PORT d[8] (1652:1652:1652) (1686:1686:1686))
        (PORT d[9] (1690:1690:1690) (1714:1714:1714))
        (PORT d[10] (1807:1807:1807) (1861:1861:1861))
        (PORT d[11] (1844:1844:1844) (1957:1957:1957))
        (PORT d[12] (1712:1712:1712) (1742:1742:1742))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT d[0] (1223:1223:1223) (1148:1148:1148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2631:2631:2631))
        (PORT d[1] (2031:2031:2031) (2067:2067:2067))
        (PORT d[2] (2401:2401:2401) (2494:2494:2494))
        (PORT d[3] (2620:2620:2620) (2630:2630:2630))
        (PORT d[4] (2073:2073:2073) (2121:2121:2121))
        (PORT d[5] (2062:2062:2062) (2101:2101:2101))
        (PORT d[6] (1954:1954:1954) (2054:2054:2054))
        (PORT d[7] (2047:2047:2047) (2073:2073:2073))
        (PORT d[8] (2316:2316:2316) (2322:2322:2322))
        (PORT d[9] (2689:2689:2689) (2689:2689:2689))
        (PORT d[10] (2058:2058:2058) (2092:2092:2092))
        (PORT d[11] (1905:1905:1905) (2016:2016:2016))
        (PORT d[12] (1821:1821:1821) (1857:1857:1857))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2575:2575:2575))
        (PORT d[0] (1272:1272:1272) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1404:1404:1404))
        (PORT datab (1092:1092:1092) (1075:1075:1075))
        (PORT datac (1387:1387:1387) (1361:1361:1361))
        (PORT datad (1262:1262:1262) (1282:1282:1282))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2113:2113:2113))
        (PORT d[1] (1700:1700:1700) (1724:1724:1724))
        (PORT d[2] (1965:1965:1965) (1984:1984:1984))
        (PORT d[3] (1697:1697:1697) (1725:1725:1725))
        (PORT d[4] (2388:2388:2388) (2415:2415:2415))
        (PORT d[5] (1764:1764:1764) (1797:1797:1797))
        (PORT d[6] (2363:2363:2363) (2499:2499:2499))
        (PORT d[7] (1613:1613:1613) (1628:1628:1628))
        (PORT d[8] (1616:1616:1616) (1641:1641:1641))
        (PORT d[9] (1731:1731:1731) (1770:1770:1770))
        (PORT d[10] (1365:1365:1365) (1404:1404:1404))
        (PORT d[11] (2069:2069:2069) (2106:2106:2106))
        (PORT d[12] (1410:1410:1410) (1450:1450:1450))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (1527:1527:1527) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2866:2866:2866))
        (PORT d[1] (2504:2504:2504) (2505:2505:2505))
        (PORT d[2] (3032:3032:3032) (3106:3106:3106))
        (PORT d[3] (2138:2138:2138) (2213:2213:2213))
        (PORT d[4] (3042:3042:3042) (3109:3109:3109))
        (PORT d[5] (2434:2434:2434) (2433:2433:2433))
        (PORT d[6] (2639:2639:2639) (2745:2745:2745))
        (PORT d[7] (3165:3165:3165) (3221:3221:3221))
        (PORT d[8] (2724:2724:2724) (2704:2704:2704))
        (PORT d[9] (2065:2065:2065) (2148:2148:2148))
        (PORT d[10] (2501:2501:2501) (2487:2487:2487))
        (PORT d[11] (1979:1979:1979) (2097:2097:2097))
        (PORT d[12] (2453:2453:2453) (2445:2445:2445))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (PORT d[0] (2077:2077:2077) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1407:1407:1407))
        (PORT datab (1043:1043:1043) (1035:1035:1035))
        (PORT datac (1841:1841:1841) (1766:1766:1766))
        (PORT datad (1263:1263:1263) (1284:1284:1284))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1205:1205:1205) (1233:1233:1233))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2641:2641:2641))
        (PORT d[1] (2355:2355:2355) (2385:2385:2385))
        (PORT d[2] (2384:2384:2384) (2477:2477:2477))
        (PORT d[3] (2655:2655:2655) (2678:2678:2678))
        (PORT d[4] (2393:2393:2393) (2434:2434:2434))
        (PORT d[5] (2358:2358:2358) (2389:2389:2389))
        (PORT d[6] (1948:1948:1948) (2050:2050:2050))
        (PORT d[7] (2054:2054:2054) (2081:2081:2081))
        (PORT d[8] (2325:2325:2325) (2331:2331:2331))
        (PORT d[9] (2677:2677:2677) (2676:2676:2676))
        (PORT d[10] (2362:2362:2362) (2390:2390:2390))
        (PORT d[11] (2274:2274:2274) (2384:2384:2384))
        (PORT d[12] (2129:2129:2129) (2156:2156:2156))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (1556:1556:1556) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2965:2965:2965))
        (PORT d[1] (2364:2364:2364) (2394:2394:2394))
        (PORT d[2] (2743:2743:2743) (2831:2831:2831))
        (PORT d[3] (2991:2991:2991) (3013:3013:3013))
        (PORT d[4] (2384:2384:2384) (2421:2421:2421))
        (PORT d[5] (2370:2370:2370) (2400:2400:2400))
        (PORT d[6] (2316:2316:2316) (2411:2411:2411))
        (PORT d[7] (2383:2383:2383) (2403:2403:2403))
        (PORT d[8] (2645:2645:2645) (2643:2643:2643))
        (PORT d[9] (2690:2690:2690) (2683:2683:2683))
        (PORT d[10] (2397:2397:2397) (2427:2427:2427))
        (PORT d[11] (2243:2243:2243) (2350:2350:2350))
        (PORT d[12] (2168:2168:2168) (2198:2198:2198))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (1583:1583:1583) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1405:1405:1405))
        (PORT datab (1400:1400:1400) (1376:1376:1376))
        (PORT datac (1708:1708:1708) (1677:1677:1677))
        (PORT datad (1262:1262:1262) (1283:1283:1283))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1204:1204:1204) (1233:1233:1233))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2476:2476:2476))
        (PORT d[1] (3171:3171:3171) (3080:3080:3080))
        (PORT d[2] (2176:2176:2176) (2134:2134:2134))
        (PORT d[3] (2943:2943:2943) (2890:2890:2890))
        (PORT d[4] (2628:2628:2628) (2596:2596:2596))
        (PORT d[5] (2929:2929:2929) (3082:3082:3082))
        (PORT d[6] (2791:2791:2791) (2972:2972:2972))
        (PORT d[7] (1847:1847:1847) (1908:1908:1908))
        (PORT d[8] (2663:2663:2663) (2630:2630:2630))
        (PORT d[9] (2249:2249:2249) (2211:2211:2211))
        (PORT d[10] (1892:1892:1892) (1988:1988:1988))
        (PORT d[11] (2632:2632:2632) (2722:2722:2722))
        (PORT d[12] (2815:2815:2815) (2759:2759:2759))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT d[0] (1617:1617:1617) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1281:1281:1281))
        (PORT d[1] (1703:1703:1703) (1707:1707:1707))
        (PORT d[2] (1193:1193:1193) (1230:1230:1230))
        (PORT d[3] (1540:1540:1540) (1569:1569:1569))
        (PORT d[4] (1520:1520:1520) (1561:1561:1561))
        (PORT d[5] (1890:1890:1890) (1940:1940:1940))
        (PORT d[6] (1520:1520:1520) (1575:1575:1575))
        (PORT d[7] (1495:1495:1495) (1538:1538:1538))
        (PORT d[8] (1270:1270:1270) (1318:1318:1318))
        (PORT d[9] (1506:1506:1506) (1548:1548:1548))
        (PORT d[10] (1764:1764:1764) (1781:1781:1781))
        (PORT d[11] (1491:1491:1491) (1518:1518:1518))
        (PORT d[12] (1854:1854:1854) (1872:1872:1872))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (1300:1300:1300) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1399:1399:1399))
        (PORT datab (385:385:385) (513:513:513))
        (PORT datac (1417:1417:1417) (1383:1383:1383))
        (PORT datad (743:743:743) (809:809:809))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2845:2845:2845))
        (PORT d[1] (2825:2825:2825) (2889:2889:2889))
        (PORT d[2] (2758:2758:2758) (2843:2843:2843))
        (PORT d[3] (2829:2829:2829) (2945:2945:2945))
        (PORT d[4] (3067:3067:3067) (3077:3077:3077))
        (PORT d[5] (2514:2514:2514) (2524:2524:2524))
        (PORT d[6] (2577:2577:2577) (2675:2675:2675))
        (PORT d[7] (2824:2824:2824) (2884:2884:2884))
        (PORT d[8] (2709:2709:2709) (2685:2685:2685))
        (PORT d[9] (1870:1870:1870) (1964:1964:1964))
        (PORT d[10] (2852:2852:2852) (2839:2839:2839))
        (PORT d[11] (1863:1863:1863) (1963:1963:1963))
        (PORT d[12] (2509:2509:2509) (2501:2501:2501))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (PORT d[0] (1944:1944:1944) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2066:2066:2066))
        (PORT d[1] (1733:1733:1733) (1772:1772:1772))
        (PORT d[2] (2342:2342:2342) (2423:2423:2423))
        (PORT d[3] (2338:2338:2338) (2356:2356:2356))
        (PORT d[4] (1696:1696:1696) (1749:1749:1749))
        (PORT d[5] (1742:1742:1742) (1785:1785:1785))
        (PORT d[6] (2002:2002:2002) (2114:2114:2114))
        (PORT d[7] (1709:1709:1709) (1736:1736:1736))
        (PORT d[8] (1994:1994:1994) (2007:2007:2007))
        (PORT d[9] (1800:1800:1800) (1847:1847:1847))
        (PORT d[10] (2189:2189:2189) (2240:2240:2240))
        (PORT d[11] (1905:1905:1905) (2014:2014:2014))
        (PORT d[12] (1766:1766:1766) (1793:1793:1793))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT d[0] (1253:1253:1253) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1410:1410:1410))
        (PORT datab (1774:1774:1774) (1773:1773:1773))
        (PORT datac (1331:1331:1331) (1309:1309:1309))
        (PORT datad (1263:1263:1263) (1284:1284:1284))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2121:2121:2121))
        (PORT d[1] (2060:2060:2060) (2076:2076:2076))
        (PORT d[2] (2653:2653:2653) (2750:2750:2750))
        (PORT d[3] (2134:2134:2134) (2155:2155:2155))
        (PORT d[4] (2334:2334:2334) (2352:2352:2352))
        (PORT d[5] (2001:2001:2001) (2061:2061:2061))
        (PORT d[6] (1992:1992:1992) (2130:2130:2130))
        (PORT d[7] (2320:2320:2320) (2317:2317:2317))
        (PORT d[8] (2456:2456:2456) (2544:2544:2544))
        (PORT d[9] (2089:2089:2089) (2123:2123:2123))
        (PORT d[10] (2051:2051:2051) (2073:2073:2073))
        (PORT d[11] (2268:2268:2268) (2419:2419:2419))
        (PORT d[12] (2084:2084:2084) (2109:2109:2109))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (1766:1766:1766) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1695:1695:1695))
        (PORT d[1] (1716:1716:1716) (1728:1728:1728))
        (PORT d[2] (1671:1671:1671) (1707:1707:1707))
        (PORT d[3] (2004:2004:2004) (2037:2037:2037))
        (PORT d[4] (2360:2360:2360) (2385:2385:2385))
        (PORT d[5] (2014:2014:2014) (2075:2075:2075))
        (PORT d[6] (2363:2363:2363) (2498:2498:2498))
        (PORT d[7] (2354:2354:2354) (2367:2367:2367))
        (PORT d[8] (1642:1642:1642) (1669:1669:1669))
        (PORT d[9] (1650:1650:1650) (1674:1674:1674))
        (PORT d[10] (2144:2144:2144) (2181:2181:2181))
        (PORT d[11] (2282:2282:2282) (2429:2429:2429))
        (PORT d[12] (1365:1365:1365) (1394:1394:1394))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (PORT d[0] (1575:1575:1575) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1411:1411:1411))
        (PORT datab (1757:1757:1757) (1719:1719:1719))
        (PORT datac (1404:1404:1404) (1377:1377:1377))
        (PORT datad (1264:1264:1264) (1285:1285:1285))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1203:1203:1203) (1231:1231:1231))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1791:1791:1791))
        (PORT d[1] (1707:1707:1707) (1746:1746:1746))
        (PORT d[2] (2022:2022:2022) (2035:2035:2035))
        (PORT d[3] (2076:2076:2076) (2115:2115:2115))
        (PORT d[4] (2088:2088:2088) (2140:2140:2140))
        (PORT d[5] (1729:1729:1729) (1767:1767:1767))
        (PORT d[6] (2318:2318:2318) (2422:2422:2422))
        (PORT d[7] (1706:1706:1706) (1737:1737:1737))
        (PORT d[8] (1936:1936:1936) (1941:1941:1941))
        (PORT d[9] (1800:1800:1800) (1846:1846:1846))
        (PORT d[10] (1833:1833:1833) (1895:1895:1895))
        (PORT d[11] (1736:1736:1736) (1774:1774:1774))
        (PORT d[12] (1784:1784:1784) (1811:1811:1811))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (1248:1248:1248) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2640:2640:2640))
        (PORT d[1] (2073:2073:2073) (2111:2111:2111))
        (PORT d[2] (2717:2717:2717) (2801:2801:2801))
        (PORT d[3] (2675:2675:2675) (2687:2687:2687))
        (PORT d[4] (2032:2032:2032) (2077:2077:2077))
        (PORT d[5] (2058:2058:2058) (2101:2101:2101))
        (PORT d[6] (1968:1968:1968) (2071:2071:2071))
        (PORT d[7] (2072:2072:2072) (2094:2094:2094))
        (PORT d[8] (2355:2355:2355) (2366:2366:2366))
        (PORT d[9] (2134:2134:2134) (2175:2175:2175))
        (PORT d[10] (2350:2350:2350) (2376:2376:2376))
        (PORT d[11] (2251:2251:2251) (2358:2358:2358))
        (PORT d[12] (2138:2138:2138) (2162:2162:2162))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2574:2574:2574))
        (PORT d[0] (1566:1566:1566) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1337:1337:1337))
        (PORT datab (1090:1090:1090) (1065:1065:1065))
        (PORT datac (1381:1381:1381) (1364:1364:1364))
        (PORT datad (1320:1320:1320) (1356:1356:1356))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1113:1113:1113))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1207:1207:1207) (1235:1235:1235))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datac (2280:2280:2280) (2277:2277:2277))
        (PORT datad (2692:2692:2692) (2685:2685:2685))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1939:1939:1939))
        (PORT d[1] (2017:2017:2017) (2027:2027:2027))
        (PORT d[2] (1930:1930:1930) (1963:1963:1963))
        (PORT d[3] (1964:1964:1964) (2005:2005:2005))
        (PORT d[4] (1558:1558:1558) (1612:1612:1612))
        (PORT d[5] (1540:1540:1540) (1600:1600:1600))
        (PORT d[6] (1541:1541:1541) (1591:1591:1591))
        (PORT d[7] (1543:1543:1543) (1592:1592:1592))
        (PORT d[8] (1582:1582:1582) (1632:1632:1632))
        (PORT d[9] (2259:2259:2259) (2291:2291:2291))
        (PORT d[10] (2143:2143:2143) (2264:2264:2264))
        (PORT d[11] (1855:1855:1855) (1889:1889:1889))
        (PORT d[12] (1811:1811:1811) (1833:1833:1833))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT d[0] (882:882:882) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3086:3086:3086))
        (PORT d[1] (2829:2829:2829) (2893:2893:2893))
        (PORT d[2] (2783:2783:2783) (2884:2884:2884))
        (PORT d[3] (2833:2833:2833) (2949:2949:2949))
        (PORT d[4] (3059:3059:3059) (3069:3069:3069))
        (PORT d[5] (2461:2461:2461) (2463:2463:2463))
        (PORT d[6] (2622:2622:2622) (2723:2723:2723))
        (PORT d[7] (2836:2836:2836) (2897:2897:2897))
        (PORT d[8] (2714:2714:2714) (2688:2688:2688))
        (PORT d[9] (1889:1889:1889) (1987:1987:1987))
        (PORT d[10] (2876:2876:2876) (2880:2880:2880))
        (PORT d[11] (1927:1927:1927) (2034:2034:2034))
        (PORT d[12] (2450:2450:2450) (2447:2447:2447))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (2145:2145:2145) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1017:1017:1017))
        (PORT datab (904:904:904) (993:993:993))
        (PORT datac (1396:1396:1396) (1411:1411:1411))
        (PORT datad (2882:2882:2882) (2738:2738:2738))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2112:2112:2112))
        (PORT d[1] (2032:2032:2032) (2052:2052:2052))
        (PORT d[2] (1990:1990:1990) (2017:2017:2017))
        (PORT d[3] (2076:2076:2076) (2098:2098:2098))
        (PORT d[4] (2020:2020:2020) (2051:2051:2051))
        (PORT d[5] (1686:1686:1686) (1755:1755:1755))
        (PORT d[6] (1973:1973:1973) (2110:2110:2110))
        (PORT d[7] (2012:2012:2012) (2048:2048:2048))
        (PORT d[8] (1975:1975:1975) (1994:1994:1994))
        (PORT d[9] (2119:2119:2119) (2158:2158:2158))
        (PORT d[10] (1791:1791:1791) (1829:1829:1829))
        (PORT d[11] (2286:2286:2286) (2430:2430:2430))
        (PORT d[12] (2083:2083:2083) (2109:2109:2109))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (1739:1739:1739) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2028:2028:2028))
        (PORT d[1] (2019:2019:2019) (2038:2038:2038))
        (PORT d[2] (2019:2019:2019) (2044:2044:2044))
        (PORT d[3] (2065:2065:2065) (2091:2091:2091))
        (PORT d[4] (1997:1997:1997) (2024:2024:2024))
        (PORT d[5] (1992:1992:1992) (2045:2045:2045))
        (PORT d[6] (1933:1933:1933) (1955:1955:1955))
        (PORT d[7] (1998:1998:1998) (2009:2009:2009))
        (PORT d[8] (1948:1948:1948) (1967:1967:1967))
        (PORT d[9] (2081:2081:2081) (2116:2116:2116))
        (PORT d[10] (2126:2126:2126) (2164:2164:2164))
        (PORT d[11] (2275:2275:2275) (2416:2416:2416))
        (PORT d[12] (1740:1740:1740) (1777:1777:1777))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (1714:1714:1714) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1020:1020:1020))
        (PORT datab (1820:1820:1820) (1731:1731:1731))
        (PORT datac (860:860:860) (957:957:957))
        (PORT datad (1679:1679:1679) (1677:1677:1677))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1191:1191:1191))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2190:2190:2190))
        (PORT d[1] (2703:2703:2703) (2695:2695:2695))
        (PORT d[2] (2590:2590:2590) (2602:2602:2602))
        (PORT d[3] (2734:2734:2734) (2756:2756:2756))
        (PORT d[4] (1891:1891:1891) (1939:1939:1939))
        (PORT d[5] (2437:2437:2437) (2452:2452:2452))
        (PORT d[6] (2225:2225:2225) (2275:2275:2275))
        (PORT d[7] (1896:1896:1896) (1941:1941:1941))
        (PORT d[8] (2195:2195:2195) (2225:2225:2225))
        (PORT d[9] (2315:2315:2315) (2352:2352:2352))
        (PORT d[10] (2149:2149:2149) (2266:2266:2266))
        (PORT d[11] (2203:2203:2203) (2238:2238:2238))
        (PORT d[12] (2095:2095:2095) (2105:2105:2105))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (1568:1568:1568) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2839:2839:2839))
        (PORT d[1] (3010:3010:3010) (2943:2943:2943))
        (PORT d[2] (2227:2227:2227) (2189:2189:2189))
        (PORT d[3] (2797:2797:2797) (2896:2896:2896))
        (PORT d[4] (2485:2485:2485) (2444:2444:2444))
        (PORT d[5] (3033:3033:3033) (3190:3190:3190))
        (PORT d[6] (1961:1961:1961) (1961:1961:1961))
        (PORT d[7] (2194:2194:2194) (2249:2249:2249))
        (PORT d[8] (2559:2559:2559) (2650:2650:2650))
        (PORT d[9] (2276:2276:2276) (2241:2241:2241))
        (PORT d[10] (2284:2284:2284) (2390:2390:2390))
        (PORT d[11] (2206:2206:2206) (2282:2282:2282))
        (PORT d[12] (2764:2764:2764) (2705:2705:2705))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (1613:1613:1613) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (865:865:865))
        (PORT datab (394:394:394) (523:523:523))
        (PORT datac (1458:1458:1458) (1451:1451:1451))
        (PORT datad (1820:1820:1820) (1764:1764:1764))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2452:2452:2452))
        (PORT d[1] (3212:3212:3212) (3120:3120:3120))
        (PORT d[2] (2207:2207:2207) (2168:2168:2168))
        (PORT d[3] (2264:2264:2264) (2225:2225:2225))
        (PORT d[4] (2663:2663:2663) (2633:2633:2633))
        (PORT d[5] (2525:2525:2525) (2638:2638:2638))
        (PORT d[6] (2760:2760:2760) (2931:2931:2931))
        (PORT d[7] (2135:2135:2135) (2190:2190:2190))
        (PORT d[8] (2267:2267:2267) (2234:2234:2234))
        (PORT d[9] (2236:2236:2236) (2197:2197:2197))
        (PORT d[10] (1826:1826:1826) (1910:1910:1910))
        (PORT d[11] (2667:2667:2667) (2751:2751:2751))
        (PORT d[12] (2666:2666:2666) (2784:2784:2784))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (PORT d[0] (1629:1629:1629) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2897:2897:2897))
        (PORT d[1] (2790:2790:2790) (2722:2722:2722))
        (PORT d[2] (2595:2595:2595) (2558:2558:2558))
        (PORT d[3] (2908:2908:2908) (2850:2850:2850))
        (PORT d[4] (2493:2493:2493) (2468:2468:2468))
        (PORT d[5] (2505:2505:2505) (2623:2623:2623))
        (PORT d[6] (2352:2352:2352) (2493:2493:2493))
        (PORT d[7] (2556:2556:2556) (2618:2618:2618))
        (PORT d[8] (2323:2323:2323) (2340:2340:2340))
        (PORT d[9] (2529:2529:2529) (2475:2475:2475))
        (PORT d[10] (2256:2256:2256) (2375:2375:2375))
        (PORT d[11] (3018:3018:3018) (3182:3182:3182))
        (PORT d[12] (2581:2581:2581) (2686:2686:2686))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (PORT d[0] (2033:2033:2033) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1006:1006:1006))
        (PORT datab (902:902:902) (991:991:991))
        (PORT datac (1776:1776:1776) (1727:1727:1727))
        (PORT datad (1976:1976:1976) (1968:1968:1968))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (776:776:776) (779:779:779))
        (PORT datac (403:403:403) (411:411:411))
        (PORT datad (1081:1081:1081) (1138:1138:1138))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3191:3191:3191))
        (PORT d[1] (2821:2821:2821) (2815:2815:2815))
        (PORT d[2] (3072:3072:3072) (3163:3163:3163))
        (PORT d[3] (2448:2448:2448) (2518:2518:2518))
        (PORT d[4] (3008:3008:3008) (3073:3073:3073))
        (PORT d[5] (2425:2425:2425) (2422:2422:2422))
        (PORT d[6] (2607:2607:2607) (2709:2709:2709))
        (PORT d[7] (3211:3211:3211) (3269:3269:3269))
        (PORT d[8] (2713:2713:2713) (2691:2691:2691))
        (PORT d[9] (1797:1797:1797) (1885:1885:1885))
        (PORT d[10] (2827:2827:2827) (2811:2811:2811))
        (PORT d[11] (1974:1974:1974) (2085:2085:2085))
        (PORT d[12] (2474:2474:2474) (2467:2467:2467))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT d[0] (2018:2018:2018) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2034:2034:2034))
        (PORT d[1] (2079:2079:2079) (2102:2102:2102))
        (PORT d[2] (2319:2319:2319) (2341:2341:2341))
        (PORT d[3] (2081:2081:2081) (2107:2107:2107))
        (PORT d[4] (2338:2338:2338) (2360:2360:2360))
        (PORT d[5] (2352:2352:2352) (2399:2399:2399))
        (PORT d[6] (2342:2342:2342) (2476:2476:2476))
        (PORT d[7] (2310:2310:2310) (2319:2319:2319))
        (PORT d[8] (1932:1932:1932) (1952:1952:1952))
        (PORT d[9] (2068:2068:2068) (2101:2101:2101))
        (PORT d[10] (2140:2140:2140) (2180:2180:2180))
        (PORT d[11] (2340:2340:2340) (2489:2489:2489))
        (PORT d[12] (1732:1732:1732) (1769:1769:1769))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (1564:1564:1564) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1407:1407:1407))
        (PORT datab (1479:1479:1479) (1509:1509:1509))
        (PORT datac (1392:1392:1392) (1361:1361:1361))
        (PORT datad (1263:1263:1263) (1283:1283:1283))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3185:3185:3185))
        (PORT d[1] (2404:2404:2404) (2405:2405:2405))
        (PORT d[2] (2724:2724:2724) (2793:2793:2793))
        (PORT d[3] (2420:2420:2420) (2473:2473:2473))
        (PORT d[4] (3048:3048:3048) (3114:3114:3114))
        (PORT d[5] (2154:2154:2154) (2160:2160:2160))
        (PORT d[6] (2631:2631:2631) (2737:2737:2737))
        (PORT d[7] (2867:2867:2867) (2937:2937:2937))
        (PORT d[8] (2345:2345:2345) (2323:2323:2323))
        (PORT d[9] (1841:1841:1841) (1931:1931:1931))
        (PORT d[10] (2842:2842:2842) (2828:2828:2828))
        (PORT d[11] (1940:1940:1940) (2049:2049:2049))
        (PORT d[12] (2164:2164:2164) (2162:2162:2162))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (2181:2181:2181) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2326:2326:2326))
        (PORT d[1] (2020:2020:2020) (2054:2054:2054))
        (PORT d[2] (2320:2320:2320) (2410:2410:2410))
        (PORT d[3] (2320:2320:2320) (2348:2348:2348))
        (PORT d[4] (2380:2380:2380) (2412:2412:2412))
        (PORT d[5] (1727:1727:1727) (1764:1764:1764))
        (PORT d[6] (1963:1963:1963) (2070:2070:2070))
        (PORT d[7] (1710:1710:1710) (1737:1737:1737))
        (PORT d[8] (1629:1629:1629) (1650:1650:1650))
        (PORT d[9] (2109:2109:2109) (2146:2146:2146))
        (PORT d[10] (2221:2221:2221) (2275:2275:2275))
        (PORT d[11] (1895:1895:1895) (2006:2006:2006))
        (PORT d[12] (1702:1702:1702) (1728:1728:1728))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT d[0] (1238:1238:1238) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1412:1412:1412))
        (PORT datab (1471:1471:1471) (1494:1494:1494))
        (PORT datac (1100:1100:1100) (1081:1081:1081))
        (PORT datad (1264:1264:1264) (1285:1285:1285))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1206:1206:1206) (1235:1235:1235))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2790:2790:2790))
        (PORT d[1] (2790:2790:2790) (2721:2721:2721))
        (PORT d[2] (2537:2537:2537) (2504:2504:2504))
        (PORT d[3] (2912:2912:2912) (2854:2854:2854))
        (PORT d[4] (2844:2844:2844) (2804:2804:2804))
        (PORT d[5] (2619:2619:2619) (2777:2777:2777))
        (PORT d[6] (2757:2757:2757) (2931:2931:2931))
        (PORT d[7] (2761:2761:2761) (2823:2823:2823))
        (PORT d[8] (2550:2550:2550) (2639:2639:2639))
        (PORT d[9] (2594:2594:2594) (2553:2553:2553))
        (PORT d[10] (2262:2262:2262) (2363:2363:2363))
        (PORT d[11] (2304:2304:2304) (2382:2382:2382))
        (PORT d[12] (3157:3157:3157) (3092:3092:3092))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (PORT d[0] (1887:1887:1887) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2640:2640:2640))
        (PORT d[1] (2083:2083:2083) (2100:2100:2100))
        (PORT d[2] (2387:2387:2387) (2478:2478:2478))
        (PORT d[3] (2329:2329:2329) (2358:2358:2358))
        (PORT d[4] (2066:2066:2066) (2114:2114:2114))
        (PORT d[5] (2076:2076:2076) (2108:2108:2108))
        (PORT d[6] (1949:1949:1949) (2054:2054:2054))
        (PORT d[7] (2065:2065:2065) (2087:2087:2087))
        (PORT d[8] (2302:2302:2302) (2305:2305:2305))
        (PORT d[9] (2153:2153:2153) (2195:2195:2195))
        (PORT d[10] (2031:2031:2031) (2066:2066:2066))
        (PORT d[11] (1935:1935:1935) (2052:2052:2052))
        (PORT d[12] (1789:1789:1789) (1820:1820:1820))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT d[0] (1214:1214:1214) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1411:1411:1411))
        (PORT datab (2026:2026:2026) (2058:2058:2058))
        (PORT datac (1375:1375:1375) (1348:1348:1348))
        (PORT datad (1264:1264:1264) (1285:1285:1285))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2119:2119:2119))
        (PORT d[1] (3172:3172:3172) (3077:3077:3077))
        (PORT d[2] (2204:2204:2204) (2153:2153:2153))
        (PORT d[3] (2590:2590:2590) (2546:2546:2546))
        (PORT d[4] (2833:2833:2833) (2786:2786:2786))
        (PORT d[5] (2524:2524:2524) (2637:2637:2637))
        (PORT d[6] (2702:2702:2702) (2873:2873:2873))
        (PORT d[7] (2146:2146:2146) (2201:2201:2201))
        (PORT d[8] (2617:2617:2617) (2581:2581:2581))
        (PORT d[9] (2248:2248:2248) (2211:2211:2211))
        (PORT d[10] (1833:1833:1833) (1922:1922:1922))
        (PORT d[11] (2711:2711:2711) (2797:2797:2797))
        (PORT d[12] (2628:2628:2628) (2741:2741:2741))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (1920:1920:1920) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1641:1641:1641))
        (PORT d[1] (2074:2074:2074) (2066:2066:2066))
        (PORT d[2] (1484:1484:1484) (1522:1522:1522))
        (PORT d[3] (1809:1809:1809) (1817:1817:1817))
        (PORT d[4] (1782:1782:1782) (1815:1815:1815))
        (PORT d[5] (2248:2248:2248) (2374:2374:2374))
        (PORT d[6] (1920:1920:1920) (2001:2001:2001))
        (PORT d[7] (1812:1812:1812) (1847:1847:1847))
        (PORT d[8] (1656:1656:1656) (1705:1705:1705))
        (PORT d[9] (1525:1525:1525) (1569:1569:1569))
        (PORT d[10] (1785:1785:1785) (1804:1804:1804))
        (PORT d[11] (1564:1564:1564) (1606:1606:1606))
        (PORT d[12] (2642:2642:2642) (2794:2794:2794))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (1319:1319:1319) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (862:862:862))
        (PORT datab (1658:1658:1658) (1673:1673:1673))
        (PORT datad (1085:1085:1085) (1075:1075:1075))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1347:1347:1347) (1380:1380:1380))
        (PORT datad (1208:1208:1208) (1236:1236:1236))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2959:2959:2959) (2917:2917:2917))
        (PORT datab (2169:2169:2169) (2229:2229:2229))
        (PORT datac (2465:2465:2465) (2445:2445:2445))
        (PORT datad (2483:2483:2483) (2505:2505:2505))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (665:665:665) (664:664:664))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1844:1844:1844) (1901:1901:1901))
        (PORT datac (2300:2300:2300) (2425:2425:2425))
        (PORT datad (2523:2523:2523) (2660:2660:2660))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (634:634:634))
        (PORT datab (2167:2167:2167) (2228:2228:2228))
        (PORT datac (2467:2467:2467) (2447:2447:2447))
        (PORT datad (2482:2482:2482) (2505:2505:2505))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (2923:2923:2923) (2871:2871:2871))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1843:1843:1843) (1900:1900:1900))
        (PORT datac (2295:2295:2295) (2420:2420:2420))
        (PORT datad (2525:2525:2525) (2661:2661:2661))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2259:2259:2259) (2389:2389:2389))
        (PORT datad (2262:2262:2262) (2294:2294:2294))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2959:2959:2959) (2917:2917:2917))
        (PORT datab (2169:2169:2169) (2230:2230:2230))
        (PORT datac (2465:2465:2465) (2444:2444:2444))
        (PORT datad (2483:2483:2483) (2505:2505:2505))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (611:611:611) (611:611:611))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2551:2551:2551))
        (PORT datab (1904:1904:1904) (1993:1993:1993))
        (PORT datac (2700:2700:2700) (2708:2708:2708))
        (PORT datad (1795:1795:1795) (1856:1856:1856))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2555:2555:2555) (2710:2710:2710))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2303:2303:2303) (2429:2429:2429))
        (PORT datad (612:612:612) (595:595:595))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2431:2431:2431))
        (PORT datac (587:587:587) (566:566:566))
        (PORT datad (2262:2262:2262) (2294:2294:2294))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2569:2569:2569) (2554:2554:2554))
        (PORT datab (1903:1903:1903) (1993:1993:1993))
        (PORT datac (2701:2701:2701) (2710:2710:2710))
        (PORT datad (2855:2855:2855) (2778:2778:2778))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2543:2543:2543))
        (PORT datab (1904:1904:1904) (1994:1994:1994))
        (PORT datac (2697:2697:2697) (2705:2705:2705))
        (PORT datad (2857:2857:2857) (2779:2779:2779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2712:2712:2712))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (2297:2297:2297) (2422:2422:2422))
        (PORT datad (1795:1795:1795) (1856:1856:1856))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (228:228:228) (259:259:259))
        (PORT datad (1986:1986:1986) (2035:2035:2035))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2699:2699:2699))
        (PORT datab (2637:2637:2637) (2792:2792:2792))
        (PORT datad (1785:1785:1785) (1860:1860:1860))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2601:2601:2601) (2699:2699:2699))
        (PORT datac (2618:2618:2618) (2555:2555:2555))
        (PORT datad (2072:2072:2072) (2131:2131:2131))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2296:2296:2296))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2758:2758:2758) (2766:2766:2766))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (421:421:421))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (2555:2555:2555) (2660:2660:2660))
        (PORT datad (2295:2295:2295) (2322:2322:2322))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2551:2551:2551))
        (PORT datab (1903:1903:1903) (1992:1992:1992))
        (PORT datac (2700:2700:2700) (2708:2708:2708))
        (PORT datad (2856:2856:2856) (2778:2778:2778))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (661:661:661))
        (PORT datad (609:609:609) (587:587:587))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2712:2712:2712))
        (PORT datab (405:405:405) (422:422:422))
        (PORT datac (2298:2298:2298) (2423:2423:2423))
        (PORT datad (1796:1796:1796) (1857:1857:1857))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (693:693:693))
        (PORT datab (442:442:442) (463:463:463))
        (PORT datac (605:605:605) (597:597:597))
        (PORT datad (2874:2874:2874) (2798:2798:2798))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (661:661:661))
        (PORT datad (1856:1856:1856) (1951:1951:1951))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2098:2098:2098))
        (PORT datab (2515:2515:2515) (2545:2545:2545))
        (PORT datac (415:415:415) (426:426:426))
        (PORT datad (2120:2120:2120) (2187:2187:2187))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2958:2958:2958) (2916:2916:2916))
        (PORT datab (454:454:454) (462:462:462))
        (PORT datac (2466:2466:2466) (2445:2445:2445))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (665:665:665) (664:664:664))
        (PORT datad (2482:2482:2482) (2505:2505:2505))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2960:2960:2960) (2919:2919:2919))
        (PORT datab (2499:2499:2499) (2480:2480:2480))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (2122:2122:2122) (2188:2188:2188))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (443:443:443))
        (PORT datab (454:454:454) (462:462:462))
        (PORT datac (2462:2462:2462) (2441:2441:2441))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (693:693:693))
        (PORT datab (441:441:441) (462:462:462))
        (PORT datac (605:605:605) (596:596:596))
        (PORT datad (2873:2873:2873) (2798:2798:2798))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2571:2571:2571) (2716:2716:2716))
        (PORT datab (2301:2301:2301) (2325:2325:2325))
        (PORT datac (2256:2256:2256) (2385:2385:2385))
        (PORT datad (2692:2692:2692) (2685:2685:2685))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (313:313:313))
        (PORT datab (2328:2328:2328) (2317:2317:2317))
        (PORT datac (1773:1773:1773) (1848:1848:1848))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2149:2149:2149))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2284:2284:2284) (2282:2282:2282))
        (PORT datad (626:626:626) (611:611:611))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2562:2562:2562) (2545:2545:2545))
        (PORT datab (1904:1904:1904) (1993:1993:1993))
        (PORT datac (2698:2698:2698) (2706:2706:2706))
        (PORT datad (2857:2857:2857) (2779:2779:2779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2084:2084:2084))
        (PORT datac (2296:2296:2296) (2420:2420:2420))
        (PORT datad (2524:2524:2524) (2661:2661:2661))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2081:2081:2081))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (2301:2301:2301) (2427:2427:2427))
        (PORT datad (2523:2523:2523) (2659:2659:2659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1797:1797:1797) (1859:1859:1859))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2814:2814:2814) (2819:2819:2819))
        (PORT datab (2118:2118:2118) (2173:2173:2173))
        (PORT datac (2223:2223:2223) (2193:2193:2193))
        (PORT datad (1786:1786:1786) (1862:1862:1862))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2295:2295:2295))
        (PORT datab (2120:2120:2120) (2176:2176:2176))
        (PORT datac (2621:2621:2621) (2558:2558:2558))
        (PORT datad (2758:2758:2758) (2766:2766:2766))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (2557:2557:2557) (2662:2662:2662))
        (PORT datad (2295:2295:2295) (2322:2322:2322))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (2588:2588:2588) (2751:2751:2751))
        (PORT datad (1788:1788:1788) (1864:1864:1864))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2558:2558:2558) (2664:2664:2664))
        (PORT datad (2295:2295:2295) (2323:2323:2323))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2960:2960:2960) (2918:2918:2918))
        (PORT datab (2170:2170:2170) (2231:2231:2231))
        (PORT datac (2463:2463:2463) (2441:2441:2441))
        (PORT datad (2483:2483:2483) (2505:2505:2505))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datac (664:664:664) (663:663:663))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (611:611:611) (610:610:610))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2553:2553:2553))
        (PORT datab (1842:1842:1842) (1899:1899:1899))
        (PORT datac (2294:2294:2294) (2419:2419:2419))
        (PORT datad (2525:2525:2525) (2661:2661:2661))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2957:2957:2957) (2915:2915:2915))
        (PORT datab (402:402:402) (419:419:419))
        (PORT datac (227:227:227) (259:259:259))
        (PORT datad (2004:2004:2004) (2048:2048:2048))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (633:633:633) (618:618:618))
        (PORT datad (2599:2599:2599) (2529:2529:2529))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1773:1773:1773) (1850:1850:1850))
        (PORT datad (2519:2519:2519) (2665:2665:2665))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2298:2298:2298))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (2618:2618:2618) (2555:2555:2555))
        (PORT datad (2759:2759:2759) (2767:2767:2767))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2296:2296:2296))
        (PORT datab (2629:2629:2629) (2783:2783:2783))
        (PORT datac (2555:2555:2555) (2661:2661:2661))
        (PORT datad (2295:2295:2295) (2322:2322:2322))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2812:2812:2812) (2817:2817:2817))
        (PORT datab (2626:2626:2626) (2779:2779:2779))
        (PORT datac (2621:2621:2621) (2559:2559:2559))
        (PORT datad (1792:1792:1792) (1868:1868:1868))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2634:2634:2634) (2789:2789:2789))
        (PORT datac (376:376:376) (382:382:382))
        (PORT datad (1787:1787:1787) (1862:1862:1862))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2635:2635:2635) (2790:2790:2790))
        (PORT datac (2066:2066:2066) (2110:2110:2110))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (2280:2280:2280) (2277:2277:2277))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2712:2712:2712))
        (PORT datab (2324:2324:2324) (2313:2313:2313))
        (PORT datac (2260:2260:2260) (2390:2390:2390))
        (PORT datad (2601:2601:2601) (2531:2531:2531))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2712:2712:2712))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1777:1777:1777) (1854:1854:1854))
        (PORT datad (2262:2262:2262) (2294:2294:2294))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2326:2326:2326) (2369:2369:2369))
        (PORT datab (2559:2559:2559) (2644:2644:2644))
        (PORT datac (2589:2589:2589) (2752:2752:2752))
        (PORT datad (1787:1787:1787) (1863:1863:1863))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2296:2296:2296))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2620:2620:2620) (2558:2558:2558))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (446:446:446) (451:451:451))
        (PORT datac (2051:2051:2051) (2110:2110:2110))
        (PORT datad (2692:2692:2692) (2685:2685:2685))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2151:2151:2151))
        (PORT datab (2327:2327:2327) (2316:2316:2316))
        (PORT datac (2256:2256:2256) (2385:2385:2385))
        (PORT datad (2262:2262:2262) (2294:2294:2294))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2572:2572:2572) (2717:2717:2717))
        (PORT datab (2328:2328:2328) (2318:2318:2318))
        (PORT datac (633:633:633) (618:618:618))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2599:2599:2599) (2529:2529:2529))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
