

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_buffering'
================================================================
* Date:           Tue Jan 17 02:08:11 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    6|    5|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    4|   3 ~ 4  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     45|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     35|
|Register         |        -|      -|     38|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     38|     80|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_2_fu_165_p2    |     +    |      0|  0|  32|          32|           1|
    |tmp_8_fu_171_p2  |   icmp   |      0|  0|  11|          32|           7|
    |tmp_4_fu_138_p2  |    xor   |      0|  0|   2|           1|           2|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  45|          65|          10|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   1|          7|    1|          7|
    |din_blk_n   |   1|          2|    1|          2|
    |i_fu_88     |  32|          2|   32|         64|
    |s_buffered  |   1|          3|    1|          3|
    +------------+----+-----------+-----+-----------+
    |Total       |  35|         14|   35|         76|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   6|   0|    6|          0|
    |i_fu_88    |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  38|   0|   38|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::buffering | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::buffering | return value |
|din_dout                 |  in |    8|   ap_fifo  |           din          |    pointer   |
|din_empty_n              |  in |    1|   ap_fifo  |           din          |    pointer   |
|din_read                 | out |    1|   ap_fifo  |           din          |    pointer   |
|sc_FIFO_DCT_mA_address0  | out |    6|  ap_memory |     sc_FIFO_DCT_mA     |     array    |
|sc_FIFO_DCT_mA_ce0       | out |    1|  ap_memory |     sc_FIFO_DCT_mA     |     array    |
|sc_FIFO_DCT_mA_we0       | out |    1|  ap_memory |     sc_FIFO_DCT_mA     |     array    |
|sc_FIFO_DCT_mA_d0        | out |   32|  ap_memory |     sc_FIFO_DCT_mA     |     array    |
|s_buffered               | out |    1|   ap_vld   |       s_buffered       |    pointer   |
|s_buffered_ap_vld        | out |    1|   ap_vld   |       s_buffered       |    pointer   |
|s_working                |  in |    1|   ap_none  |        s_working       |    pointer   |
+-------------------------+-----+-----+------------+------------------------+--------------+

