// Seed: 1369801020
module module_0;
  reg [-1 : 1] id_1;
  assign id_1 = -1;
  bit id_2;
  always id_1 = -1;
  logic id_3;
  assign id_1 = 1;
  localparam id_4 = -1;
  logic id_5;
  always id_2 <= id_4[1'h0];
  assign id_5 = id_5;
  logic [7:0][1] id_6;
  integer id_7;
  always id_6 = 1 - -1;
  wire id_8;
  assign id_5.id_7 = -1;
  logic id_9;
  logic id_10;
  logic id_11;
  ;
  logic id_12 = id_1;
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd92
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wor id_6;
  input wire id_5;
  output tri0 id_4;
  output supply0 id_3;
  input wire id_2;
  input wire _id_1;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
  reg [id_1 : -1] id_8;
  always if (1) id_8 <= 1;
  assign id_3 = 1;
endmodule
