

================================================================
== Vitis HLS Report for 'Autoencoder_Pipeline_VITIS_LOOP_58_2'
================================================================
* Date:           Thu Jul 13 23:01:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 4 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%OutputValues_V = alloca i32 1"   --->   Operation 5 'alloca' 'OutputValues_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%OutputValues_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'OutputValues_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OutputValues_V_2 = alloca i32 1"   --->   Operation 7 'alloca' 'OutputValues_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%OutputValues_V_3 = alloca i32 1"   --->   Operation 8 'alloca' 'OutputValues_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %d_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d = load i3 %d_1" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 11 'load' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_eq  i3 %d, i3 4" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 13 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %d, i3 1" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 15 'add' 'add_ln58' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc34.split, void %VITIS_LOOP_63_3.exitStub" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 16 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 17 'specloopname' 'specloopname_ln191' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i3 %d" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 18 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%switch_ln60 = switch i2 %trunc_ln60, void %arrayidx33.case.3, i2 0, void %for.inc34.split.arrayidx33.exit_crit_edge, i2 1, void %for.inc34.split.arrayidx33.exit_crit_edge1, i2 2, void %arrayidx33.case.2" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 19 'switch' 'switch_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.95>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 20 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 21 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_1" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 23 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_2" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 24 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 25 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln60 = store i1 0, i1 %OutputValues_V_3" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 26 'store' 'store_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx33.exit" [HLS/src/AutoEncoder.cpp:60]   --->   Operation 27 'br' 'br_ln60' <Predicate = (!icmp_ln58 & trunc_ln60 == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln58 = store i3 %add_ln58, i3 %d_1" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 28 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc34" [HLS/src/AutoEncoder.cpp:58]   --->   Operation 29 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%OutputValues_V_load = load i1 %OutputValues_V"   --->   Operation 30 'load' 'OutputValues_V_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%OutputValues_V_1_load = load i1 %OutputValues_V_1"   --->   Operation 31 'load' 'OutputValues_V_1_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%OutputValues_V_2_load = load i1 %OutputValues_V_2"   --->   Operation 32 'load' 'OutputValues_V_2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%OutputValues_V_3_load = load i1 %OutputValues_V_3"   --->   Operation 33 'load' 'OutputValues_V_3_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_3_out, i1 %OutputValues_V_3_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_2_out, i1 %OutputValues_V_2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_1_out, i1 %OutputValues_V_1_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %OutputValues_V_out, i1 %OutputValues_V_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutputValues_V_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ OutputValues_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ OutputValues_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ OutputValues_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_1                   (alloca           ) [ 01]
OutputValues_V        (alloca           ) [ 01]
OutputValues_V_1      (alloca           ) [ 01]
OutputValues_V_2      (alloca           ) [ 01]
OutputValues_V_3      (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
d                     (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln58             (icmp             ) [ 01]
empty                 (speclooptripcount) [ 00]
add_ln58              (add              ) [ 00]
br_ln58               (br               ) [ 00]
specloopname_ln191    (specloopname     ) [ 00]
trunc_ln60            (trunc            ) [ 01]
switch_ln60           (switch           ) [ 00]
store_ln60            (store            ) [ 00]
br_ln60               (br               ) [ 00]
store_ln60            (store            ) [ 00]
br_ln60               (br               ) [ 00]
store_ln60            (store            ) [ 00]
br_ln60               (br               ) [ 00]
store_ln60            (store            ) [ 00]
br_ln60               (br               ) [ 00]
store_ln58            (store            ) [ 00]
br_ln58               (br               ) [ 00]
OutputValues_V_load   (load             ) [ 00]
OutputValues_V_1_load (load             ) [ 00]
OutputValues_V_2_load (load             ) [ 00]
OutputValues_V_3_load (load             ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutputValues_V_3_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputValues_V_3_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutputValues_V_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputValues_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutputValues_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputValues_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OutputValues_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputValues_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="d_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="OutputValues_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutputValues_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="OutputValues_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutputValues_V_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="OutputValues_V_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutputValues_V_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="OutputValues_V_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutputValues_V_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln0_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="1" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="d_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln58_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln58_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln60_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln60_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln60_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln60_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln60_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln58_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="OutputValues_V_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutputValues_V_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="OutputValues_V_1_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutputValues_V_1_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="OutputValues_V_2_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutputValues_V_2_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="OutputValues_V_3_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutputValues_V_3_load/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="d_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="OutputValues_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="OutputValues_V "/>
</bind>
</comp>

<comp id="168" class="1005" name="OutputValues_V_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="OutputValues_V_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="OutputValues_V_2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="OutputValues_V_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="OutputValues_V_3_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="OutputValues_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="95" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="104" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="158"><net_src comp="42" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="165"><net_src comp="46" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="171"><net_src comp="50" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="177"><net_src comp="54" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="183"><net_src comp="58" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutputValues_V_3_out | {1 }
	Port: OutputValues_V_2_out | {1 }
	Port: OutputValues_V_1_out | {1 }
	Port: OutputValues_V_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		d : 1
		icmp_ln58 : 2
		add_ln58 : 2
		br_ln58 : 3
		trunc_ln60 : 2
		switch_ln60 : 3
		store_ln60 : 1
		store_ln60 : 1
		store_ln60 : 1
		store_ln60 : 1
		store_ln58 : 3
		OutputValues_V_load : 1
		OutputValues_V_1_load : 1
		OutputValues_V_2_load : 1
		OutputValues_V_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln58_fu_104    |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln58_fu_98    |    0    |    8    |
|----------|-----------------------|---------|---------|
|          | write_ln0_write_fu_62 |    0    |    0    |
|   write  | write_ln0_write_fu_69 |    0    |    0    |
|          | write_ln0_write_fu_76 |    0    |    0    |
|          | write_ln0_write_fu_83 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln60_fu_110   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    19   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|OutputValues_V_1_reg_168|    1   |
|OutputValues_V_2_reg_174|    1   |
|OutputValues_V_3_reg_180|    1   |
| OutputValues_V_reg_162 |    1   |
|       d_1_reg_155      |    3   |
+------------------------+--------+
|          Total         |    7   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   19   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   19   |
+-----------+--------+--------+
