{"vcs1":{"timestamp_begin":1680392989.753404979, "rt":0.74, "ut":0.18, "st":0.14}}
{"vcselab":{"timestamp_begin":1680392990.522277655, "rt":0.71, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680392991.250472644, "rt":0.23, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680392989.476273294}
{"VCS_COMP_START_TIME": 1680392989.476273294}
{"VCS_COMP_END_TIME": 1680392992.544029810}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338384}}
{"stitch_vcselab": {"peak_mem": 239012}}
