Loading plugins phase: Elapsed time ==> 0s.280ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -d CYBLE-014008-00 -s \\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.981ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TestLCDU8.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -dcpsoc3 TestLCDU8.v -verilog
======================================================================

======================================================================
Compiling:  TestLCDU8.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -dcpsoc3 TestLCDU8.v -verilog
======================================================================

======================================================================
Compiling:  TestLCDU8.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -dcpsoc3 -verilog TestLCDU8.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jan 01 13:51:06 2017


======================================================================
Compiling:  TestLCDU8.v
Program  :   vpp
Options  :    -yv2 -q10 TestLCDU8.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jan 01 13:51:06 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TestLCDU8.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  TestLCDU8.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -dcpsoc3 -verilog TestLCDU8.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jan 01 13:51:06 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\codegentemp\TestLCDU8.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\codegentemp\TestLCDU8.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  TestLCDU8.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -dcpsoc3 -verilog TestLCDU8.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jan 01 13:51:07 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\codegentemp\TestLCDU8.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\codegentemp\TestLCDU8.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_21
	Net_22
	Net_31
	Net_32
	Net_33
	Net_34
	Net_35
	Net_36
	Net_37
	\CapSense:Net_545\
	\CapSense:Net_544\
	\CR_L:control_bus_7\
	\CR_L:control_bus_6\
	\CR_L:control_bus_5\
	\CR_L:control_bus_4\
	\CR_L:control_bus_3\
	\CR_L:control_bus_2\
	\CR_R:control_bus_7\
	\CR_R:control_bus_6\
	\CR_R:control_bus_5\
	\CR_R:control_bus_4\
	\CR_R:control_bus_3\
	\CR_R:control_bus_2\


Deleted 27 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_1:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_1:Net_72\ to \PWM_1:Net_75\
Aliasing \I2C:select_s_wire\ to \PWM_1:Net_75\
Aliasing \I2C:rx_wire\ to \PWM_1:Net_75\
Aliasing \I2C:sclk_s_wire\ to \PWM_1:Net_75\
Aliasing \I2C:mosi_s_wire\ to \PWM_1:Net_75\
Aliasing \I2C:miso_m_wire\ to \PWM_1:Net_75\
Aliasing \I2C:tmpOE__sda_net_0\ to \PWM_1:Net_69\
Aliasing zero to \PWM_1:Net_75\
Aliasing one to \PWM_1:Net_69\
Aliasing \I2C:tmpOE__scl_net_0\ to \PWM_1:Net_69\
Aliasing \I2C:cts_wire\ to \PWM_1:Net_75\
Aliasing tmpOE__buzzer1_net_0 to \PWM_1:Net_69\
Aliasing \PWM_0:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_0:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_0:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_0:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_0:Net_72\ to \PWM_1:Net_75\
Aliasing tmpOE__buzzer0_net_0 to \PWM_1:Net_69\
Aliasing \CapSense:Net_104\ to \PWM_1:Net_75\
Aliasing \CapSense:Net_312\ to \PWM_1:Net_75\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \PWM_1:Net_69\
Aliasing \CapSense:IDAC2:Net_3\ to \PWM_1:Net_69\
Aliasing \CapSense:tmpOE__Sns_net_1\ to \PWM_1:Net_69\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \PWM_1:Net_69\
Aliasing \CapSense:IDAC1:Net_3\ to \PWM_1:Net_69\
Aliasing tmpOE__row_net_3 to \PWM_1:Net_69\
Aliasing tmpOE__row_net_2 to \PWM_1:Net_69\
Aliasing tmpOE__row_net_1 to \PWM_1:Net_69\
Aliasing tmpOE__row_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__col_net_3 to \PWM_1:Net_69\
Aliasing tmpOE__col_net_2 to \PWM_1:Net_69\
Aliasing tmpOE__col_net_1 to \PWM_1:Net_69\
Aliasing tmpOE__col_net_0 to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Row_net_2\ to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Row_net_1\ to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Row_net_0\ to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Col_net_2\ to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Col_net_1\ to \PWM_1:Net_69\
Aliasing \SwitchMatrix:tmpOE__Col_net_0\ to \PWM_1:Net_69\
Aliasing tmpOE__M0R_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__M0L_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__M1R_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__M1L_net_0 to \PWM_1:Net_69\
Aliasing \PWM_L:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_L:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_L:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_L:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_L:Net_72\ to \PWM_1:Net_75\
Aliasing \CR_L:clk\ to \PWM_1:Net_75\
Aliasing \CR_L:rst\ to \PWM_1:Net_75\
Aliasing Net_108 to \PWM_1:Net_75\
Aliasing Net_144 to \PWM_1:Net_69\
Aliasing Net_109 to \PWM_1:Net_69\
Aliasing Net_110 to \PWM_1:Net_75\
Aliasing Net_88 to \PWM_1:Net_69\
Aliasing Net_145 to \PWM_1:Net_69\
Aliasing \CR_R:clk\ to \PWM_1:Net_75\
Aliasing \CR_R:rst\ to \PWM_1:Net_75\
Aliasing \PWM_R:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_R:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_R:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_R:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_R:Net_72\ to \PWM_1:Net_75\
Aliasing Net_115 to \PWM_1:Net_75\
Aliasing Net_117 to \PWM_1:Net_69\
Aliasing Net_118 to \PWM_1:Net_69\
Aliasing Net_101 to \PWM_1:Net_75\
Aliasing Net_116 to \PWM_1:Net_69\
Aliasing Net_120 to \PWM_1:Net_69\
Removing Lhs of wire \PWM_1:Net_81\[1] = Net_50[13]
Removing Lhs of wire \PWM_1:Net_66\[4] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_1:Net_82\[5] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_1:Net_72\[6] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:select_s_wire\[16] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:rx_wire\[17] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:Net_1170\[20] = \I2C:Net_847\[15]
Removing Lhs of wire \I2C:sclk_s_wire\[21] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:mosi_s_wire\[22] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:miso_m_wire\[23] = \PWM_1:Net_75\[2]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[25] = \PWM_1:Net_69\[3]
Removing Rhs of wire zero[26] = \PWM_1:Net_75\[2]
Removing Rhs of wire one[30] = \PWM_1:Net_69\[3]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[33] = one[30]
Removing Lhs of wire \I2C:cts_wire\[42] = zero[26]
Removing Lhs of wire tmpOE__buzzer1_net_0[66] = one[30]
Removing Lhs of wire \PWM_0:Net_81\[73] = Net_64[85]
Removing Lhs of wire \PWM_0:Net_75\[74] = zero[26]
Removing Lhs of wire \PWM_0:Net_69\[75] = one[30]
Removing Lhs of wire \PWM_0:Net_66\[76] = zero[26]
Removing Lhs of wire \PWM_0:Net_82\[77] = zero[26]
Removing Lhs of wire \PWM_0:Net_72\[78] = zero[26]
Removing Lhs of wire tmpOE__buzzer0_net_0[87] = one[30]
Removing Lhs of wire \CapSense:Net_104\[102] = zero[26]
Removing Lhs of wire \CapSense:Net_312\[106] = zero[26]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[109] = one[30]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[116] = one[30]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[118] = one[30]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[119] = one[30]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[127] = one[30]
Removing Lhs of wire tmpOE__row_net_3[132] = one[30]
Removing Lhs of wire tmpOE__row_net_2[133] = one[30]
Removing Lhs of wire tmpOE__row_net_1[134] = one[30]
Removing Lhs of wire tmpOE__row_net_0[135] = one[30]
Removing Lhs of wire tmpOE__col_net_3[147] = one[30]
Removing Lhs of wire tmpOE__col_net_2[148] = one[30]
Removing Lhs of wire tmpOE__col_net_1[149] = one[30]
Removing Lhs of wire tmpOE__col_net_0[150] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Row_net_2\[162] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Row_net_1\[163] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Row_net_0\[164] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Col_net_2\[174] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Col_net_1\[175] = one[30]
Removing Lhs of wire \SwitchMatrix:tmpOE__Col_net_0\[176] = one[30]
Removing Lhs of wire tmpOE__M0R_net_0[186] = one[30]
Removing Rhs of wire Net_470[187] = \mux_1:tmp__mux_1_reg\[255]
Removing Lhs of wire tmpOE__M0L_net_0[193] = one[30]
Removing Rhs of wire Net_446[194] = \mux_2:tmp__mux_2_reg\[259]
Removing Lhs of wire tmpOE__M1R_net_0[200] = one[30]
Removing Rhs of wire Net_493[201] = \mux_3:tmp__mux_3_reg\[305]
Removing Lhs of wire tmpOE__M1L_net_0[207] = one[30]
Removing Rhs of wire Net_494[208] = \mux_4:tmp__mux_4_reg\[309]
Removing Lhs of wire \PWM_L:Net_81\[214] = Net_420[226]
Removing Lhs of wire \PWM_L:Net_75\[215] = zero[26]
Removing Lhs of wire \PWM_L:Net_69\[216] = one[30]
Removing Lhs of wire \PWM_L:Net_66\[217] = zero[26]
Removing Lhs of wire \PWM_L:Net_82\[218] = zero[26]
Removing Lhs of wire \PWM_L:Net_72\[219] = zero[26]
Removing Lhs of wire \CR_L:clk\[228] = zero[26]
Removing Lhs of wire \CR_L:rst\[229] = zero[26]
Removing Rhs of wire Net_107_1[242] = \CR_L:control_out_1\[243]
Removing Rhs of wire Net_107_1[242] = \CR_L:control_1\[253]
Removing Rhs of wire Net_107_0[244] = \CR_L:control_out_0\[245]
Removing Rhs of wire Net_107_0[244] = \CR_L:control_0\[254]
Removing Lhs of wire Net_108[256] = zero[26]
Removing Lhs of wire Net_144[257] = one[30]
Removing Lhs of wire Net_109[258] = one[30]
Removing Lhs of wire Net_110[260] = zero[26]
Removing Lhs of wire Net_88[261] = one[30]
Removing Lhs of wire Net_145[262] = one[30]
Removing Lhs of wire \CR_R:clk\[263] = zero[26]
Removing Lhs of wire \CR_R:rst\[264] = zero[26]
Removing Rhs of wire Net_122_1[277] = \CR_R:control_out_1\[278]
Removing Rhs of wire Net_122_1[277] = \CR_R:control_1\[288]
Removing Rhs of wire Net_122_0[279] = \CR_R:control_out_0\[280]
Removing Rhs of wire Net_122_0[279] = \CR_R:control_0\[289]
Removing Lhs of wire \PWM_R:Net_81\[291] = Net_506[303]
Removing Lhs of wire \PWM_R:Net_75\[292] = zero[26]
Removing Lhs of wire \PWM_R:Net_69\[293] = one[30]
Removing Lhs of wire \PWM_R:Net_66\[294] = zero[26]
Removing Lhs of wire \PWM_R:Net_82\[295] = zero[26]
Removing Lhs of wire \PWM_R:Net_72\[296] = zero[26]
Removing Lhs of wire Net_115[306] = zero[26]
Removing Lhs of wire Net_117[307] = one[30]
Removing Lhs of wire Net_118[308] = one[30]
Removing Lhs of wire Net_101[310] = zero[26]
Removing Lhs of wire Net_116[311] = one[30]
Removing Lhs of wire Net_120[312] = one[30]

------------------------------------------------------
Aliased 0 equations, 88 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj" -dcpsoc3 TestLCDU8.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.421ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 01 January 2017 13:51:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\vmware-host\Shared Folders\Documents\Pinball\firmware\TestLCDU8.cydsn\TestLCDU8.cyprj -d CYBLE-014008-00 TestLCDU8.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff5\
    Fixed Function Clock 4: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff4\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_4'. Signal=Net_506_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_3'. Signal=Net_420_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_50_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_64_ff10
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => \I2C:sda_wire\ ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => \I2C:scl_wire\ ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = buzzer1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => buzzer1(0)__PA ,
            input => Net_48 ,
            pad => buzzer1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = buzzer0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => buzzer0(0)__PA ,
            input => Net_62 ,
            pad => buzzer0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = row(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => row(0)__PA ,
            pad => row(0)_PAD );
        Properties:
        {
        }

    Pin : Name = row(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => row(1)__PA ,
            pad => row(1)_PAD );
        Properties:
        {
        }

    Pin : Name = row(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => row(2)__PA ,
            pad => row(2)_PAD );
        Properties:
        {
        }

    Pin : Name = row(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => row(3)__PA ,
            pad => row(3)_PAD );
        Properties:
        {
        }

    Pin : Name = col(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => col(0)__PA ,
            pad => col(0)_PAD );
        Properties:
        {
        }

    Pin : Name = col(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => col(1)__PA ,
            pad => col(1)_PAD );
        Properties:
        {
        }

    Pin : Name = col(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => col(2)__PA ,
            pad => col(2)_PAD );
        Properties:
        {
        }

    Pin : Name = col(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => col(3)__PA ,
            pad => col(3)_PAD );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Row(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Row(0)\__PA ,
            pad => \SwitchMatrix:Row(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Row(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Row(1)\__PA ,
            pad => \SwitchMatrix:Row(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Row(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Row(2)\__PA ,
            pad => \SwitchMatrix:Row(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Col(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Col(0)\__PA ,
            pad => \SwitchMatrix:Col(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Col(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Col(1)\__PA ,
            pad => \SwitchMatrix:Col(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SwitchMatrix:Col(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SwitchMatrix:Col(2)\__PA ,
            pad => \SwitchMatrix:Col(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = M0R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M0R(0)__PA ,
            input => Net_470 ,
            pad => M0R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M0L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M0L(0)__PA ,
            input => Net_446 ,
            pad => M0L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M1R(0)__PA ,
            input => Net_493 ,
            pad => M1R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M1L(0)__PA ,
            input => Net_494 ,
            pad => M1L(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_470, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_87 * Net_107_1
            + Net_107_0
        );
        Output = Net_470 (fanout=1)

    MacroCell: Name=Net_446, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_87 * Net_107_1 * Net_107_0
            + !Net_107_1 * !Net_107_0
        );
        Output = Net_446 (fanout=1)

    MacroCell: Name=Net_493, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_122_1 * Net_147
            + Net_122_0
        );
        Output = Net_493 (fanout=1)

    MacroCell: Name=Net_494, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_122_1 * !Net_122_0
            + Net_122_1 * Net_122_0 * !Net_147
        );
        Output = Net_494 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CR_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CR_L:control_7\ ,
            control_6 => \CR_L:control_6\ ,
            control_5 => \CR_L:control_5\ ,
            control_4 => \CR_L:control_4\ ,
            control_3 => \CR_L:control_3\ ,
            control_2 => \CR_L:control_2\ ,
            control_1 => Net_107_1 ,
            control_0 => Net_107_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CR_R:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CR_R:control_7\ ,
            control_6 => \CR_R:control_6\ ,
            control_5 => \CR_R:control_5\ ,
            control_4 => \CR_R:control_4\ ,
            control_3 => \CR_R:control_3\ ,
            control_2 => \CR_R:control_2\ ,
            control_1 => Net_122_1 ,
            control_0 => Net_122_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   25 :    2 :   27 : 92.59 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :   27 :   32 : 15.63 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.403ms
Tech Mapping phase: Elapsed time ==> 1s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0833056s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0017461 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_245_0\ {
    source0
    swh_13
    amuxbusa_sar
    AMUX_CTB_SAR_SWITCH_A_SL
    amuxbridge_ctb_sar_a
    AMUX_CTB_SAR_SWITCH_A_SR
    amuxbusa_ctb
    P0_P46
    p0_6
    P0_P47
    p0_7
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    cmod
    swhv_6
    p4_0
    P4_P40
  }
}
Map of item to net {
  source0                                          -> \CapSense:Net_245_0\
  swh_13                                           -> \CapSense:Net_245_0\
  amuxbusa_sar                                     -> \CapSense:Net_245_0\
  AMUX_CTB_SAR_SWITCH_A_SL                         -> \CapSense:Net_245_0\
  amuxbridge_ctb_sar_a                             -> \CapSense:Net_245_0\
  AMUX_CTB_SAR_SWITCH_A_SR                         -> \CapSense:Net_245_0\
  amuxbusa_ctb                                     -> \CapSense:Net_245_0\
  P0_P46                                           -> \CapSense:Net_245_0\
  p0_6                                             -> \CapSense:Net_245_0\
  P0_P47                                           -> \CapSense:Net_245_0\
  p0_7                                             -> \CapSense:Net_245_0\
  idac0_out                                        -> \CapSense:Net_245_0\
  swhv_1                                           -> \CapSense:Net_245_0\
  cmod                                             -> \CapSense:Net_398\
  swhv_6                                           -> \CapSense:Net_398\
  p4_0                                             -> \CapSense:Net_398\
  P4_P40                                           -> \CapSense:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.25
                   Pterms :            2.00
               Macrocells :            1.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       3.00 :       2.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_494, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_122_1 * !Net_122_0
            + Net_122_1 * Net_122_0 * !Net_147
        );
        Output = Net_494 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_493, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_122_1 * Net_147
            + Net_122_0
        );
        Output = Net_493 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\CR_R:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CR_R:control_7\ ,
        control_6 => \CR_R:control_6\ ,
        control_5 => \CR_R:control_5\ ,
        control_4 => \CR_R:control_4\ ,
        control_3 => \CR_R:control_3\ ,
        control_2 => \CR_R:control_2\ ,
        control_1 => Net_122_1 ,
        control_0 => Net_122_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_470, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_87 * Net_107_1
            + Net_107_0
        );
        Output = Net_470 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_446, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_87 * Net_107_1 * Net_107_0
            + !Net_107_1 * !Net_107_0
        );
        Output = Net_446 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\CR_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CR_L:control_7\ ,
        control_6 => \CR_L:control_6\ ,
        control_5 => \CR_L:control_5\ ,
        control_4 => \CR_L:control_4\ ,
        control_3 => \CR_L:control_3\ ,
        control_2 => \CR_L:control_2\ ,
        control_1 => Net_107_1 ,
        control_0 => Net_107_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = buzzer0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => buzzer0(0)__PA ,
        input => Net_62 ,
        pad => buzzer0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => \I2C:sda_wire\ ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => \I2C:scl_wire\ ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = M0L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M0L(0)__PA ,
        input => Net_446 ,
        pad => M0L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M1R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M1R(0)__PA ,
        input => Net_493 ,
        pad => M1R(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = col(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => col(0)__PA ,
        pad => col(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = col(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => col(1)__PA ,
        pad => col(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = col(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => col(2)__PA ,
        pad => col(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = col(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => col(3)__PA ,
        pad => col(3)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = \SwitchMatrix:Row(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Row(0)\__PA ,
        pad => \SwitchMatrix:Row(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SwitchMatrix:Row(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Row(1)\__PA ,
        pad => \SwitchMatrix:Row(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SwitchMatrix:Row(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Row(2)\__PA ,
        pad => \SwitchMatrix:Row(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SwitchMatrix:Col(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Col(0)\__PA ,
        pad => \SwitchMatrix:Col(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SwitchMatrix:Col(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Col(1)\__PA ,
        pad => \SwitchMatrix:Col(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SwitchMatrix:Col(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SwitchMatrix:Col(2)\__PA ,
        pad => \SwitchMatrix:Col(2)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = M0R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M0R(0)__PA ,
        input => Net_470 ,
        pad => M0R(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M1L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M1L(0)__PA ,
        input => Net_494 ,
        pad => M1L(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = buzzer1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => buzzer1(0)__PA ,
        input => Net_48 ,
        pad => buzzer1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = row(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => row(0)__PA ,
        pad => row(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = row(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => row(1)__PA ,
        pad => row(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = row(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => row(2)__PA ,
        pad => row(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = row(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => row(3)__PA ,
        pad => row(3)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_5 => \CapSense:Net_420_ff5\ ,
            ff_div_4 => \CapSense:Net_429_ff4\ ,
            ff_div_7 => Net_506_ff7 ,
            ff_div_8 => Net_420_ff8 ,
            ff_div_9 => Net_50_ff9 ,
            ff_div_10 => Net_64_ff10 ,
            ff_div_1 => \I2C:Net_847_ff1\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_23 ,
            tx => \I2C:tx_wire\ ,
            rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            scl => \I2C:scl_wire\ ,
            sda => \I2C:sda_wire\ ,
            tx_req => Net_26 ,
            rx_req => Net_25 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff4\ ,
            clk2 => \CapSense:Net_420_ff5\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 2
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_0:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_64_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_60 ,
            tr_overflow => Net_59 ,
            tr_compare_match => Net_61 ,
            line_out => Net_62 ,
            line_out_compl => Net_63 ,
            interrupt => Net_58 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_L:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_420_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_75 ,
            tr_overflow => Net_74 ,
            tr_compare_match => Net_76 ,
            line_out => Net_87 ,
            line_out_compl => Net_77 ,
            interrupt => Net_73 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_R:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_506_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_96 ,
            tr_overflow => Net_95 ,
            tr_compare_match => Net_97 ,
            line_out => Net_147 ,
            line_out_compl => Net_98 ,
            interrupt => Net_94 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_50_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_46 ,
            tr_overflow => Net_45 ,
            tr_compare_match => Net_47 ,
            line_out => Net_48 ,
            line_out_compl => Net_49 ,
            interrupt => Net_44 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |            buzzer0(0) | In(Net_62)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          \I2C:sda(0)\ | FB(\I2C:sda_wire\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          \I2C:scl(0)\ | FB(\I2C:scl_wire\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |     \CapSense:Sns(0)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |     \CapSense:Sns(1)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |                M0L(0) | In(Net_446)
     |   1 |     * |      NONE |         CMOS_OUT |                M1R(0) | In(Net_493)
     |   2 |     * |      NONE |         CMOS_OUT |                col(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                col(1) | 
     |   4 |     * |      NONE |         CMOS_OUT |                col(2) | 
     |   5 |     * |      NONE |         CMOS_OUT |                col(3) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   2 |   1 |     * |      NONE |      RES_PULL_UP | \SwitchMatrix:Row(0)\ | 
     |   2 |     * |      NONE |      RES_PULL_UP | \SwitchMatrix:Row(1)\ | 
     |   3 |     * |      NONE |      RES_PULL_UP | \SwitchMatrix:Row(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \SwitchMatrix:Col(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \SwitchMatrix:Col(1)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \SwitchMatrix:Col(2)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                M0R(0) | In(Net_470)
     |   1 |     * |      NONE |         CMOS_OUT |                M1L(0) | In(Net_494)
     |   3 |     * |      NONE |         CMOS_OUT |            buzzer1(0) | In(Net_48)
     |   4 |     * |      NONE |         CMOS_OUT |                row(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                row(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |                row(2) | 
     |   7 |     * |      NONE |         CMOS_OUT |                row(3) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |    \CapSense:Cmod(0)\ | Analog(\CapSense:Net_398\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.670ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TestLCDU8_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.993ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.009ms
API generation phase: Elapsed time ==> 3s.057ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
