
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13020 
WARNING: [Synth 8-2611] redeclaration of ansi port distance is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port flag_en is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port flag_en1 is not allowed [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 406.172 ; gain = 117.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ajxd' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:2]
INFO: [Synth 8-226] default block is never used [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:71]
INFO: [Synth 8-6155] done synthesizing module 'ajxd' (1#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/ajxd.v:2]
WARNING: [Synth 8-350] instance 'i_ajxd' of module 'ajxd' requires 6 connections, but only 5 given [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:56]
INFO: [Synth 8-6157] synthesizing module 'digital_tube' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:1]
	Parameter maxcnt bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digital_tube' (2#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digital_tube.v:1]
INFO: [Synth 8-6157] synthesizing module 'CAM_RECO' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:3]
	Parameter CLOCK_MAIN bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sys_mmcm' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/sys_mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_mmcm' (3#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/sys_mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'i2c_timing_ctrl' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:2]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter DELAY_TOP bound to: 50000 - type: integer 
	Parameter I2C_IDLE bound to: 5'b00000 
	Parameter I2C_WR_START bound to: 5'b00001 
	Parameter I2C_WR_IDADDR bound to: 5'b00010 
	Parameter I2C_WR_ACK1 bound to: 5'b00011 
	Parameter I2C_WR_REGADDR bound to: 5'b00100 
	Parameter I2C_WR_ACK2 bound to: 5'b00101 
	Parameter I2C_WR_REGDATA bound to: 5'b00110 
	Parameter I2C_WR_ACK3 bound to: 5'b00111 
	Parameter I2C_WR_STOP bound to: 5'b01000 
	Parameter I2C_RD_START1 bound to: 5'b01001 
	Parameter I2C_RD_IDADDR1 bound to: 5'b01010 
	Parameter I2C_RD_ACK1 bound to: 5'b01011 
	Parameter I2C_RD_REGADDR bound to: 5'b01100 
	Parameter I2C_RD_ACK2 bound to: 5'b01101 
	Parameter I2C_RD_STOP1 bound to: 5'b01110 
	Parameter I2C_RD_IDLE bound to: 5'b01111 
	Parameter I2C_RD_START2 bound to: 5'b10000 
	Parameter I2C_RD_IDADDR2 bound to: 5'b10001 
	Parameter I2C_RD_ACK3 bound to: 5'b10010 
	Parameter I2C_RD_REGDATA bound to: 5'b10011 
	Parameter I2C_RD_NACK bound to: 5'b10100 
	Parameter I2C_RD_STOP2 bound to: 5'b10101 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:118]
INFO: [Synth 8-6157] synthesizing module 'i2c_OV7670_RGB565_config' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_OV7670_RGB565_config.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i2c_OV7670_RGB565_config' (4#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_OV7670_RGB565_config.v:6]
WARNING: [Synth 8-6014] Unused sequential element i2c_rdata_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:115]
INFO: [Synth 8-6155] done synthesizing module 'i2c_timing_ctrl' (5#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/i2c_timing_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'cmos_capture_RGB565' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/cmos_capture_RGB565.v:2]
	Parameter CMOS_FRAME_WAITCNT bound to: 4'b1010 
	Parameter DELAY_TOP bound to: 48000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmos_capture_RGB565' (6#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Camera_Interface/cmos_capture_RGB565.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/rgb2ycbcr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/rgb2ycbcr.v:1]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (8#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mid_value' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/mid-value.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'matrix3x3' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix3x3.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'line_shift_ram' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/line_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'line_shift_ram' (9#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/line_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matrix3x3' (10#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix3x3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mid_value' (11#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/mid-value.v:2]
INFO: [Synth 8-6157] synthesizing module 'gauss1' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/gauss1.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6155] done synthesizing module 'gauss1' (12#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/gauss1.v:2]
INFO: [Synth 8-6157] synthesizing module 'binarization1' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/binarization1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binarization1' (13#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/binarization1.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_buffer' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/binary_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'binary_buffer' (14#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/binary_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sobel_edge_detector' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'matrix_generate_3x3' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix_generate_3x3.v:2]
	Parameter IMG_HDISP bound to: 9'b101000000 
	Parameter IMG_VDISP bound to: 8'b11110000 
INFO: [Synth 8-6155] done synthesizing module 'matrix_generate_3x3' (15#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/matrix_generate_3x3.v:2]
INFO: [Synth 8-6157] synthesizing module 'cordic_sqrt' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/cordic_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_sqrt' (16#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/cordic_sqrt_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'cordic_sqrt' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:131]
INFO: [Synth 8-6155] done synthesizing module 'sobel_edge_detector' (17#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:2]
INFO: [Synth 8-6157] synthesizing module 'edge_buffer' [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/edge_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'edge_buffer' (18#1) [F:/Study/FPGA/Project/car/car.runs/synth_1/.Xil/Vivado-24496-DESKTOP-0TSH46O/realtime/edge_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Filter_bit' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:1]
WARNING: [Synth 8-5788] Register data_out_reg in module Filter_bit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Filter_bit' (19#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/Filter_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'square_frame' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:2]
INFO: [Synth 8-6155] done synthesizing module 'square_frame' (20#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/square_frame.v:2]
WARNING: [Synth 8-350] instance 'i_square_frame' of module 'square_frame' requires 10 connections, but only 8 given [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:359]
INFO: [Synth 8-6157] synthesizing module 'digital_reco' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:1]
	Parameter FP_1_3 bound to: 6'b010101 
	Parameter FP_2_3 bound to: 6'b101011 
	Parameter FP_2_5 bound to: 6'b011010 
	Parameter FP_3_5 bound to: 6'b100110 
WARNING: [Synth 8-6014] Unused sequential element flag_en2_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:97]
WARNING: [Synth 8-6014] Unused sequential element flag_en3_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:98]
WARNING: [Synth 8-6014] Unused sequential element flag_en4_reg was removed.  [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:99]
INFO: [Synth 8-6155] done synthesizing module 'digital_reco' (21#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/VGA_Interface/VGA.v:1]
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WIGHT bound to: 12'b111111111111 
INFO: [Synth 8-6155] done synthesizing module 'VGA' (22#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/VGA_Interface/VGA.v:1]
INFO: [Synth 8-6157] synthesizing module 'threshold' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/threshold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (23#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/threshold.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CAM_RECO' (24#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/CAM_RECO.v:3]
INFO: [Synth 8-6157] synthesizing module 'car' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:2]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter UP bound to: 8'b01000111 
	Parameter DOWN bound to: 8'b01001011 
	Parameter LEFT bound to: 8'b01001000 
	Parameter RIGHT bound to: 8'b01001010 
	Parameter STOP bound to: 8'b01001001 
INFO: [Synth 8-6157] synthesizing module 'motor' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v:2]
	Parameter SP bound to: 2000 - type: integer 
	Parameter UP bound to: 8'b01000111 
	Parameter DOWN bound to: 8'b01001011 
	Parameter LEFT bound to: 8'b01001000 
	Parameter RIGHT bound to: 8'b01001010 
	Parameter STOP bound to: 8'b01001001 
INFO: [Synth 8-6155] done synthesizing module 'motor' (25#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/motor.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_send.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (26#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_send.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_recv.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (27#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/uart_recv.v:1]
INFO: [Synth 8-6157] synthesizing module 'sr04' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sr04.v:1]
	Parameter INTERVAL bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sr04' (28#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sr04.v:1]
WARNING: [Synth 8-3848] Net uart1_txd in module/entity car does not have driver. [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:8]
INFO: [Synth 8-6155] done synthesizing module 'car' (29#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/car.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (30#1) [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design car has unconnected port uart1_txd
WARNING: [Synth 8-3331] design car has unconnected port uart_rxd
WARNING: [Synth 8-3331] design VGA has unconnected port img[3]
WARNING: [Synth 8-3331] design VGA has unconnected port img[2]
WARNING: [Synth 8-3331] design VGA has unconnected port img[1]
WARNING: [Synth 8-3331] design VGA has unconnected port img[0]
WARNING: [Synth 8-3331] design VGA has unconnected port sobel1
WARNING: [Synth 8-3331] design VGA has unconnected port sobel2
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[0]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 460.035 ; gain = 171.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 460.035 ; gain = 171.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 460.035 ; gain = 171.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/binary_buffer/binary_buffer/binary_buffer_in_context.xdc] for cell 'i_CAM_RECO/binary_buffer_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/binary_buffer/binary_buffer/binary_buffer_in_context.xdc] for cell 'i_CAM_RECO/binary_buffer_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst0'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst0'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst1'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst1'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst0'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst0'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst1'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst1'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/line_shift_ram/line_shift_ram/line_shift_ram_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm/sys_mmcm_in_context.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm/sys_mmcm_in_context.xdc] for cell 'i_CAM_RECO/sys_mmcm_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'i_CAM_RECO/frame_buffer_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'i_CAM_RECO/frame_buffer_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/cordic_sqrt/cordic_sqrt/cordic_sqrt_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/cordic_sqrt_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/cordic_sqrt/cordic_sqrt/cordic_sqrt_in_context.xdc] for cell 'i_CAM_RECO/sobel1_edge_detector_inst/cordic_sqrt_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/cordic_sqrt/cordic_sqrt/cordic_sqrt_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/cordic_sqrt_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/cordic_sqrt/cordic_sqrt/cordic_sqrt_in_context.xdc] for cell 'i_CAM_RECO/sobel2_edge_detector_inst/cordic_sqrt_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/edge_buffer/edge_buffer/edge_buffer_in_context.xdc] for cell 'i_CAM_RECO/edge1_buffer_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/edge_buffer/edge_buffer/edge_buffer_in_context.xdc] for cell 'i_CAM_RECO/edge1_buffer_inst'
Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/edge_buffer/edge_buffer/edge_buffer_in_context.xdc] for cell 'i_CAM_RECO/edge2_buffer_inst'
Finished Parsing XDC File [f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/edge_buffer/edge_buffer/edge_buffer_in_context.xdc] for cell 'i_CAM_RECO/edge2_buffer_inst'
Parsing XDC File [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_sys' already exists, overwriting the previous clock with the same name. [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk_IBUF'. [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc:32]
Finished Parsing XDC File [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Study/FPGA/Project/car/car.srcs/constrs_1/new/Ex_Edge_Detection.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.152 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.152 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 808.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 808.152 ; gain = 519.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 808.152 ; gain = 519.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm/sys_mmcm_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  f:/Study/FPGA/Project/car/car.srcs/sources_1/ip/sys_mmcm/sys_mmcm/sys_mmcm_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/binary_buffer_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/mid_value_inst/matrix3x3_y/line_shift_ram_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/gauss1_inst/matrix3x3_y/line_shift_ram_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/line_shift_ram_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sys_mmcm_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/frame_buffer_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel1_edge_detector_inst/cordic_sqrt_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/sobel2_edge_detector_inst/cordic_sqrt_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/edge1_buffer_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_CAM_RECO/edge2_buffer_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 808.152 ; gain = 519.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btnclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "btn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_20ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btnclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "btn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_timing_ctrl'
INFO: [Synth 8-5546] ROM "i2c_transfer_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_capture_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "i2c_ack3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "i2c_ack2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "i2c_ack1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "i2c_ack" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "delay_2s" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:86]
INFO: [Synth 8-5546] ROM "down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "threshold" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pulse1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pulse4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_cnt_reg_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                I2C_IDLE |                            01001 |                            00000
           I2C_RD_START1 |                            01111 |                            01001
          I2C_RD_IDADDR1 |                            10000 |                            01010
             I2C_RD_ACK1 |                            01110 |                            01011
          I2C_RD_REGADDR |                            00011 |                            01100
             I2C_RD_ACK2 |                            00010 |                            01101
            I2C_RD_STOP1 |                            00000 |                            01110
             I2C_RD_IDLE |                            00001 |                            01111
           I2C_RD_START2 |                            01100 |                            10000
          I2C_RD_IDADDR2 |                            01010 |                            10001
             I2C_RD_ACK3 |                            00110 |                            10010
          I2C_RD_REGDATA |                            00100 |                            10011
             I2C_RD_NACK |                            00101 |                            10100
            I2C_RD_STOP2 |                            10011 |                            10101
            I2C_WR_START |                            01101 |                            00001
           I2C_WR_IDADDR |                            01011 |                            00010
             I2C_WR_ACK1 |                            00111 |                            00011
          I2C_WR_REGADDR |                            01000 |                            00100
             I2C_WR_ACK2 |                            10101 |                            00101
          I2C_WR_REGDATA |                            10100 |                            00110
             I2C_WR_ACK3 |                            10001 |                            00111
             I2C_WR_STOP |                            10010 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_timing_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'digit_id_reg' [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/digit_reco.v:183]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 808.152 ; gain = 519.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   4 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 66    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 4     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 46    
	  23 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  22 Input      5 Bit        Muxes := 3     
	  48 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	  16 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 39    
	  16 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
	  23 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ajxd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module digital_tube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  22 Input      5 Bit        Muxes := 3     
	  48 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 8     
	  23 Input      1 Bit        Muxes := 1     
Module cmos_capture_RGB565 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rgb2ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module matrix3x3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module mid_value 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
	                3 Bit    Registers := 3     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 7     
Module matrix3x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module gauss1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module binarization1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module matrix_generate_3x3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_edge_detector__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 6     
+---Registers : 
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module matrix_generate_3x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_edge_detector 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 6     
+---Registers : 
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Filter_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module square_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module digital_reco 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 10    
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module motor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 8     
Module uart_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
Module uart_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module sr04 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module car 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "i2c_transfer_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_capture_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "delay_2s" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
DSP Report: Generating DSP Gxy_square1, operation Mode is: A*B.
DSP Report: operator Gxy_square1 is absorbed into DSP Gxy_square1.
DSP Report: Generating DSP Gxy_square0, operation Mode is: PCIN+A*B.
DSP Report: operator Gxy_square0 is absorbed into DSP Gxy_square0.
DSP Report: operator Gxy_square1 is absorbed into DSP Gxy_square0.
DSP Report: Generating DSP Gxy_square1, operation Mode is: A*B.
DSP Report: operator Gxy_square1 is absorbed into DSP Gxy_square1.
DSP Report: Generating DSP Gxy_square0, operation Mode is: PCIN+A*B.
DSP Report: operator Gxy_square0 is absorbed into DSP Gxy_square0.
DSP Report: operator Gxy_square1 is absorbed into DSP Gxy_square0.
INFO: [Synth 8-5546] ROM "down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_sync" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP distance0, operation Mode is: A*(B:0x27).
DSP Report: operator distance0 is absorbed into DSP distance0.
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_ajxd/btn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "i_ajxd/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_ajxd/clk_ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_ajxd/btnclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_ajxd/clk_20ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i_digital_tube/divclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port seg[7] driven by constant 0
WARNING: [Synth 8-3331] design car has unconnected port uart1_txd
WARNING: [Synth 8-3331] design car has unconnected port uart_rxd
WARNING: [Synth 8-3331] design VGA has unconnected port img[3]
WARNING: [Synth 8-3331] design VGA has unconnected port img[2]
WARNING: [Synth 8-3331] design VGA has unconnected port img[1]
WARNING: [Synth 8-3331] design VGA has unconnected port img[0]
WARNING: [Synth 8-3331] design VGA has unconnected port sobel1
WARNING: [Synth 8-3331] design VGA has unconnected port sobel2
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cr[0]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[7]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[6]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[5]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[4]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[3]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[2]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[1]
WARNING: [Synth 8-3331] design mid_value has unconnected port per_Cb[0]
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[12]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[7]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m2_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m2_reg[14]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m2_reg[13]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[6]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[5]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[4]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[3]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[2]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[1]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[0]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m1_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m1_reg[14]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m0_reg[0]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m1_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_g_m2_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[0]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[1]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[2]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[3]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[4]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[5]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[6]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m2_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[12]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m1_reg[7]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[13]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[14]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/u_rgb2ycbcr/rgb_r_m0_reg[15]' (FDC) to 'i_CAM_RECO/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_CAM_RECO/u_rgb2ycbcr/\rgb_b_m0_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[14]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[15]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[13]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[12]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[11]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[10]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/u_uart_recv/clk_cnt_reg[9]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[14]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[15]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[13]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[12]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[11]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_uart_send/clk_cnt_reg[10]' (FDC) to 'i_car/i_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_car/i_uart_send/clk_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[0]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[1]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[2]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[3]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[4]' (FDC) to 'i_car/i_motor/pulse4_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[5]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[6]' (FDC) to 'i_car/i_motor/pulse4_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[7]' (FDC) to 'i_car/i_motor/pulse4_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[8]' (FDC) to 'i_car/i_motor/pulse4_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[9]' (FDC) to 'i_car/i_motor/pulse4_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[11]' (FDC) to 'i_car/i_motor/pulse4_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse4_reg[12]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[0]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[1]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[2]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[3]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[4]' (FDC) to 'i_car/i_motor/pulse3_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[5]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[6]' (FDC) to 'i_car/i_motor/pulse3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[7]' (FDC) to 'i_car/i_motor/pulse3_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[8]' (FDC) to 'i_car/i_motor/pulse3_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[9]' (FDC) to 'i_car/i_motor/pulse3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[11]' (FDC) to 'i_car/i_motor/pulse3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse3_reg[12]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[0]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[1]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[2]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[3]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[4]' (FDC) to 'i_car/i_motor/pulse2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[5]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[6]' (FDC) to 'i_car/i_motor/pulse2_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[7]' (FDC) to 'i_car/i_motor/pulse2_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[8]' (FDC) to 'i_car/i_motor/pulse2_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[9]' (FDC) to 'i_car/i_motor/pulse2_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[11]' (FDC) to 'i_car/i_motor/pulse2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse2_reg[12]' (FDC) to 'i_car/i_motor/pulse1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[0]' (FDC) to 'i_car/i_motor/pulse1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[1]' (FDC) to 'i_car/i_motor/pulse1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[2]' (FDC) to 'i_car/i_motor/pulse1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[3]' (FDC) to 'i_car/i_motor/pulse1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[4]' (FDC) to 'i_car/i_motor/pulse1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[5]' (FDC) to 'i_car/i_motor/pulse1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[6]' (FDC) to 'i_car/i_motor/pulse1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[7]' (FDC) to 'i_car/i_motor/pulse1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[8]' (FDC) to 'i_car/i_motor/pulse1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[9]' (FDC) to 'i_car/i_motor/pulse1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_car/i_motor/pulse1_reg[11]' (FDC) to 'i_car/i_motor/pulse1_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_car/i_motor/pulse1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_CAM_RECO/i_threshold/\threshold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_CAM_RECO/i2c_timing_ctrl_inst/\delay_cnt_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/VGA_inst/d_out_reg[0]' (FDC) to 'i_CAM_RECO/VGA_inst/d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/VGA_inst/d_out_reg[1]' (FDC) to 'i_CAM_RECO/VGA_inst/d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/VGA_inst/d_out_reg[2]' (FDC) to 'i_CAM_RECO/VGA_inst/d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/VGA_inst/d_out_reg[3]' (FDC) to 'i_CAM_RECO/VGA_inst/d_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_CAM_RECO/i2c_timing_ctrl_inst/\i2c_config_index_reg_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_CAM_RECO/i2c_timing_ctrl_inst/i_6/\i2c_config_index_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i2c_config_index_reg_rep[7]) is unused and will be removed from module i2c_timing_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 808.152 ; gain = 519.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------+---------------+----------------+
|Module Name              | RTL Object                             | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------+---------------+----------------+
|i2c_OV7670_RGB565_config | LUT_DATA                               | 256x16        | LUT            | 
|i2c_timing_ctrl          | i2c_stream_cnt                         | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_sda_out                            | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_wdata                              | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_stream_cnt                         | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_sda_out                            | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_wdata                              | 32x1          | LUT            | 
|i2c_timing_ctrl          | i2c_OV7670_RGB565_config_inst/LUT_DATA | 256x16        | LUT            | 
+-------------------------+----------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_edge_detector | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_edge_detector | PCIN+A*B    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_edge_detector | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel_edge_detector | PCIN+A*B    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sr04                | A*(B:0x27)  | 22     | 6      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_CAM_RECO/sys_mmcm_inst/clk_out1' to pin 'i_CAM_RECO/sys_mmcm_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_CAM_RECO/sys_mmcm_inst/clk_out2' to pin 'i_CAM_RECO/sys_mmcm_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_CAM_RECO/sys_mmcm_inst/clk_out3' to pin 'i_CAM_RECO/sys_mmcm_inst/bbstub_clk_out3/O'
WARNING: [Synth 8-565] redefining clock 'clk_sys'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 850.664 ; gain = 561.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 917.992 ; gain = 629.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:117]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:117]
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/row3_data_reg[0]' (FDCE) to 'i_CAM_RECO/mid_value_inst/matrix3x3_y/row3_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/row3_data_reg[1]' (FDCE) to 'i_CAM_RECO/mid_value_inst/matrix3x3_y/row3_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/row3_data_reg[2]' (FDCE) to 'i_CAM_RECO/mid_value_inst/matrix3x3_y/row3_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/row3_data_reg[3]' (FDCE) to 'i_CAM_RECO/mid_value_inst/matrix3x3_y/row3_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_CAM_RECO/sobel1_edge_detector_inst/matrix_generate_3x3_inst/row3_data_reg[4]' (FDCE) to 'i_CAM_RECO/mid_value_inst/matrix3x3_y/row3_data_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/Study/FPGA/Project/car/car.srcs/sources_1/new/sobel_edge_detector.v:101]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | i_CAM_RECO/sobel2_edge_detector_inst/per_frame_vsync_r_reg[4] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | i_CAM_RECO/sobel2_edge_detector_inst/per_frame_href_r_reg[4]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | i_CAM_RECO/sobel2_edge_detector_inst/per_frame_clken_r_reg[4] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | i_CAM_RECO/gauss1_inst/matrix3x3_y/per_frame_href_r_reg[0]    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | i_CAM_RECO/mid_value_inst/per_frame_clken_r_reg[2]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | i_CAM_RECO/gauss1_inst/matrix3x3_y/per_frame_vsync_r_reg[1]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |sys_mmcm       |         1|
|2     |frame_buffer   |         1|
|3     |binary_buffer  |         1|
|4     |edge_buffer    |         2|
|5     |line_shift_ram |         8|
|6     |cordic_sqrt    |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |binary_buffer      |     1|
|2     |cordic_sqrt        |     1|
|3     |cordic_sqrt__2     |     1|
|4     |edge_buffer        |     1|
|5     |edge_buffer__2     |     1|
|6     |frame_buffer       |     1|
|7     |line_shift_ram     |     1|
|8     |line_shift_ram__10 |     1|
|9     |line_shift_ram__11 |     1|
|10    |line_shift_ram__12 |     1|
|11    |line_shift_ram__13 |     1|
|12    |line_shift_ram__14 |     1|
|13    |line_shift_ram__8  |     1|
|14    |line_shift_ram__9  |     1|
|15    |sys_mmcm           |     1|
|16    |BUFG               |     2|
|17    |CARRY4             |   401|
|18    |DSP48E1            |     5|
|19    |LUT1               |    58|
|20    |LUT2               |   951|
|21    |LUT3               |   435|
|22    |LUT4               |   884|
|23    |LUT5               |   250|
|24    |LUT6               |   605|
|25    |MUXF7              |    12|
|26    |SRL16E             |     6|
|27    |FDCE               |  1229|
|28    |FDPE               |    28|
|29    |FDRE               |   172|
|30    |LD                 |     4|
|31    |IBUF               |    18|
|32    |IOBUF              |     1|
|33    |OBUF               |    41|
|34    |OBUFT              |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------------+------+
|      |Instance                            |Module                         |Cells |
+------+------------------------------------+-------------------------------+------+
|1     |top                                 |                               |  5216|
|2     |  i_CAM_RECO                        |CAM_RECO                       |  3940|
|3     |    VGA_inst                        |VGA                            |   678|
|4     |    cmos_capture_RGB565_inst        |cmos_capture_RGB565            |   159|
|5     |    gauss1_inst                     |gauss1                         |   274|
|6     |      matrix3x3_y                   |matrix3x3                      |   262|
|7     |    i2c_timing_ctrl_inst            |i2c_timing_ctrl                |   258|
|8     |      i2c_OV7670_RGB565_config_inst |i2c_OV7670_RGB565_config       |    42|
|9     |    i_Filter_bit1                   |Filter_bit                     |     8|
|10    |    i_digital_reco                  |digital_reco                   |   261|
|11    |    i_square_frame                  |square_frame                   |   297|
|12    |    i_threshold                     |threshold                      |    31|
|13    |    mid_value_inst                  |mid_value                      |   897|
|14    |      matrix3x3_y                   |matrix3x3__xdcDup__1           |   507|
|15    |    sobel1_edge_detector_inst       |sobel_edge_detector__xdcDup__1 |   343|
|16    |      matrix_generate_3x3_inst      |matrix_generate_3x3__xdcDup__1 |   118|
|17    |    sobel2_edge_detector_inst       |sobel_edge_detector            |   407|
|18    |      matrix_generate_3x3_inst      |matrix_generate_3x3            |   169|
|19    |    u_binarization                  |binarization1                  |   129|
|20    |    u_rgb2ycbcr                     |rgb2ycbcr                      |   183|
|21    |  i_ajxd                            |ajxd                           |   218|
|22    |  i_car                             |car                            |   803|
|23    |    i_motor                         |motor                          |    89|
|24    |    i_sr04                          |sr04                           |   557|
|25    |    i_uart_send                     |uart_send                      |    59|
|26    |    u_uart_recv                     |uart_recv                      |    79|
|27    |  i_digital_tube                    |digital_tube                   |    66|
+------+------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 939.918 ; gain = 302.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 939.918 ; gain = 650.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 423 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 939.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
293 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 939.918 ; gain = 662.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Study/FPGA/Project/car/car.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 10:28:50 2023...
