<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Memories</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part339.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part341.htm">Next &gt;</a></p><p class="s6" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark462">&zwnj;</a>Chapter - 6: Memories<a name="bookmark538">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_373.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part341.htm">ACX_BRAM72K_FIFO</a><a class="toc1" href="part342.htm">Parameters</a><a class="toc1" href="part343.htm">Ports</a><a class="toc1" href="part344.htm">Read and Write Operations</a><a class="toc2" href="part345.htm">Write Operation</a><a class="toc2" href="part346.htm">Read Operation</a><a class="toc2" href="part349.htm">Timing Diagrams</a><a class="toc1" href="part352.htm">Inference</a><a class="toc1" href="part353.htm">Instantiation Template</a><a class="toc2" href="part354.htm">Verilog</a><a class="toc2" href="part355.htm">VHDL</a><a class="toc0" href="part356.htm">ACX_BRAM72K_SDP</a><a class="toc1" href="part357.htm">Parameters</a><a class="toc1" href="part358.htm">Ports</a><a class="toc1" href="part359.htm">Memory Organization and Data Input/Output Pin Assignments</a><a class="toc2" href="part360.htm">Supported Width Combinations</a><a class="toc2" href="part361.htm">Write Data Port Usage</a><a class="toc1" href="part362.htm">Read and Write Operations</a><a class="toc2" href="part363.htm">Timing Options</a><a class="toc2" href="part364.htm">Read Operation</a><a class="toc2" href="part365.htm">Write Operation</a><a class="toc2" href="part366.htm">Simultaneous Memory Operations</a><a class="toc1" href="part367.htm">Timing Diagrams</a><a class="toc1" href="part368.htm">Memory Initialization</a><a class="toc2" href="part369.htm">Initializing with Parameters</a><a class="toc2" href="part370.htm">Initializing with Memory Initialization File</a><a class="toc1" href="part371.htm">ECC Modes of Operation</a><a class="toc2" href="part372.htm">ECC Encode/Decode Operation Mode</a><a class="toc2" href="part373.htm">ECC Encode-Only Operation Mode</a><a class="toc2" href="part374.htm">ECC Decode-Only Operation Mode</a><a class="toc1" href="part375.htm">Using ACX_BRAM72K_SDP as a Read-Only Memory (ROM)</a><a class="toc1" href="part376.htm">Advanced Modes</a><a class="toc2" href="part377.htm">Remap Mode</a><a class="toc1" href="part378.htm">Inference</a><a class="toc2" href="part379.htm">Verilog</a><a class="toc2" href="part380.htm">Example Template</a><a class="toc1" href="part381.htm">Instantiation Template</a><a class="toc2" href="part382.htm">Verilog</a><a class="toc2" href="part383.htm">VHDL</a><a class="toc0" href="part384.htm">ACX_LRAM2K_FIFO</a><a class="toc1" href="part385.htm">Parameters</a><a class="toc1" href="part386.htm">Ports</a><a class="toc1" href="part387.htm">Read and Write Operations</a><a class="toc2" href="part388.htm">Write Operation</a><a class="toc2" href="part389.htm">Read Operation</a><a class="toc2" href="part392.htm">Timing Diagrams</a><a class="toc1" href="part395.htm">Inference</a><a class="toc1" href="part396.htm">Instantiation Templates</a><a class="toc2" href="part397.htm">Verilog</a><a class="toc2" href="part398.htm">VHDL</a><a class="toc0" href="part399.htm">ACX_LRAM2K_SDP</a><a class="toc1" href="part400.htm">Parameters</a><a class="toc1" href="part401.htm">Ports</a><a class="toc1" href="part402.htm">Memory Organization and Data Input/Output Pin Assignments</a><a class="toc1" href="part403.htm">Read and Write Operations</a><a class="toc2" href="part404.htm">Timing Options</a><a class="toc2" href="part405.htm">Read Operation</a><a class="toc2" href="part406.htm">Write Operation</a><a class="toc2" href="part407.htm">Simultaneous Memory Operations</a><a class="toc1" href="part408.htm">Memory Initialization</a><a class="toc2" href="part409.htm">Initializing with Parameters</a><a class="toc2" href="part410.htm">Initializing with Memory Initialization File</a><a class="toc1" href="part411.htm">Using ACX_LRAM2K_SDP as a Read-Only Memory (ROM)</a><a class="toc1" href="part412.htm">Inference</a><a class="toc1" href="part413.htm">Instantiation Templates</a><a class="toc2" href="part414.htm">Verilog</a><a class="toc2" href="part415.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part339.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part341.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
