Analysis & Synthesis report for top
Mon Sep 13 21:03:11 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|sdram_core:sdram_core_m0|state
 12. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
 13. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
 14. State Machine - |top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state
 15. State Machine - |top|i2c_dri:u_i2c_dr_m3|cur_state
 16. State Machine - |top|i2c_dri:u_i2c_dr_m2|cur_state
 17. State Machine - |top|i2c_dri:u_i2c_dr_m1|cur_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2
 27. Source assignments for mark_2:mark_rightside
 28. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
 29. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
 30. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
 31. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
 32. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
 33. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
 34. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
 35. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 36. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 37. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
 38. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
 39. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 40. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 41. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
 42. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
 43. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
 44. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
 45. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
 46. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
 47. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
 48. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 49. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 50. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
 51. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
 52. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 53. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 54. Source assignments for sld_signaltap:auto_signaltap_0
 55. Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 56. Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 57. Source assignments for mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 58. Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 59. Source assignments for mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 60. Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 61. Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 62. Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 63. Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 64. Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 65. Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated
 66. Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 67. Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 68. Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 69. Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 70. Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 71. Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 72. Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 73. Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 74. Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 75. Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 76. Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 77. Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 78. Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 79. Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 80. Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated
 81. Source assignments for MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|altsyncram_c2b1:altsyncram2
 82. Parameter Settings for User Entity Instance: Top-level Entity: |top
 83. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0
 84. Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: sys_pll_2:sys_pll_m1|altpll:altpll_component
 86. Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m1
 87. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m1
 88. Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m2
 89. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m2
 90. Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m3
 91. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m3
 92. Parameter Settings for User Entity Instance: cmos_capture_raw_gray:cmos_capture_raw_gray
 93. Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888
 94. Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit
 95. Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit
 96. Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component
 97. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0
 98. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0
 99. Parameter Settings for User Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0
100. Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0
101. Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
102. Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
103. Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
104. Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
105. Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0
106. Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
107. Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
108. Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
109. Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
110. Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0
111. Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
112. Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
113. Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
114. Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
115. Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0
116. Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
117. Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
118. Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
119. Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
120. Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1
121. Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1
122. Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1
123. Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
124. Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
125. Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2
126. Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1
127. Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1
128. Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
129. Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
130. Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3
131. Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1
132. Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1
133. Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
134. Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
135. Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3
136. Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1
137. Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1
138. Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
139. Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
140. Parameter Settings for User Entity Instance: mark:mark_scale
141. Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11
142. Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1
143. Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1
144. Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
145. Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
146. Parameter Settings for User Entity Instance: mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0
147. Parameter Settings for User Entity Instance: mark_2:mark_rightside
148. Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11
149. Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1
150. Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1
151. Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
152. Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
153. Parameter Settings for User Entity Instance: mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0
154. Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0
155. Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0
156. Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0
157. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0
158. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
159. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
160. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
161. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
162. Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0
163. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
164. Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
165. Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
166. Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
167. Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
168. Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
169. Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
170. Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
171. Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
172. Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
173. Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
174. Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
175. Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
176. Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
177. Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
178. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
179. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
180. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
181. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
182. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
183. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
184. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
185. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
186. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
187. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0
188. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0
189. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0
190. Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0
191. Parameter Settings for Inferred Entity Instance: mark:mark_scale|lpm_mult:Mult0
192. Parameter Settings for Inferred Entity Instance: mark:mark_scale|lpm_divide:Div0
193. Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|lpm_mult:Mult0
194. Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|lpm_divide:Div0
195. Parameter Settings for Inferred Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2
196. Parameter Settings for Inferred Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0
197. altpll Parameter Settings by Entity Instance
198. altshift_taps Parameter Settings by Entity Instance
199. dcfifo Parameter Settings by Entity Instance
200. altsyncram Parameter Settings by Entity Instance
201. lpm_mult Parameter Settings by Entity Instance
202. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:read_buf"
203. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf"
204. Port Connectivity Checks: "frame_read_write:frame_read_write_m0"
205. Port Connectivity Checks: "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0"
206. Port Connectivity Checks: "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0"
207. Port Connectivity Checks: "mark_2:mark_rightside|seg:seg_mark_m2"
208. Port Connectivity Checks: "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11"
209. Port Connectivity Checks: "mark_2:mark_rightside"
210. Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0"
211. Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m1"
212. Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m0"
213. Port Connectivity Checks: "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11"
214. Port Connectivity Checks: "dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3"
215. Port Connectivity Checks: "dilate:dilate_m0"
216. Port Connectivity Checks: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"
217. Port Connectivity Checks: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2"
218. Port Connectivity Checks: "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1"
219. Port Connectivity Checks: "sobel:sobel_m0"
220. Port Connectivity Checks: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"
221. Port Connectivity Checks: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0"
222. Port Connectivity Checks: "rgb_to_ycbcr:rgb_to_ycbcr_m0"
223. Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0"
224. Port Connectivity Checks: "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit"
225. Port Connectivity Checks: "RAW8_RGB888:u_RAW8_RGB888"
226. Port Connectivity Checks: "cmos_capture_raw_gray:cmos_capture_raw_gray"
227. Port Connectivity Checks: "i2c_dri:u_i2c_dr_m3"
228. Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m3"
229. Port Connectivity Checks: "i2c_dri:u_i2c_dr_m2"
230. Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m2"
231. Port Connectivity Checks: "i2c_dri:u_i2c_dr_m1"
232. Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m1"
233. Port Connectivity Checks: "sys_pll_2:sys_pll_m1"
234. Port Connectivity Checks: "ax_debounce:ax_debounce_m0"
235. Signal Tap Logic Analyzer Settings
236. Post-Synthesis Netlist Statistics for Top Partition
237. Elapsed Time Per Partition
238. Connections to In-System Debugging Instance "auto_signaltap_0"
239. Analysis & Synthesis Messages
240. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 13 21:03:11 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,236                                           ;
;     Total combinational functions  ; 6,816                                           ;
;     Dedicated logic registers      ; 4,219                                           ;
; Total registers                    ; 4219                                            ;
; Total pins                         ; 126                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 117,374                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; src/scale/mark_2.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v                                                 ;             ;
; src/scale/buzzer/buzzer_pwm_test.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v                                 ;             ;
; src/scale/buzzer/ax_pwm.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/ax_pwm.v                                          ;             ;
; src/scale/seg_scan.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_scan.v                                               ;             ;
; src/scale/seg_decoder.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_decoder.v                                            ;             ;
; src/scale/seg.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v                                                    ;             ;
; src/scale/mark.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v                                                   ;             ;
; src/scale/BCD.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v                                                    ;             ;
; src/ax_debounce.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v                                                  ;             ;
; src/ip_core/afifo_16_512.v                                         ; yes             ; User Wizard-Generated File                            ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v                                         ;             ;
; src/sobel/sobel.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/sobel.v                                                  ;             ;
; src/sobel/linebuffer_Wapper.vhd                                    ; yes             ; User VHDL File                                        ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd                                    ;             ;
; src/sobel/ImageXlib_utils.vhd                                      ; yes             ; User VHDL File                                        ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd                                      ;             ;
; src/sobel/ImageXlib_arch.vhd                                       ; yes             ; User VHDL File                                        ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd                                       ;             ;
; src/rgb_to_ycbcr.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v                                                 ;             ;
; src/video_define.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_define.v                                                 ;             ;
; src/frame_read_write.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v                                             ;             ;
; src/ip_core/sys_pll.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v                                              ;             ;
; src/video_timing_data.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v                                            ;             ;
; src/top.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v                                                          ;             ;
; src/frame_fifo_write.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_write.v                                             ;             ;
; src/frame_fifo_read.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_read.v                                              ;             ;
; src/color_bar.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v                                                    ;             ;
; src/cmos_write_req_gen.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_write_req_gen.v                                           ;             ;
; src/sdram/sdram_core.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v                                             ;             ;
; src/MedianSeletor.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v                                                ;             ;
; src/erode.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v                                                        ;             ;
; src/dilate.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/dilate.v                                                       ;             ;
; src/ar0135/RAW8_RGB888.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v                                           ;             ;
; src/ar0135/Matrix_Generate_3X3_8Bit.v                              ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v                              ;             ;
; src/ar0135/Line_Shift_RAM_8Bit.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v                                   ;             ;
; src/sys_pll_2.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v                                                    ;             ;
; src/mt9v034/cmos_capture_raw_gray.v                                ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/cmos_capture_raw_gray.v                                ;             ;
; src/mt9v034/i2c_cfg.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_cfg.v                                              ;             ;
; src/mt9v034/i2c_dri.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                 ;             ;
; db/sys_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v                                                ;             ;
; db/sys_pll_2_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v                                              ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;             ;
; db/shift_taps_7rv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf                                              ;             ;
; db/altsyncram_pja1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf                                             ;             ;
; db/cntr_3uf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_3uf.tdf                                                    ;             ;
; db/cmpr_7ic.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_7ic.tdf                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                 ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                               ;             ;
; db/dcfifo_7ql1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf                                                 ;             ;
; db/a_gray2bin_6ib.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_gray2bin_6ib.tdf                                              ;             ;
; db/a_graycounter_577.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_577.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_ov61.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_ov61.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_n76.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_n76.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; db/altsyncram_5524.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_5524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;             ;
; db/cntr_ugi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_ugi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_rgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_rgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sldc992db61/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; db/altsyncram_s7l1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf                                             ;             ;
; db/top.ram0_dp_bram_69f25fdc.hdl.mif                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif                               ;             ;
; db/altsyncram_8al1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_8al1.tdf                                             ;             ;
; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif                               ;             ;
; db/shift_taps_ikm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_ikm.tdf                                              ;             ;
; db/altsyncram_c2b1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_c2b1.tdf                                             ;             ;
; db/cntr_2rf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_2rf.tdf                                                    ;             ;
; db/cntr_oah.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_oah.tdf                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                                      ;             ;
; db/mult_aft.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_aft.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_5jm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_5jm.tdf                                              ;             ;
; db/sign_div_unsign_tlh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_tlh.tdf                                         ;             ;
; db/alt_u_div_e7f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_e7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_8pc.tdf                                                 ;             ;
; db/mult_dft.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_dft.tdf                                                    ;             ;
; db/lpm_divide_hkm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_hkm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_6af.tdf                                               ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                      ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                       ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                      ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                       ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                      ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                    ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                  ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                      ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                   ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc                                                                       ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc                                                                      ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                           ;             ;
; db/add_sub_lgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_lgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                      ;             ;
; db/add_sub_jgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_jgh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,236                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 6816                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 2289                                                                                          ;
;     -- 3 input functions                    ; 3011                                                                                          ;
;     -- <=2 input functions                  ; 1516                                                                                          ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 4156                                                                                          ;
;     -- arithmetic mode                      ; 2660                                                                                          ;
;                                             ;                                                                                               ;
; Total registers                             ; 4219                                                                                          ;
;     -- Dedicated logic registers            ; 4219                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 126                                                                                           ;
; Total memory bits                           ; 117374                                                                                        ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 2                                                                                             ;
;     -- PLLs                                 ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; sys_pll_2:sys_pll_m1|altpll:altpll_component|sys_pll_2_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2846                                                                                          ;
; Total fan-out                               ; 39008                                                                                         ;
; Average fan-out                             ; 3.38                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 6816 (58)           ; 4219 (6)                  ; 117374      ; 8            ; 0       ; 4         ; 126  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |MedianSeletor:median_m0|                                                                                                            ; 577 (484)           ; 363 (184)                 ; 15486       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0                                                                                                                                                                                                                                                                                                                    ; MedianSeletor                     ; work         ;
;       |altshift_taps:hs_buf_rtl_0|                                                                                                      ; 22 (0)              ; 13 (0)                    ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0                                                                                                                                                                                                                                                                                         ; altshift_taps                     ; work         ;
;          |shift_taps_ikm:auto_generated|                                                                                                ; 22 (0)              ; 13 (1)                    ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated                                                                                                                                                                                                                                                           ; shift_taps_ikm                    ; work         ;
;             |altsyncram_c2b1:altsyncram2|                                                                                               ; 0 (0)               ; 0 (0)                     ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|altsyncram_c2b1:altsyncram2                                                                                                                                                                                                                               ; altsyncram_c2b1                   ; work         ;
;             |cntr_2rf:cntr1|                                                                                                            ; 15 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|cntr_2rf:cntr1                                                                                                                                                                                                                                            ; cntr_2rf                          ; work         ;
;                |cmpr_sgc:cmpr6|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|cntr_2rf:cntr1|cmpr_sgc:cmpr6                                                                                                                                                                                                                             ; cmpr_sgc                          ; work         ;
;             |cntr_oah:cntr3|                                                                                                            ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|cntr_oah:cntr3                                                                                                                                                                                                                                            ; cntr_oah                          ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m0|                                                                                          ; 71 (0)              ; 166 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0                                                                                                                                                                                                                                                                             ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 71 (26)             ; 166 (31)                  ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1                                                                                                                                                                                                                                                              ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;    |MedianSeletor:median_m1|                                                                                                            ; 555 (484)           ; 361 (185)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1                                                                                                                                                                                                                                                                                                                    ; MedianSeletor                     ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m0|                                                                                          ; 71 (0)              ; 176 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0                                                                                                                                                                                                                                                                             ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 71 (26)             ; 176 (41)                  ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1                                                                                                                                                                                                                                                              ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;    |MedianSeletor:median_m2|                                                                                                            ; 555 (484)           ; 361 (185)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2                                                                                                                                                                                                                                                                                                                    ; MedianSeletor                     ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m0|                                                                                          ; 71 (0)              ; 176 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0                                                                                                                                                                                                                                                                             ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 71 (26)             ; 176 (41)                  ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1                                                                                                                                                                                                                                                              ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;    |MedianSeletor:median_m3|                                                                                                            ; 555 (484)           ; 361 (185)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3                                                                                                                                                                                                                                                                                                                    ; MedianSeletor                     ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m0|                                                                                          ; 71 (0)              ; 176 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0                                                                                                                                                                                                                                                                             ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 71 (26)             ; 176 (41)                  ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1                                                                                                                                                                                                                                                              ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                             ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                   ; altsyncram_s7l1                   ; work         ;
;    |RAW8_RGB888:u_RAW8_RGB888|                                                                                                          ; 0 (0)               ; 4 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RAW8_RGB888:u_RAW8_RGB888                                                                                                                                                                                                                                                                                                                  ; RAW8_RGB888                       ; work         ;
;       |Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit                                                                                                                                                                                                                                                              ; Matrix_Generate_3X3_8Bit          ; work         ;
;    |ax_debounce:ax_debounce_m0|                                                                                                         ; 80 (80)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ax_debounce:ax_debounce_m0                                                                                                                                                                                                                                                                                                                 ; ax_debounce                       ; work         ;
;    |cmos_capture_raw_gray:cmos_capture_raw_gray|                                                                                        ; 25 (25)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_capture_raw_gray:cmos_capture_raw_gray                                                                                                                                                                                                                                                                                                ; cmos_capture_raw_gray             ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|                                                                                           ; 4 (4)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                                                                                                                                                                                                   ; cmos_write_req_gen                ; work         ;
;    |dilate:dilate_m1|                                                                                                                   ; 54 (4)              ; 126 (20)                  ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1                                                                                                                                                                                                                                                                                                                           ; dilate                            ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m3|                                                                                          ; 50 (0)              ; 106 (0)                   ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3                                                                                                                                                                                                                                                                                    ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 50 (26)             ; 106 (34)                  ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1                                                                                                                                                                                                                                                                     ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                          ; altsyncram_8al1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                          ; altsyncram_8al1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                                          ; altsyncram_8al1                   ; work         ;
;    |erode:erode_m0|                                                                                                                     ; 54 (4)              ; 126 (20)                  ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0                                                                                                                                                                                                                                                                                                                             ; erode                             ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m2|                                                                                          ; 50 (0)              ; 106 (0)                   ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2                                                                                                                                                                                                                                                                                      ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 50 (26)             ; 106 (34)                  ; 1920        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1                                                                                                                                                                                                                                                                       ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                            ; altsyncram_8al1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                            ; altsyncram_8al1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                                            ; altsyncram_8al1                   ; work         ;
;    |frame_read_write:frame_read_write_m0|                                                                                               ; 336 (0)             ; 334 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0                                                                                                                                                                                                                                                                                                       ; frame_read_write                  ; work         ;
;       |afifo_16_512:read_buf|                                                                                                           ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf                                                                                                                                                                                                                                                                                 ; afifo_16_512                      ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;             |dcfifo_7ql1:auto_generated|                                                                                                ; 82 (14)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated                                                                                                                                                                                                                              ; dcfifo_7ql1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                  ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                  ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                   ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                             ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                   ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                             ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ov61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram                                                                                                                                                                                                     ; altsyncram_ov61                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                     ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                      ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |afifo_16_512:write_buf|                                                                                                          ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf                                                                                                                                                                                                                                                                                ; afifo_16_512                      ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_7ql1:auto_generated|                                                                                                ; 84 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated                                                                                                                                                                                                                             ; dcfifo_7ql1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                             ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                             ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                 ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                 ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                  ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                            ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                  ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                            ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ov61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram                                                                                                                                                                                                    ; altsyncram_ov61                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                    ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                     ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|                                                                                              ; 85 (85)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                                                                                                                                                                                                    ; frame_fifo_read                   ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|                                                                                            ; 85 (85)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                                                                                                                                                                                                  ; frame_fifo_write                  ; work         ;
;    |i2c_cfg:u_i2c_cfg_m1|                                                                                                               ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_cfg:u_i2c_cfg_m1                                                                                                                                                                                                                                                                                                                       ; i2c_cfg                           ; work         ;
;    |i2c_cfg:u_i2c_cfg_m2|                                                                                                               ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_cfg:u_i2c_cfg_m2                                                                                                                                                                                                                                                                                                                       ; i2c_cfg                           ; work         ;
;    |i2c_cfg:u_i2c_cfg_m3|                                                                                                               ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_cfg:u_i2c_cfg_m3                                                                                                                                                                                                                                                                                                                       ; i2c_cfg                           ; work         ;
;    |i2c_dri:u_i2c_dr_m1|                                                                                                                ; 80 (80)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_dri:u_i2c_dr_m1                                                                                                                                                                                                                                                                                                                        ; i2c_dri                           ; work         ;
;    |i2c_dri:u_i2c_dr_m2|                                                                                                                ; 69 (69)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_dri:u_i2c_dr_m2                                                                                                                                                                                                                                                                                                                        ; i2c_dri                           ; work         ;
;    |i2c_dri:u_i2c_dr_m3|                                                                                                                ; 72 (72)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_dri:u_i2c_dr_m3                                                                                                                                                                                                                                                                                                                        ; i2c_dri                           ; work         ;
;    |mark:mark_scale|                                                                                                                    ; 896 (104)           ; 257 (65)                  ; 13440       ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark:mark_scale                                                                                                                                                                                                                                                                                                                            ; mark                              ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m11|                                                                                         ; 42 (0)              ; 143 (0)                   ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11                                                                                                                                                                                                                                                                                    ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 42 (0)              ; 143 (17)                  ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1                                                                                                                                                                                                                                                                     ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 14 (14)             ; 42 (42)                   ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                          ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 14 (14)             ; 42 (42)                   ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                          ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 14 (14)             ; 42 (42)                   ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                                    ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4480        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                          ; altsyncram_s7l1                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 557 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|lpm_divide:Div0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                                                ; 557 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_5jm                    ; work         ;
;             |sign_div_unsign_tlh:divider|                                                                                               ; 557 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_tlh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 557 (557)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                            ; alt_u_div_e7f                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark:mark_scale|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |mult_aft:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark:mark_scale|lpm_mult:Mult0|mult_aft:auto_generated                                                                                                                                                                                                                                                                                     ; mult_aft                          ; work         ;
;       |seg:seg_mark_m0|                                                                                                                 ; 179 (0)             ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0                                                                                                                                                                                                                                                                                                            ; seg                               ; work         ;
;          |BCD:BCD_m0|                                                                                                                   ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0                                                                                                                                                                                                                                                                                                 ; BCD                               ; work         ;
;          |seg_decoder:seg_decoder_m3|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m3                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;          |seg_decoder:seg_decoder_m4|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m4                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;          |seg_decoder:seg_decoder_m5|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m5                                                                                                                                                                                                                                                                                 ; seg_decoder                       ; work         ;
;          |seg_scan:seg_scan_m0|                                                                                                         ; 83 (83)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0                                                                                                                                                                                                                                                                                       ; seg_scan                          ; work         ;
;    |mark_2:mark_rightside|                                                                                                              ; 1585 (273)          ; 219 (87)                  ; 1280        ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark_2:mark_rightside                                                                                                                                                                                                                                                                                                                      ; mark_2                            ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m11|                                                                                         ; 42 (0)              ; 83 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11                                                                                                                                                                                                                                                                              ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 42 (26)             ; 83 (35)                   ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1                                                                                                                                                                                                                                                               ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                              ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                    ; altsyncram_8al1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 8 (8)               ; 24 (24)                   ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                              ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                   |altsyncram_8al1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated                                                                                                                                                                                    ; altsyncram_8al1                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 1064 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_divide:Div0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_hkm:auto_generated|                                                                                                ; 1064 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_hkm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 1064 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 1064 (1063)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                ; add_sub_8pc                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |mult_dft:auto_generated|                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|mark_2:mark_rightside|lpm_mult:Mult0|mult_dft:auto_generated                                                                                                                                                                                                                                                                               ; mult_dft                          ; work         ;
;       |seg:seg_mark_m2|                                                                                                                 ; 192 (0)             ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2                                                                                                                                                                                                                                                                                                      ; seg                               ; work         ;
;          |BCD:BCD_m0|                                                                                                                   ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2|BCD:BCD_m0                                                                                                                                                                                                                                                                                           ; BCD                               ; work         ;
;          |seg_decoder:seg_decoder_m3|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m3                                                                                                                                                                                                                                                                           ; seg_decoder                       ; work         ;
;          |seg_decoder:seg_decoder_m4|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m4                                                                                                                                                                                                                                                                           ; seg_decoder                       ; work         ;
;          |seg_decoder:seg_decoder_m5|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m5                                                                                                                                                                                                                                                                           ; seg_decoder                       ; work         ;
;          |seg_scan:seg_scan_m0|                                                                                                         ; 94 (94)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0                                                                                                                                                                                                                                                                                 ; seg_scan                          ; work         ;
;    |rgb_to_ycbcr:rgb_to_ycbcr_m0|                                                                                                       ; 89 (65)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_to_ycbcr:rgb_to_ycbcr_m0                                                                                                                                                                                                                                                                                                               ; rgb_to_ycbcr                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                             ; multcore                          ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                             ; multcore                          ; work         ;
;    |sdram_core:sdram_core_m0|                                                                                                           ; 155 (155)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_core:sdram_core_m0                                                                                                                                                                                                                                                                                                                   ; sdram_core                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 132 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 131 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 131 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (91)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 435 (2)             ; 789 (86)                  ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 433 (0)             ; 703 (0)                   ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 433 (88)            ; 703 (246)                 ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_5524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5504        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5524:auto_generated                                                                                                                                                 ; altsyncram_5524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 102 (1)             ; 231 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 86 (0)              ; 215 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 129 (129)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 86 (0)              ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 106 (9)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ugi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ugi:auto_generated                                                             ; cntr_ugi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_rgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_rgi:auto_generated                                                                            ; cntr_rgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sobel:sobel_m0|                                                                                                                     ; 220 (149)           ; 329 (153)                 ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0                                                                                                                                                                                                                                                                                                                             ; sobel                             ; work         ;
;       |linebuffer_Wapper:linebuffer_Wapper_m1|                                                                                          ; 71 (0)              ; 176 (0)                   ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1                                                                                                                                                                                                                                                                                      ; linebuffer_Wapper                 ; work         ;
;          |linebuffer:lb1|                                                                                                               ; 71 (26)             ; 176 (41)                  ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1                                                                                                                                                                                                                                                                       ; linebuffer                        ; work         ;
;             |dp_bram:\mem_array_wr:1:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                            ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:\mem_array_wr:2:linebufn|                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                            ; altsyncram_s7l1                   ; work         ;
;             |dp_bram:linebuf1|                                                                                                          ; 15 (15)             ; 45 (45)                   ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1                                                                                                                                                                                                                                                      ; dp_bram                           ; work         ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_s7l1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated                                                                                                                                                                                            ; altsyncram_s7l1                   ; work         ;
;    |sys_pll:sys_pll_m0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0                                                                                                                                                                                                                                                                                                                         ; sys_pll                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |sys_pll_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                                                                                                                                                                                                   ; sys_pll_altpll                    ; work         ;
;    |sys_pll_2:sys_pll_m1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll_2:sys_pll_m1                                                                                                                                                                                                                                                                                                                       ; sys_pll_2                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll_2:sys_pll_m1|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; altpll                            ; work         ;
;          |sys_pll_2_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll_2:sys_pll_m1|altpll:altpll_component|sys_pll_2_altpll:auto_generated                                                                                                                                                                                                                                                               ; sys_pll_2_altpll                  ; work         ;
;    |video_timing_data:video_timing_data_m0|                                                                                             ; 155 (17)            ; 102 (23)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0                                                                                                                                                                                                                                                                                                     ; video_timing_data                 ; work         ;
;       |color_bar:color_bar_m0|                                                                                                          ; 138 (138)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0                                                                                                                                                                                                                                                                              ; color_bar                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|altsyncram_c2b1:altsyncram2|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 63           ; 2            ; 63           ; 2            ; 126  ; None                                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                 ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                 ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640  ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 43           ; 128          ; 43           ; 5504 ; None                                 ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120 ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|sys_pll_2:sys_pll_m1                                                                                                                                                                                                                                                ; src/sys_pll_2.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_core:sdram_core_m0|state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; state.S_TRFC ; state.S_AR ; state.S_TRP ; state.S_PRE ; state.S_TWR ; state.S_WD ; state.S_WRITE ; state.S_RD ; state.S_CL ; state.S_READ ; state.S_TRCD ; state.S_ACTIVE ; state.S_IDLE ; state.S_INIT_DONE ; state.S_INIT_TMRD ; state.S_INIT_MRS ; state.S_INIT_TRF2 ; state.S_INIT_AR2 ; state.S_INIT_TRF1 ; state.S_INIT_AR1 ; state.S_INIT_TRP ; state.S_INIT_PRE ; state.S_INIT_NOP ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; state.S_INIT_NOP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; state.S_INIT_PRE  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; state.S_INIT_TRP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; state.S_INIT_AR1  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF1 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_AR2  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF2 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_MRS  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TMRD ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_DONE ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_IDLE      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 1            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_ACTIVE    ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 1              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRCD      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 1            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_READ      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 1            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_CL        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 1          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 1          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WRITE     ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 1             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 1          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TWR       ; 0            ; 0          ; 0           ; 0           ; 1           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_PRE       ; 0            ; 0          ; 0           ; 1           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRP       ; 0            ; 0          ; 1           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_AR        ; 0            ; 1          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRFC      ; 1            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state                                   ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; Name                   ; state.S_END ; state.S_READ_BURST_END ; state.S_READ_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; state.S_IDLE           ; 0           ; 0                      ; 0                  ; 0                  ; 0           ; 0            ;
; state.S_ACK            ; 0           ; 0                      ; 0                  ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO     ; 0           ; 0                      ; 0                  ; 1                  ; 0           ; 1            ;
; state.S_READ_BURST     ; 0           ; 0                      ; 1                  ; 0                  ; 0           ; 1            ;
; state.S_READ_BURST_END ; 0           ; 1                      ; 0                  ; 0                  ; 0           ; 1            ;
; state.S_END            ; 1           ; 0                      ; 0                  ; 0                  ; 0           ; 1            ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state                                    ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; Name                    ; state.S_END ; state.S_WRITE_BURST_END ; state.S_WRITE_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; state.S_IDLE            ; 0           ; 0                       ; 0                   ; 0                  ; 0           ; 0            ;
; state.S_ACK             ; 0           ; 0                       ; 0                   ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO      ; 0           ; 0                       ; 0                   ; 1                  ; 0           ; 1            ;
; state.S_WRITE_BURST     ; 0           ; 0                       ; 1                   ; 0                  ; 0           ; 1            ;
; state.S_WRITE_BURST_END ; 0           ; 1                       ; 0                   ; 0                  ; 0           ; 1            ;
; state.S_END             ; 1           ; 0                       ; 0                   ; 0                  ; 0           ; 1            ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state ;
+--------------+----------------------------------------------------------------------+
; Name         ; state.BUZZER                                                         ;
+--------------+----------------------------------------------------------------------+
; state.IDLE   ; 0                                                                    ;
; state.BUZZER ; 1                                                                    ;
+--------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_dri:u_i2c_dr_m3|cur_state                                                                                                                                                                                ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; Name                    ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr_8 ; cur_state.st_data_wr_16 ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle       ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8      ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_16 ; 0                 ; 0                    ; 0                    ; 0                      ; 1                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_8  ; 0                 ; 0                    ; 0                    ; 1                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd    ; 0                 ; 0                    ; 1                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd    ; 0                 ; 1                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop       ; 1                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_dri:u_i2c_dr_m2|cur_state                                                                                                                                                                                ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; Name                    ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr_8 ; cur_state.st_data_wr_16 ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle       ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8      ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_16 ; 0                 ; 0                    ; 0                    ; 0                      ; 1                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_8  ; 0                 ; 0                    ; 0                    ; 1                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd    ; 0                 ; 0                    ; 1                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd    ; 0                 ; 1                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop       ; 1                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_dri:u_i2c_dr_m1|cur_state                                                                                                                                                                                ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; Name                    ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr_8 ; cur_state.st_data_wr_16 ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle       ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16     ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8      ; 0                 ; 0                    ; 0                    ; 0                      ; 0                       ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_16 ; 0                 ; 0                    ; 0                    ; 0                      ; 1                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr_8  ; 0                 ; 0                    ; 0                    ; 1                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd    ; 0                 ; 0                    ; 1                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd    ; 0                 ; 1                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop       ; 1                 ; 0                    ; 0                    ; 0                      ; 0                       ; 0                  ; 0                   ; 0                   ; 1                 ;
+-------------------------+-------------------+----------------------+----------------------+------------------------+-------------------------+--------------------+---------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mark_2:mark_rightside|num_1[4]                                                                                                                                             ; yes                                                              ; yes                                        ;
; mark_2:mark_rightside|num_1[3]                                                                                                                                             ; yes                                                              ; yes                                        ;
; mark_2:mark_rightside|num_1[2]                                                                                                                                             ; yes                                                              ; yes                                        ;
; mark_2:mark_rightside|num_1[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; mark_2:mark_rightside|num_1[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 85                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0..11,14,16,17,19..23]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0..11,14,16,17,19..23]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[0..7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0..11,14,16,17,19..23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0..11,14,16,17,19..23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[0..7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                           ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                           ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                           ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                           ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                           ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0..2]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[14..17]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[16,17]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[0..6,12..17]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[0..6]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|row3_data[0..7]                                                                                                                                    ; Lost fanout                                                                                                      ;
; RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0..9] ; Lost fanout                                                                                                      ;
; cmos_capture_raw_gray:cmos_capture_raw_gray|cmos_data_r0[0,1]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; cmos_capture_raw_gray:cmos_capture_raw_gray|cmos_data_r1[0,1]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0..11,14,16,17,19..23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0..7,9]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0..11,14,16,17,19..23]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1..7,9]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|wr_flag                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|addr_t[8..15]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[3..7]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[0..4,10..15]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|wr_flag                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|addr_t[8..15]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[3..7]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[0..4,10..15]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|wr_flag                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|addr_t[8..15]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[3..7]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[0..4,10..15]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|data_wr_t[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|addr_t[3..7]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|data_wr_t[1..4,10..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|data_wr_t[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|addr_t[3..7]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|data_wr_t[1..4,10..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|data_wr_t[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|addr_t[3..7]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|data_wr_t[1..4,10..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                      ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                      ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                     ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                     ; Lost fanout                                                                                                      ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[17]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[13..17]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; mark_2:mark_rightside|vga_data[11..14]                                                                                                                                                                                           ; Merged with mark_2:mark_rightside|vga_data[15]                                                                   ;
; mark_2:mark_rightside|vga_data[5..9]                                                                                                                                                                                             ; Merged with mark_2:mark_rightside|vga_data[10]                                                                   ;
; mark_2:mark_rightside|vga_data[0..3]                                                                                                                                                                                             ; Merged with mark_2:mark_rightside|vga_data[4]                                                                    ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_wr_en                                                                                                                                             ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]              ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[1]                                                                                                                                          ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]              ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                         ; Merged with mark:mark_scale|p21[7]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                         ; Merged with mark:mark_scale|p21[6]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                         ; Merged with mark:mark_scale|p21[5]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                         ; Merged with mark:mark_scale|p21[4]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                         ; Merged with mark:mark_scale|p21[3]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                         ; Merged with mark:mark_scale|p21[2]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                         ; Merged with mark:mark_scale|p21[1]                                                                               ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                         ; Merged with mark:mark_scale|p21[0]                                                                               ;
; MedianSeletor:median_m0|hs_buf[0]                                                                                                                                                                                                ; Merged with mark:mark_scale|hs_buf[0]                                                                            ;
; MedianSeletor:median_m0|de_buf[0]                                                                                                                                                                                                ; Merged with mark:mark_scale|de_buf[0]                                                                            ;
; MedianSeletor:median_m0|vs_buf[0]                                                                                                                                                                                                ; Merged with mark:mark_scale|vs_buf[0]                                                                            ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_wr_en                                                                                                                                            ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]                    ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0..2]                                                                                                                                      ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]                    ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_wr_en                                                                                                                                                   ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]                    ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                              ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_rd_en[0]                    ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[0]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[0]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[1]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[1]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[2]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[2]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[3]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[3]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[4]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[4]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[5]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[5]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[6]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[6]                  ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_data_in[7]                                                                                                                                       ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_data_in[7]                  ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                         ; Merged with dilate:dilate_m1|p11                                                                                 ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                         ; Merged with dilate:dilate_m1|p21                                                                                 ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_wr_en                                                                                                                                                   ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_rd_en[0]                    ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                              ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_rd_en[0]                    ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                           ; Merged with erode:erode_m0|p11                                                                                   ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                           ; Merged with erode:erode_m0|p21                                                                                   ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_wr_en                                                                                                                                                     ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_rd_en[0]                      ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                                ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_rd_en[0]                      ;
; sobel:sobel_m0|data_out[1..7]                                                                                                                                                                                                    ; Merged with sobel:sobel_m0|data_out[0]                                                                           ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[0]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[1]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[2]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[3]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[4]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[5]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[6]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                           ; Merged with sobel:sobel_m0|p21[7]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[0]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][1]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[1]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][2]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[2]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][3]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[3]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][4]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[4]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][5]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[5]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][6]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[6]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d2_mem_dout[0][7]                                                                                                                                           ; Merged with sobel:sobel_m0|p11[7]                                                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_wr_en                                                                                                                                                     ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_rd_en[0]                      ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                                ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_rd_en[0]                      ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[0]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[1]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[2]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[3]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[4]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[5]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[6]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data4[7]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[0]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][1]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[1]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][2]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[2]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][3]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[3]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][4]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[4]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][5]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[5]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][6]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[6]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][7]                                                                                                                                  ; Merged with MedianSeletor:median_m1|Data1[7]                                                                     ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_wr_en                                                                                                                                            ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                       ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[0]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[1]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[2]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[3]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[4]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[5]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[6]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data4[7]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[0]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][1]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[1]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][2]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[2]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][3]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[3]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][4]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[4]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][5]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[5]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][6]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[6]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][7]                                                                                                                                  ; Merged with MedianSeletor:median_m3|Data1[7]                                                                     ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_wr_en                                                                                                                                            ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                       ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[0]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[1]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[2]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[3]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[4]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[5]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[6]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data4[7]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[0]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][1]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[1]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][2]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[2]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][3]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[3]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][4]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[4]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][5]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[5]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][6]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[6]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][7]                                                                                                                                  ; Merged with MedianSeletor:median_m2|Data1[7]                                                                     ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_wr_en                                                                                                                                            ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[1,2]                                                                                                                                       ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_rd_en[0]             ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][0]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[0]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][1]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[1]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][2]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[2]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][3]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[3]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][4]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[4]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][5]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[5]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][6]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[6]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[1][7]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data4[7]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[0]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][1]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[1]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][2]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[2]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][3]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[3]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][4]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[4]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][5]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[5]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][6]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[6]                                                                     ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_mem_dout[0][7]                                                                                                                                  ; Merged with MedianSeletor:median_m0|Data1[7]                                                                     ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_rd_en                                                                                                                                                  ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d2_rd_en               ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d3_rd_en                                                                                                                                           ; Merged with mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d3_rd_en                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[13,15,18]                                                                                                                                 ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[12]           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[13,15,18]                                                                                                                              ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[12]        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[1..7]                                                                                                                                    ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[1..7]                                                                                                                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]             ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[13,15,18]                                                                                                                                    ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[12]              ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[12,13,15,18]                                                                                                                              ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[12]              ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[7]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[7]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[7]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[7]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[6]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[6]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[6]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[6]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[5]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[5]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[5]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[5]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[4]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[4]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[4]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[4]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[3]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[3]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[3]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[3]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[2]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[2]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[2]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[2]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[1]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[1]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[1]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[1]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[0]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[0]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[0]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[0]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[9]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[9]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[9]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[9]                                                                       ;
; i2c_dri:u_i2c_dr_m2|clk_cnt[8]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[8]                                                                       ;
; i2c_dri:u_i2c_dr_m3|clk_cnt[8]                                                                                                                                                                                                   ; Merged with i2c_dri:u_i2c_dr_m1|clk_cnt[8]                                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[13,15,18]                                                                                                                                    ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[12]              ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[12,13,15,18]                                                                                                                              ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[12]              ;
; i2c_dri:u_i2c_dr_m1|data_wr_t[9]                                                                                                                                                                                                 ; Merged with i2c_dri:u_i2c_dr_m1|addr_t[2]                                                                        ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[9]                                                                                                                                                                                              ; Merged with i2c_cfg:u_i2c_cfg_m1|i2c_addr[2]                                                                     ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][0]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][0] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][1]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][1] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][2]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][2] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][3]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][3] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][4]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][4] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][5]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][5] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][6]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][6] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][7]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][7] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][8]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][8] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[2][9]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[2][9] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][0]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][1]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][2]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][3]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][4]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][5]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][6]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][7]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][8]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                               ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][9]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                                      ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][0]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][1]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][2]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][3]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][4]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][5]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][6]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][7]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][8]  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                                ; Merged with mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[0][9]  ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][0]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][0] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][1]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][1] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][2]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][2] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][3]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][3] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][4]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][4] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][5]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][5] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][6]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][6] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][7]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][7] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][8]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][8] ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer[1][9]                                                                                                                                    ; Merged with MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[1][9] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                               ; Merged with MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; i2c_dri:u_i2c_dr_m2|data_wr_t[9]                                                                                                                                                                                                 ; Merged with i2c_dri:u_i2c_dr_m2|addr_t[2]                                                                        ;
; i2c_dri:u_i2c_dr_m3|data_wr_t[9]                                                                                                                                                                                                 ; Merged with i2c_dri:u_i2c_dr_m3|addr_t[2]                                                                        ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[9]                                                                                                                                                                                              ; Merged with i2c_cfg:u_i2c_cfg_m2|i2c_addr[2]                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[9]                                                                                                                                                                                              ; Merged with i2c_cfg:u_i2c_cfg_m3|i2c_addr[2]                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[1]                                                                                                                                                                                                 ; Merged with i2c_cfg:u_i2c_cfg_m1|i2c_addr[0]                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[5,6,8]                                                                                                                                                                                          ; Merged with i2c_cfg:u_i2c_cfg_m1|i2c_addr[0]                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[1]                                                                                                                                                                                                 ; Merged with i2c_cfg:u_i2c_cfg_m2|i2c_addr[0]                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[5,6,8]                                                                                                                                                                                          ; Merged with i2c_cfg:u_i2c_cfg_m2|i2c_addr[0]                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[1]                                                                                                                                                                                                 ; Merged with i2c_cfg:u_i2c_cfg_m3|i2c_addr[0]                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[5,6,8]                                                                                                                                                                                          ; Merged with i2c_cfg:u_i2c_cfg_m3|i2c_addr[0]                                                                     ;
; i2c_dri:u_i2c_dr_m1|addr_t[1]                                                                                                                                                                                                    ; Merged with i2c_dri:u_i2c_dr_m1|addr_t[0]                                                                        ;
; i2c_dri:u_i2c_dr_m1|data_wr_t[5,6,8]                                                                                                                                                                                             ; Merged with i2c_dri:u_i2c_dr_m1|addr_t[0]                                                                        ;
; i2c_dri:u_i2c_dr_m2|addr_t[1]                                                                                                                                                                                                    ; Merged with i2c_dri:u_i2c_dr_m2|addr_t[0]                                                                        ;
; i2c_dri:u_i2c_dr_m2|data_wr_t[5,6,8]                                                                                                                                                                                             ; Merged with i2c_dri:u_i2c_dr_m2|addr_t[0]                                                                        ;
; i2c_dri:u_i2c_dr_m3|addr_t[1]                                                                                                                                                                                                    ; Merged with i2c_dri:u_i2c_dr_m3|addr_t[0]                                                                        ;
; i2c_dri:u_i2c_dr_m3|data_wr_t[5,6,8]                                                                                                                                                                                             ; Merged with i2c_dri:u_i2c_dr_m3|addr_t[0]                                                                        ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                               ; Merged with MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][0] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][1] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][2] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][3] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][4] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][5] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][6] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][7] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][8] ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                               ; Merged with MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer[0][9] ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][0]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][1]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][2]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][3]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][4]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][5]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][6]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][7]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][8]          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                                        ; Merged with sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer[0][9]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][0]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][1]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][2]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][3]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][4]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][5]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][6]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][7]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][8]          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                                        ; Merged with erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer[0][9]          ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[0]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][0]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[1]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][1]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[2]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][2]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[3]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][3]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[4]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][4]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[5]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][5]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[6]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][6]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[7]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][7]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[8]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][8]        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|t_write_h_pointer[9]                                                                                                                                      ; Merged with dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer[0][9]        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[0]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; mark_2:mark_rightside|vcount_bottom_delay[0]                                                                                                                                                                                     ; Lost fanout                                                                                                      ;
; mark:mark_scale|p22[0]                                                                                                                                                                                                           ; Lost fanout                                                                                                      ;
; mark:mark_scale|p31[0]                                                                                                                                                                                                           ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|dout[0]                                                                                                                  ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21,22]                                                                                            ; Lost fanout                                                                                                      ;
; sdram_core:sdram_core_m0|state~5                                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; sdram_core:sdram_core_m0|state~6                                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; sdram_core:sdram_core_m0|state~7                                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; sdram_core:sdram_core_m0|state~8                                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; sdram_core:sdram_core_m0|state~9                                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~9                                                                                                                                                  ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~10                                                                                                                                                 ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~11                                                                                                                                                 ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~12                                                                                                                                                 ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~9                                                                                                                                                ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~10                                                                                                                                               ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~11                                                                                                                                               ; Lost fanout                                                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~12                                                                                                                                               ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state~6                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state~7                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state~8                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[0..31]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_posedge                                                                                                                               ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_out                                                                                                                                   ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_out_d0                                                                                                                                ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|DFF2                                                                                                                                         ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[0..31]                                                                                                                                 ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|DFF1                                                                                                                                         ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|scale_r0[0..11]                                                                                                                                                                                            ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|scale_r1[0..11]                                                                                                                                                                                            ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|scale_r2[0..11]                                                                                                                                                                                            ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|scale_r3[0..11]                                                                                                                                                                                            ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|timer[0..23]                                                                                                                                                                                               ; Lost fanout                                                                                                      ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state.BUZZER                                                                                                                                                            ; Lost fanout                                                                                                      ;
; i2c_dri:u_i2c_dr_m1|cur_state.st_addr_rd                                                                                                                                                                                         ; Merged with i2c_dri:u_i2c_dr_m1|cur_state.st_addr16                                                              ;
; i2c_dri:u_i2c_dr_m2|cur_state.st_addr_rd                                                                                                                                                                                         ; Merged with i2c_dri:u_i2c_dr_m2|cur_state.st_addr16                                                              ;
; i2c_dri:u_i2c_dr_m3|cur_state.st_addr_rd                                                                                                                                                                                         ; Merged with i2c_dri:u_i2c_dr_m3|cur_state.st_addr16                                                              ;
; i2c_dri:u_i2c_dr_m1|cur_state.st_addr16                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|cur_state.st_addr16                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|cur_state.st_addr16                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m1|cur_state.st_data_rd                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m2|cur_state.st_data_rd                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; i2c_dri:u_i2c_dr_m3|cur_state.st_data_rd                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[7]                                                                                                                                                                 ; Merged with mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[4]                                      ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[7]                                                                                                                                                           ; Merged with mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[4]                                ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[2]                                                                                                                                                                                      ; Lost fanout                                                                                                      ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[2]                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; mark:mark_scale|p21[0]                                                                                                                                                                                                           ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|dout[0]                                                                                                                  ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]                                                                                               ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[0][0]                                                                                                                                         ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|dout[0]                                                                                                                                  ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21,22]                                                                                                            ; Lost fanout                                                                                                      ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]                                                                                               ; Lost fanout                                                                                                      ;
; Total Number of Removed Registers = 912                                                                                                                                                                                          ;                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_posedge ; Lost Fanouts              ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_out,                                     ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|button_out_d0,                                  ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|DFF2,                                           ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[31],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[30],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[29],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[28],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[27],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[26],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[25],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[24],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|q_reg[23],                                      ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0|DFF1,                                           ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r0[11], mark_2:mark_rightside|scale_r0[10],                                                             ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r0[9], mark_2:mark_rightside|scale_r0[8],                                                               ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r0[7], mark_2:mark_rightside|scale_r0[6],                                                               ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r0[5], mark_2:mark_rightside|scale_r1[11],                                                              ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r1[10], mark_2:mark_rightside|scale_r1[9],                                                              ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r1[8], mark_2:mark_rightside|scale_r1[7],                                                               ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r1[6], mark_2:mark_rightside|scale_r2[11],                                                              ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r2[10], mark_2:mark_rightside|scale_r2[9],                                                              ;
;                                                                                                    ;                           ; mark_2:mark_rightside|scale_r2[8], mark_2:mark_rightside|scale_r2[7],                                                               ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[23], mark_2:mark_rightside|timer[22],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[21], mark_2:mark_rightside|timer[20],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[19], mark_2:mark_rightside|timer[18],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[17], mark_2:mark_rightside|timer[16],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[15], mark_2:mark_rightside|timer[14],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[13], mark_2:mark_rightside|timer[12],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[11], mark_2:mark_rightside|timer[10],                                                                   ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[9], mark_2:mark_rightside|timer[8],                                                                     ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[7], mark_2:mark_rightside|timer[6],                                                                     ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[5], mark_2:mark_rightside|timer[4],                                                                     ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[3], mark_2:mark_rightside|timer[2],                                                                     ;
;                                                                                                    ;                           ; mark_2:mark_rightside|timer[1], mark_2:mark_rightside|timer[0]                                                                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[7]                ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[9],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[7],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[6],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[5],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[4],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[3],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[2],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[1],                                            ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0]                                             ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[7]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[9],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[7],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[6],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[5],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[4],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[3],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[2],                                          ;
;                                                                                                    ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1]                                           ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[0]             ; Stuck at VCC              ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[1],                                             ;
;                                                                                                    ; due to stuck port data_in ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[2],                                             ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d2_mem_dout[0][0],                                           ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|dout[0],                                    ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21],                 ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                  ;
; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[31]                                 ; Lost Fanouts              ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[30],                                                                 ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[29],                                                                 ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[28],                                                                 ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|timer[27],                                                                 ;
;                                                                                                    ;                           ; mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|state.BUZZER                                                               ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[17]                                                  ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[17],                                                                                       ;
;                                                                                                    ; due to stuck port data_in ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[16],                                                                                       ;
;                                                                                                    ;                           ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[15],                                                                                       ;
;                                                                                                    ;                           ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[14],                                                                                       ;
;                                                                                                    ;                           ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[13]                                                                                        ;
; mark:mark_scale|p22[0]                                                                             ; Lost Fanouts              ; mark:mark_scale|p21[0],                                                                                                             ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|dout[0],                    ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21], ;
;                                                                                                    ;                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]  ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[0]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[0],                                                                                        ;
;                                                                                                    ; due to stuck port data_in ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[1],                                                                                        ;
;                                                                                                    ;                           ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[2]                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[16]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[16],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[16]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[11]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[11],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[11]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[9]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[9],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[9]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[8]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[8],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[8]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[7]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[7],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[7]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[6]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[6],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[6]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[5]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[5],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[5]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[4]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[4],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[4]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[3]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[3],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[3]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[2]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[2],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[2]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[1]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[1],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[1]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0]             ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0],                                             ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0]                                           ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[23]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[23],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[23]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[22]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[22],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[22]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[21]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[21],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[21]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[20]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[20],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[20]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[19]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[19],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[19]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[17]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[17],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[17]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[16]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[16],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[16]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[14]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[14],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[14]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[11]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[11],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[11]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[10]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[10],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[9]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[9],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[9]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[8]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[8],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[8]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[7]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[7],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[7]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[6]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[6],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[6]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[5]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[5],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[5]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[4]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[4],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[4]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[3]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[3],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[3]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[2]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[2],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[2]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[1]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[1],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[1]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0],                                          ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[23]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[23],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[23]                                          ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[0]       ; Stuck at VCC              ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[1],                                       ;
;                                                                                                    ; due to stuck port data_in ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_cascade_en[2]                                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[22]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[22],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[22]                                          ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_cascade_en[0]             ; Stuck at VCC              ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_cascade_en[1],                                             ;
;                                                                                                    ; due to stuck port data_in ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_cascade_en[2]                                              ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_cascade_en[0]               ; Stuck at VCC              ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_cascade_en[1],                                               ;
;                                                                                                    ; due to stuck port data_in ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_cascade_en[2]                                                ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_cascade_en[0]               ; Stuck at VCC              ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_cascade_en[1],                                               ;
;                                                                                                    ; due to stuck port data_in ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_cascade_en[2]                                                ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0]      ; Stuck at VCC              ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[1],                                      ;
;                                                                                                    ; due to stuck port data_in ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[2]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[14]         ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[14],                                         ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[14]                                       ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0]      ; Stuck at VCC              ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[1],                                      ;
;                                                                                                    ; due to stuck port data_in ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[2]                                       ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0]      ; Stuck at VCC              ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[1],                                      ;
;                                                                                                    ; due to stuck port data_in ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[2]                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[21]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[21],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[21]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[20]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[20],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[20]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[19]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[19],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[19]                                          ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[17]            ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[17],                                            ;
;                                                                                                    ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[17]                                          ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[0]      ; Stuck at VCC              ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[1],                                      ;
;                                                                                                    ; due to stuck port data_in ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_cascade_en[2]                                       ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[3]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[3]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[2]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[2]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[1]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[1]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[0]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[0]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[7]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|addr_t[7]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[6]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|addr_t[6]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[5]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|addr_t[5]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[4]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|addr_t[4]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_addr[3]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|addr_t[3]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[15]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[15]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[14]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[14]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[13]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[13]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[12]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[12]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[11]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[11]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[10]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[10]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[4]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[4]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[3]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[3]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[2]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[2]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[1]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[1]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m3|i2c_wr_data[0]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m3|data_wr_t[0]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[7]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|addr_t[7]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[6]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|addr_t[6]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[5]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|addr_t[5]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[4]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|addr_t[4]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_addr[3]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|addr_t[3]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[15]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[15]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[14]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[14]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[13]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[13]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[17]                                                  ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[17]                                                                                        ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[11]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[11]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[10]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[10]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[4]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[4]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[3]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[3]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[2]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[2]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[1]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[1]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[0]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[0]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[7]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|addr_t[7]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[6]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|addr_t[6]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[5]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|addr_t[5]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[4]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|addr_t[4]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_addr[3]                                                                   ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|addr_t[3]                                                                                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[15]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[15]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m2|i2c_wr_data[12]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m2|data_wr_t[12]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[13]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[13]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[12]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[12]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[11]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[11]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[10]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[10]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[4]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[4]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[3]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[3]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[2]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[2]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[1]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[1]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[0]                                                                ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[0]                                                                                                    ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[6]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[6]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[5]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[5]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; mark:mark_scale|p31[0]                                                                             ; Lost Fanouts              ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|dout[0]                     ;
; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[4]                                                   ; Stuck at GND              ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[4]                                                                                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; i2c_cfg:u_i2c_cfg_m1|i2c_wr_data[14]                                                               ; Stuck at GND              ; i2c_dri:u_i2c_dr_m1|data_wr_t[14]                                                                                                   ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4219  ;
; Number of registers using Synchronous Clear  ; 187   ;
; Number of registers using Synchronous Load   ; 556   ;
; Number of registers using Asynchronous Clear ; 1835  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1316  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mark_2:mark_rightside|vga_data[4]                                                                                                                     ; 5       ;
; mark_2:mark_rightside|vga_data[10]                                                                                                                    ; 6       ;
; mark_2:mark_rightside|vga_data[15]                                                                                                                    ; 5       ;
; sdram_core:sdram_core_m0|we_n_r                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|cas_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|ras_n_r                                                                                                                      ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                              ; 3       ;
; sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                             ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                             ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                             ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[0]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[0]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[1]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[1]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[2]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[2]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[3]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[3]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[4]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                       ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_sel[5]                                                                                 ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[0]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[0]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[1]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[1]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[2]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[2]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[3]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[3]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[4]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[4]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[5]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[5]                                                                                ; 1       ;
; mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[6]                                                                                      ; 1       ;
; mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[6]                                                                                ; 1       ;
; ax_debounce:ax_debounce_m0|button_out_d0                                                                                                              ; 3       ;
; ax_debounce:ax_debounce_m0|button_out                                                                                                                 ; 5       ;
; mark_2:mark_rightside|vcount_bottom[6]                                                                                                                ; 5       ;
; mark_2:mark_rightside|vcount_bottom[5]                                                                                                                ; 5       ;
; mark_2:mark_rightside|vcount_bottom_delay[6]                                                                                                          ; 1       ;
; mark_2:mark_rightside|vcount_bottom_delay[5]                                                                                                          ; 1       ;
; mark_2:mark_rightside|vcount_bottom_delay[2]                                                                                                          ; 1       ;
; MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|dffe4                                                                ; 2       ;
; mark_2:mark_rightside|vcount_top[2]                                                                                                                   ; 4       ;
; mark_2:mark_rightside|vcount_top[5]                                                                                                                   ; 5       ;
; mark_2:mark_rightside|vcount_top[6]                                                                                                                   ; 5       ;
; mark_2:mark_rightside|vcount_bottom[2]                                                                                                                ; 4       ;
; mark_2:mark_rightside|vcount_bottom_temp[6]                                                                                                           ; 3       ;
; mark_2:mark_rightside|vcount_bottom_temp[5]                                                                                                           ; 3       ;
; mark_2:mark_rightside|vcount_top_temp[2]                                                                                                              ; 3       ;
; mark_2:mark_rightside|vcount_top_temp[5]                                                                                                              ; 3       ;
; mark_2:mark_rightside|vcount_top_temp[6]                                                                                                              ; 3       ;
; mark_2:mark_rightside|vcount_bottom_temp[2]                                                                                                           ; 3       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; i2c_dri:u_i2c_dr_m1|scl                                                                                                                               ; 4       ;
; i2c_dri:u_i2c_dr_m1|sda_out                                                                                                                           ; 6       ;
; i2c_dri:u_i2c_dr_m1|sda_dir                                                                                                                           ; 4       ;
; i2c_dri:u_i2c_dr_m2|scl                                                                                                                               ; 4       ;
; i2c_dri:u_i2c_dr_m2|sda_out                                                                                                                           ; 6       ;
; i2c_dri:u_i2c_dr_m2|sda_dir                                                                                                                           ; 4       ;
; i2c_dri:u_i2c_dr_m3|scl                                                                                                                               ; 4       ;
; i2c_dri:u_i2c_dr_m3|sda_out                                                                                                                           ; 6       ;
; i2c_dri:u_i2c_dr_m3|sda_dir                                                                                                                           ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28]                    ; 1       ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]              ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34]                    ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36]                    ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                                    ; 1       ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                              ; 1       ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                                    ; 1       ;
; Total number of inverted registers = 241*                                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                             ; RAM Name                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36]        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0  ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                         ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                        ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                   ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                  ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                  ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]         ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22]        ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0        ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22]          ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36]          ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0          ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                 ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                 ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                 ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[0]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[1]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[2]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[3]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[4]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[5]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[6]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[7]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[8]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[9]                  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[10]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[11]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[12]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[13]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[14]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[15]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[16]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[17]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[18]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[19]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[20]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[21]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[22]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[23]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[24]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[25]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[26]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[27]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[28]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[29]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[30]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[31]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[32]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[33]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[34]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[35]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0_bypass[36]                 ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0                 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[0]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[1]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[2]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[3]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[4]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[5]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[6]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[7]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[8]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[9]  ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[10] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[11] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[12] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[13] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[14] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[15] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[16] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[17] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[18] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[19] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[20] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[21] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[22] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[23] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[24] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[25] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[26] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[27] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[28] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[29] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[30] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[31] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[32] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[33] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[34] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[35] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0_bypass[36] ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+--------------------------------------+--------------------------------------+------------+
; Register Name                        ; Megafunction                         ; Type       ;
+--------------------------------------+--------------------------------------+------------+
; mark_2:mark_rightside|hs_buf[0..6]   ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; dilate:dilate_m1|hs_buf[0..6]        ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; erode:erode_m0|hs_buf[0..6]          ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; sobel:sobel_m0|hs_buf[0..8]          ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m1|hs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m3|hs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m2|hs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m0|hs_buf[1..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; mark_2:mark_rightside|vs_buf[0..6]   ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; dilate:dilate_m1|vs_buf[0..6]        ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; erode:erode_m0|vs_buf[0..6]          ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; sobel:sobel_m0|vs_buf[0..8]          ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m1|vs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m3|vs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m2|vs_buf[0..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
; MedianSeletor:median_m0|vs_buf[1..8] ; MedianSeletor:median_m0|hs_buf_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------+--------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cmos_capture_raw_gray:cmos_capture_raw_gray|cmos_href_r[0]                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|mark_2:mark_rightside|vcount_bottom_temp[11]                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|mark_2:mark_rightside|vcount_top_temp[0]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|cmos_capture_raw_gray:cmos_capture_raw_gray|cmos_fps_cnt[3]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|i2c_cfg:u_i2c_cfg_m3|delay_cnt[1]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|i2c_cfg:u_i2c_cfg_m2|delay_cnt[6]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|i2c_cfg:u_i2c_cfg_m1|delay_cnt[1]                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|led2                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Median[7]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Med_of_Med[5]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Med3[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Med1[6]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Med2[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Median[2]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Med_of_Med[3]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Med3[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Med1[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Med2[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Median[7]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Med_of_Med[6]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Med3[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Med1[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Med2[5]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Median[4]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Med_of_Med[5]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Med3[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Med1[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Med2[2]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Max_of_Min[7]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Min_of_Max[1]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Min3[5]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Min1[6]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Min2[2]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Max3[6]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Max1[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m1|Max2[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Max_of_Min[1]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Min_of_Max[6]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Min3[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Min1[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Min2[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Max3[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Max1[6]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m3|Max2[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Max_of_Min[3]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Min_of_Max[4]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Min3[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Min1[3]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Min2[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Max3[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Max1[1]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m2|Max2[7]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Max_of_Min[2]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Min_of_Max[1]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Min3[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Min1[3]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Min2[5]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Max3[5]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Max1[4]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|MedianSeletor:median_m0|Max2[2]                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[9]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[17]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[16]      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|i2c_dri:u_i2c_dr_m3|cnt[0]                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|i2c_dri:u_i2c_dr_m2|cnt[5]                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|i2c_dri:u_i2c_dr_m1|cnt[3]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|mark_2:mark_rightside|vcount_bottom_temp[6]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|mark_2:mark_rightside|vcount_top_temp[2]                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; Yes        ; |top|mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0|seg_data[6]                               ;
; 23:1               ; 6 bits    ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; Yes        ; |top|mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0|seg_data[1]                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[12]                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_ba_r[1]                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[2]                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[7]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|vga_out_vs_reg                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|sdram_core:sdram_core_m0|state                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top|vga_r                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|mark:mark_scale|vga_data                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|d_read_h_pointer  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|d_read_h_pointer        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|d_read_h_pointer          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|d_read_h_pointer          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|d_read_h_pointer ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector4              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector4            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector5              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector5            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for mark_2:mark_rightside           ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; num_1[4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; num_1[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; num_1[3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; num_1[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; num_1[2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; num_1[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; num_1[1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; num_1[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; num_1[0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; num_1[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; num_5[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; num_5[0] ;
+------------------------------+-------+------+----------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_8al1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0|shift_taps_ikm:auto_generated|altsyncram_c2b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+----------------------------+-----------------------+
; Parameter Name ; Value                      ; Type                  ;
+----------------+----------------------------+-----------------------+
; MEM_DATA_BITS  ; 16                         ; Signed Integer        ;
; ADDR_BITS      ; 24                         ; Signed Integer        ;
; BUSRT_BITS     ; 10                         ; Signed Integer        ;
; SLAVE_ADD      ; 1001000                    ; Unsigned Binary       ;
; BIT_CTRL       ; 0                          ; Unsigned Binary       ;
; DATA_CTRL      ; 1                          ; Unsigned Binary       ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary       ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary       ;
+----------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 12                        ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll_2:sys_pll_m1|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------+
; Parameter Name                ; Value                       ; Type                        ;
+-------------------------------+-----------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                     ;
; PLL_TYPE                      ; AUTO                        ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll_2 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                     ;
; LOCK_HIGH                     ; 1                           ; Untyped                     ;
; LOCK_LOW                      ; 1                           ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                     ;
; SKIP_VCO                      ; OFF                         ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                     ;
; BANDWIDTH                     ; 0                           ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                     ;
; DOWN_SPREAD                   ; 0                           ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 1007                        ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 2000                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                     ;
; DPA_DIVIDER                   ; 0                           ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; VCO_MIN                       ; 0                           ; Untyped                     ;
; VCO_MAX                       ; 0                           ; Untyped                     ;
; VCO_CENTER                    ; 0                           ; Untyped                     ;
; PFD_MIN                       ; 0                           ; Untyped                     ;
; PFD_MAX                       ; 0                           ; Untyped                     ;
; M_INITIAL                     ; 0                           ; Untyped                     ;
; M                             ; 0                           ; Untyped                     ;
; N                             ; 1                           ; Untyped                     ;
; M2                            ; 1                           ; Untyped                     ;
; N2                            ; 1                           ; Untyped                     ;
; SS                            ; 1                           ; Untyped                     ;
; C0_HIGH                       ; 0                           ; Untyped                     ;
; C1_HIGH                       ; 0                           ; Untyped                     ;
; C2_HIGH                       ; 0                           ; Untyped                     ;
; C3_HIGH                       ; 0                           ; Untyped                     ;
; C4_HIGH                       ; 0                           ; Untyped                     ;
; C5_HIGH                       ; 0                           ; Untyped                     ;
; C6_HIGH                       ; 0                           ; Untyped                     ;
; C7_HIGH                       ; 0                           ; Untyped                     ;
; C8_HIGH                       ; 0                           ; Untyped                     ;
; C9_HIGH                       ; 0                           ; Untyped                     ;
; C0_LOW                        ; 0                           ; Untyped                     ;
; C1_LOW                        ; 0                           ; Untyped                     ;
; C2_LOW                        ; 0                           ; Untyped                     ;
; C3_LOW                        ; 0                           ; Untyped                     ;
; C4_LOW                        ; 0                           ; Untyped                     ;
; C5_LOW                        ; 0                           ; Untyped                     ;
; C6_LOW                        ; 0                           ; Untyped                     ;
; C7_LOW                        ; 0                           ; Untyped                     ;
; C8_LOW                        ; 0                           ; Untyped                     ;
; C9_LOW                        ; 0                           ; Untyped                     ;
; C0_INITIAL                    ; 0                           ; Untyped                     ;
; C1_INITIAL                    ; 0                           ; Untyped                     ;
; C2_INITIAL                    ; 0                           ; Untyped                     ;
; C3_INITIAL                    ; 0                           ; Untyped                     ;
; C4_INITIAL                    ; 0                           ; Untyped                     ;
; C5_INITIAL                    ; 0                           ; Untyped                     ;
; C6_INITIAL                    ; 0                           ; Untyped                     ;
; C7_INITIAL                    ; 0                           ; Untyped                     ;
; C8_INITIAL                    ; 0                           ; Untyped                     ;
; C9_INITIAL                    ; 0                           ; Untyped                     ;
; C0_MODE                       ; BYPASS                      ; Untyped                     ;
; C1_MODE                       ; BYPASS                      ; Untyped                     ;
; C2_MODE                       ; BYPASS                      ; Untyped                     ;
; C3_MODE                       ; BYPASS                      ; Untyped                     ;
; C4_MODE                       ; BYPASS                      ; Untyped                     ;
; C5_MODE                       ; BYPASS                      ; Untyped                     ;
; C6_MODE                       ; BYPASS                      ; Untyped                     ;
; C7_MODE                       ; BYPASS                      ; Untyped                     ;
; C8_MODE                       ; BYPASS                      ; Untyped                     ;
; C9_MODE                       ; BYPASS                      ; Untyped                     ;
; C0_PH                         ; 0                           ; Untyped                     ;
; C1_PH                         ; 0                           ; Untyped                     ;
; C2_PH                         ; 0                           ; Untyped                     ;
; C3_PH                         ; 0                           ; Untyped                     ;
; C4_PH                         ; 0                           ; Untyped                     ;
; C5_PH                         ; 0                           ; Untyped                     ;
; C6_PH                         ; 0                           ; Untyped                     ;
; C7_PH                         ; 0                           ; Untyped                     ;
; C8_PH                         ; 0                           ; Untyped                     ;
; C9_PH                         ; 0                           ; Untyped                     ;
; L0_HIGH                       ; 1                           ; Untyped                     ;
; L1_HIGH                       ; 1                           ; Untyped                     ;
; G0_HIGH                       ; 1                           ; Untyped                     ;
; G1_HIGH                       ; 1                           ; Untyped                     ;
; G2_HIGH                       ; 1                           ; Untyped                     ;
; G3_HIGH                       ; 1                           ; Untyped                     ;
; E0_HIGH                       ; 1                           ; Untyped                     ;
; E1_HIGH                       ; 1                           ; Untyped                     ;
; E2_HIGH                       ; 1                           ; Untyped                     ;
; E3_HIGH                       ; 1                           ; Untyped                     ;
; L0_LOW                        ; 1                           ; Untyped                     ;
; L1_LOW                        ; 1                           ; Untyped                     ;
; G0_LOW                        ; 1                           ; Untyped                     ;
; G1_LOW                        ; 1                           ; Untyped                     ;
; G2_LOW                        ; 1                           ; Untyped                     ;
; G3_LOW                        ; 1                           ; Untyped                     ;
; E0_LOW                        ; 1                           ; Untyped                     ;
; E1_LOW                        ; 1                           ; Untyped                     ;
; E2_LOW                        ; 1                           ; Untyped                     ;
; E3_LOW                        ; 1                           ; Untyped                     ;
; L0_INITIAL                    ; 1                           ; Untyped                     ;
; L1_INITIAL                    ; 1                           ; Untyped                     ;
; G0_INITIAL                    ; 1                           ; Untyped                     ;
; G1_INITIAL                    ; 1                           ; Untyped                     ;
; G2_INITIAL                    ; 1                           ; Untyped                     ;
; G3_INITIAL                    ; 1                           ; Untyped                     ;
; E0_INITIAL                    ; 1                           ; Untyped                     ;
; E1_INITIAL                    ; 1                           ; Untyped                     ;
; E2_INITIAL                    ; 1                           ; Untyped                     ;
; E3_INITIAL                    ; 1                           ; Untyped                     ;
; L0_MODE                       ; BYPASS                      ; Untyped                     ;
; L1_MODE                       ; BYPASS                      ; Untyped                     ;
; G0_MODE                       ; BYPASS                      ; Untyped                     ;
; G1_MODE                       ; BYPASS                      ; Untyped                     ;
; G2_MODE                       ; BYPASS                      ; Untyped                     ;
; G3_MODE                       ; BYPASS                      ; Untyped                     ;
; E0_MODE                       ; BYPASS                      ; Untyped                     ;
; E1_MODE                       ; BYPASS                      ; Untyped                     ;
; E2_MODE                       ; BYPASS                      ; Untyped                     ;
; E3_MODE                       ; BYPASS                      ; Untyped                     ;
; L0_PH                         ; 0                           ; Untyped                     ;
; L1_PH                         ; 0                           ; Untyped                     ;
; G0_PH                         ; 0                           ; Untyped                     ;
; G1_PH                         ; 0                           ; Untyped                     ;
; G2_PH                         ; 0                           ; Untyped                     ;
; G3_PH                         ; 0                           ; Untyped                     ;
; E0_PH                         ; 0                           ; Untyped                     ;
; E1_PH                         ; 0                           ; Untyped                     ;
; E2_PH                         ; 0                           ; Untyped                     ;
; E3_PH                         ; 0                           ; Untyped                     ;
; M_PH                          ; 0                           ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; CLK0_COUNTER                  ; G0                          ; Untyped                     ;
; CLK1_COUNTER                  ; G0                          ; Untyped                     ;
; CLK2_COUNTER                  ; G0                          ; Untyped                     ;
; CLK3_COUNTER                  ; G0                          ; Untyped                     ;
; CLK4_COUNTER                  ; G0                          ; Untyped                     ;
; CLK5_COUNTER                  ; G0                          ; Untyped                     ;
; CLK6_COUNTER                  ; E0                          ; Untyped                     ;
; CLK7_COUNTER                  ; E1                          ; Untyped                     ;
; CLK8_COUNTER                  ; E2                          ; Untyped                     ;
; CLK9_COUNTER                  ; E3                          ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; M_TIME_DELAY                  ; 0                           ; Untyped                     ;
; N_TIME_DELAY                  ; 0                           ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                     ;
; VCO_POST_SCALE                ; 0                           ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_2_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE              ;
+-------------------------------+-----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m1 ;
+----------------+------------------+-------------------------------+
; Parameter Name ; Value            ; Type                          ;
+----------------+------------------+-------------------------------+
; DELAY_MAX      ; 11111111         ; Unsigned Binary               ;
; ROW_NUM        ; 0000000111100000 ; Unsigned Binary               ;
; COL_NUM        ; 0000001010000000 ; Unsigned Binary               ;
+----------------+------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m1 ;
+----------------+----------------------------+--------------------+
; Parameter Name ; Value                      ; Type               ;
+----------------+----------------------------+--------------------+
; SLAVE_ADDR     ; 1001000                    ; Unsigned Binary    ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary    ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary    ;
+----------------+----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m2 ;
+----------------+------------------+-------------------------------+
; Parameter Name ; Value            ; Type                          ;
+----------------+------------------+-------------------------------+
; DELAY_MAX      ; 11111111         ; Unsigned Binary               ;
; ROW_NUM        ; 0000000111100000 ; Unsigned Binary               ;
; COL_NUM        ; 0000001010000000 ; Unsigned Binary               ;
+----------------+------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m2 ;
+----------------+----------------------------+--------------------+
; Parameter Name ; Value                      ; Type               ;
+----------------+----------------------------+--------------------+
; SLAVE_ADDR     ; 1001000                    ; Unsigned Binary    ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary    ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary    ;
+----------------+----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_cfg:u_i2c_cfg_m3 ;
+----------------+------------------+-------------------------------+
; Parameter Name ; Value            ; Type                          ;
+----------------+------------------+-------------------------------+
; DELAY_MAX      ; 11111111         ; Unsigned Binary               ;
; ROW_NUM        ; 0000000111100000 ; Unsigned Binary               ;
; COL_NUM        ; 0000001010000000 ; Unsigned Binary               ;
+----------------+------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dr_m3 ;
+----------------+----------------------------+--------------------+
; Parameter Name ; Value                      ; Type               ;
+----------------+----------------------------+--------------------+
; SLAVE_ADDR     ; 1001000                    ; Unsigned Binary    ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary    ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary    ;
+----------------+----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_raw_gray:cmos_capture_raw_gray ;
+--------------------+-------+-------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                        ;
+--------------------+-------+-------------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                             ;
+--------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888 ;
+----------------+-------------+-----------------------------------------+
; Parameter Name ; Value       ; Type                                    ;
+----------------+-------------+-----------------------------------------+
; IMG_HDISP      ; 01010000000 ; Unsigned Binary                         ;
; IMG_VDISP      ; 00111100000 ; Unsigned Binary                         ;
+----------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 01010000000 ; Unsigned Binary                                                                             ;
; IMG_VDISP      ; 00111100000 ; Unsigned Binary                                                                             ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 01010000000 ; Unsigned Binary                                                                                                                       ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                     ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                           ;
; TAP_DISTANCE   ; 01010000000    ; Unsigned Binary                                                                                                                                                          ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_7rv ; Untyped                                                                                                                                                                  ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0 ;
+----------------+------------------+------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                   ;
+----------------+------------------+------------------------------------------------------------------------+
; H_ACTIVE       ; 0000001010000000 ; Unsigned Binary                                                        ;
; H_FP           ; 0000000000010000 ; Unsigned Binary                                                        ;
; H_SYNC         ; 0000000001100000 ; Unsigned Binary                                                        ;
; H_BP           ; 0000000000110000 ; Unsigned Binary                                                        ;
; V_ACTIVE       ; 0000000111100000 ; Unsigned Binary                                                        ;
; V_FP           ; 0000000000001010 ; Unsigned Binary                                                        ;
; V_SYNC         ; 0000000000000010 ; Unsigned Binary                                                        ;
; V_BP           ; 0000000000100001 ; Unsigned Binary                                                        ;
; HS_POL         ; 0                ; Unsigned Binary                                                        ;
; VS_POL         ; 0                ; Unsigned Binary                                                        ;
; H_TOTAL        ; 0000001100100000 ; Unsigned Binary                                                        ;
; V_TOTAL        ; 0000001000001101 ; Unsigned Binary                                                        ;
; DELAY          ; 37               ; Signed Integer                                                         ;
; WHITE_R        ; 11111111         ; Unsigned Binary                                                        ;
; WHITE_G        ; 11111111         ; Unsigned Binary                                                        ;
; WHITE_B        ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_R       ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_G       ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_B       ; 00000000         ; Unsigned Binary                                                        ;
; CYAN_R         ; 00000000         ; Unsigned Binary                                                        ;
; CYAN_G         ; 11111111         ; Unsigned Binary                                                        ;
; CYAN_B         ; 11111111         ; Unsigned Binary                                                        ;
; GREEN_R        ; 00000000         ; Unsigned Binary                                                        ;
; GREEN_G        ; 11111111         ; Unsigned Binary                                                        ;
; GREEN_B        ; 00000000         ; Unsigned Binary                                                        ;
; MAGENTA_R      ; 11111111         ; Unsigned Binary                                                        ;
; MAGENTA_G      ; 00000000         ; Unsigned Binary                                                        ;
; MAGENTA_B      ; 11111111         ; Unsigned Binary                                                        ;
; RED_R          ; 11111111         ; Unsigned Binary                                                        ;
; RED_G          ; 00000000         ; Unsigned Binary                                                        ;
; RED_B          ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_R         ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_G         ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_B         ; 11111111         ; Unsigned Binary                                                        ;
; BLACK_R        ; 00000000         ; Unsigned Binary                                                        ;
; BLACK_G        ; 00000000         ; Unsigned Binary                                                        ;
; BLACK_B        ; 00000000         ; Unsigned Binary                                                        ;
+----------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0 ;
+----------------+--------------------+-------------------------------------+
; Parameter Name ; Value              ; Type                                ;
+----------------+--------------------+-------------------------------------+
; para_0183_10b  ; 0000101111         ; Unsigned Binary                     ;
; para_0614_10b  ; 0010011101         ; Unsigned Binary                     ;
; para_0062_10b  ; 0000010000         ; Unsigned Binary                     ;
; para_0101_10b  ; 0000011010         ; Unsigned Binary                     ;
; para_0338_10b  ; 0001010110         ; Unsigned Binary                     ;
; para_0439_10b  ; 0001110000         ; Unsigned Binary                     ;
; para_0399_10b  ; 0001100110         ; Unsigned Binary                     ;
; para_0040_10b  ; 0000001010         ; Unsigned Binary                     ;
; para_16_18b    ; 000001000000000000 ; Unsigned Binary                     ;
; para_128_18b   ; 001000000000000000 ; Unsigned Binary                     ;
+----------------+--------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                                   ;
; samples_per_line ; 640   ; Signed Integer                                                                   ;
; data_width       ; 8     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                                  ;
; samples_per_line ; 640   ; Signed Integer                                                                                  ;
; no_of_lines      ; 3     ; Signed Integer                                                                                  ;
; feather_outputs  ; false ; Enumerated                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                                   ;
; samples_per_line ; 640   ; Signed Integer                                                                   ;
; data_width       ; 8     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                                  ;
; samples_per_line ; 640   ; Signed Integer                                                                                  ;
; no_of_lines      ; 3     ; Signed Integer                                                                                  ;
; feather_outputs  ; false ; Enumerated                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                                   ;
; samples_per_line ; 640   ; Signed Integer                                                                   ;
; data_width       ; 8     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                                  ;
; samples_per_line ; 640   ; Signed Integer                                                                                  ;
; no_of_lines      ; 3     ; Signed Integer                                                                                  ;
; feather_outputs  ; false ; Enumerated                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                                   ;
; samples_per_line ; 640   ; Signed Integer                                                                   ;
; data_width       ; 8     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1 ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                                  ;
; samples_per_line ; 640   ; Signed Integer                                                                                  ;
; no_of_lines      ; 3     ; Signed Integer                                                                                  ;
; feather_outputs  ; false ; Enumerated                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                     ;
; mem_size       ; 640   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1 ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                          ;
; samples_per_line ; 640   ; Signed Integer                                                          ;
; data_width       ; 8     ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                         ;
; samples_per_line ; 640   ; Signed Integer                                                                         ;
; no_of_lines      ; 3     ; Signed Integer                                                                         ;
; feather_outputs  ; false ; Enumerated                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2 ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                          ;
; samples_per_line ; 640   ; Signed Integer                                                          ;
; data_width       ; 1     ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; data_width       ; 1     ; Signed Integer                                                                         ;
; samples_per_line ; 640   ; Signed Integer                                                                         ;
; no_of_lines      ; 3     ; Signed Integer                                                                         ;
; feather_outputs  ; false ; Enumerated                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                            ;
; mem_size       ; 640   ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3 ;
+------------------+-------+---------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                      ;
+------------------+-------+---------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                            ;
; samples_per_line ; 640   ; Signed Integer                                                            ;
; data_width       ; 1     ; Signed Integer                                                            ;
+------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1 ;
+------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------+
; data_width       ; 1     ; Signed Integer                                                                           ;
; samples_per_line ; 640   ; Signed Integer                                                                           ;
; no_of_lines      ; 3     ; Signed Integer                                                                           ;
; feather_outputs  ; false ; Enumerated                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3 ;
+------------------+-------+---------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                      ;
+------------------+-------+---------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                            ;
; samples_per_line ; 640   ; Signed Integer                                                            ;
; data_width       ; 1     ; Signed Integer                                                            ;
+------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1 ;
+------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------+
; data_width       ; 1     ; Signed Integer                                                                           ;
; samples_per_line ; 640   ; Signed Integer                                                                           ;
; no_of_lines      ; 3     ; Signed Integer                                                                           ;
; feather_outputs  ; false ; Enumerated                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; H_TOTAL            ; 480   ; Signed Integer                  ;
; V_TOTAL            ; 640   ; Signed Integer                  ;
; V_RULER_START      ; 400   ; Signed Integer                  ;
; V_RULER_END        ; 490   ; Signed Integer                  ;
; H_RULER_START      ; 75    ; Signed Integer                  ;
; H_RULER_END        ; 405   ; Signed Integer                  ;
; RULER_WIDTH        ; 4     ; Signed Integer                  ;
; SCALE_WIDTH        ; 2     ; Signed Integer                  ;
; START_LINE         ; 1     ; Signed Integer                  ;
; END_LINE           ; 637   ; Signed Integer                  ;
; ZONE_MAX_THRESHOLD ; 20    ; Signed Integer                  ;
; ZONE_MIN_THRESHOLD ; 12    ; Signed Integer                  ;
; GRAY_THRESHOLD     ; 70    ; Signed Integer                  ;
; RED_THRESHOLD      ; 50    ; Signed Integer                  ;
; LEFT               ; 80    ; Signed Integer                  ;
; RIGHT              ; 400   ; Signed Integer                  ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11 ;
+------------------+-------+---------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                      ;
+------------------+-------+---------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                            ;
; samples_per_line ; 640   ; Signed Integer                                                            ;
; data_width       ; 8     ; Signed Integer                                                            ;
+------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1 ;
+------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------+
; data_width       ; 8     ; Signed Integer                                                                           ;
; samples_per_line ; 640   ; Signed Integer                                                                           ;
; no_of_lines      ; 3     ; Signed Integer                                                                           ;
; feather_outputs  ; false ; Enumerated                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                              ;
; mem_size       ; 640   ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0 ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                                        ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                                        ;
; SCAN_COUNT     ; 41665    ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; H_TOTAL         ; 640   ; Signed Integer                           ;
; V_TOTAL         ; 480   ; Signed Integer                           ;
; V_RULER_START   ; 143   ; Signed Integer                           ;
; V_RULER_END     ; 337   ; Signed Integer                           ;
; H_RULER_START   ; 256   ; Signed Integer                           ;
; H_RULER_END     ; 276   ; Signed Integer                           ;
; CHECKLINE       ; 263   ; Signed Integer                           ;
; SCALE_THRESHOLD ; 5     ; Signed Integer                           ;
; POINTER         ; 240   ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11 ;
+------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------+
; no_of_lines      ; 3     ; Signed Integer                                                                  ;
; samples_per_line ; 640   ; Signed Integer                                                                  ;
; data_width       ; 1     ; Signed Integer                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1 ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; data_width       ; 1     ; Signed Integer                                                                                 ;
; samples_per_line ; 640   ; Signed Integer                                                                                 ;
; no_of_lines      ; 3     ; Signed Integer                                                                                 ;
; feather_outputs  ; false ; Enumerated                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                    ;
; mem_size       ; 640   ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                                    ;
; mem_size       ; 640   ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 1     ; Signed Integer                                                                                                                    ;
; mem_size       ; 640   ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                                              ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                                              ;
; SCAN_COUNT     ; 41665    ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                               ;
; BUZZER         ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                          ;
; FREQ           ; 50    ; Signed Integer                                                                                          ;
; MAX_TIME       ; 20    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; MEM_DATA_BITS   ; 16    ; Signed Integer                                          ;
; READ_DATA_BITS  ; 16    ; Signed Integer                                          ;
; WRITE_DATA_BITS ; 16    ; Signed Integer                                          ;
; ADDR_BITS       ; 24    ; Signed Integer                                          ;
; BUSRT_BITS      ; 10    ; Signed Integer                                          ;
; BURST_SIZE      ; 256   ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_7ql1  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                                ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                                ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                                ;
; BURST_SIZE     ; 256   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_7ql1  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                              ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                              ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                              ;
; FIFO_DEPTH     ; 512   ; Signed Integer                                                                              ;
; BURST_SIZE     ; 256   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0 ;
+-----------------+-------+---------------------------------------------+
; Parameter Name  ; Value ; Type                                        ;
+-----------------+-------+---------------------------------------------+
; T_RP            ; 4     ; Signed Integer                              ;
; T_RC            ; 6     ; Signed Integer                              ;
; T_MRD           ; 6     ; Signed Integer                              ;
; T_RCD           ; 2     ; Signed Integer                              ;
; T_WR            ; 3     ; Signed Integer                              ;
; CASn            ; 3     ; Signed Integer                              ;
; SDR_BA_WIDTH    ; 2     ; Signed Integer                              ;
; SDR_ROW_WIDTH   ; 13    ; Signed Integer                              ;
; SDR_COL_WIDTH   ; 9     ; Signed Integer                              ;
; SDR_DQ_WIDTH    ; 16    ; Signed Integer                              ;
; SDR_DQM_WIDTH   ; 2     ; Signed Integer                              ;
; APP_ADDR_WIDTH  ; 24    ; Signed Integer                              ;
; APP_BURST_WIDTH ; 10    ; Signed Integer                              ;
+-----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 43                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 43                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 150                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 43                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                    ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                    ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                          ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                       ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                                       ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                    ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                          ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                       ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                       ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                       ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                    ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                 ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                    ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                                 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                    ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                 ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                                 ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                 ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                 ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                 ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                                 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                  ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                               ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                               ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                  ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                               ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                               ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                  ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                               ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_e2d6cfcf.hdl.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8al1                      ; Untyped                                                                                               ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                  ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                               ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                               ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                  ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                               ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                  ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                               ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                               ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                               ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                           ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                        ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                           ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                        ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                           ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                        ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                           ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                        ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                           ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 640                                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 640                                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                        ;
; INIT_FILE                          ; db/top.ram0_dp_bram_69f25fdc.hdl.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7l1                      ; Untyped                                                                                                        ;
+------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 65             ; Untyped                                                           ;
; WIDTH          ; 2              ; Untyped                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_ikm ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark:mark_scale|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 41           ; Untyped             ;
; LPM_WIDTHR                                     ; 41           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark:mark_scale|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 9              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 6            ; Untyped               ;
; LPM_WIDTHB                                     ; 32           ; Untyped               ;
; LPM_WIDTHP                                     ; 38           ; Untyped               ;
; LPM_WIDTHR                                     ; 38           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_dft     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mark_2:mark_rightside|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                      ;
; LPM_WIDTHP                                     ; 16           ; Untyped                      ;
; LPM_WIDTHR                                     ; 16           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                      ;
; LPM_WIDTHB                                     ; 6            ; Untyped                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 2                                            ;
; Entity Instance               ; sys_pll:sys_pll_m0|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
; Entity Instance               ; sys_pll_2:sys_pll_m1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                             ;
; Entity Instance            ; RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 01010000000                                                                                                                                                   ;
;     -- WIDTH               ; 8                                                                                                                                                             ;
; Entity Instance            ; MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0                                                                                                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                             ;
;     -- TAP_DISTANCE        ; 65                                                                                                                                                            ;
;     -- WIDTH               ; 2                                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 26                                                                                                                                        ;
; Entity Instance                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
; Entity Instance                           ; MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 4                                           ;
; Entity Instance                       ; mark:mark_scale|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 9                                           ;
;     -- LPM_WIDTHB                     ; 32                                          ;
;     -- LPM_WIDTHP                     ; 41                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; mark_2:mark_rightside|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 6                                           ;
;     -- LPM_WIDTHB                     ; 32                                          ;
;     -- LPM_WIDTHP                     ; 38                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                           ;
;     -- LPM_WIDTHB                     ; 8                                           ;
;     -- LPM_WIDTHP                     ; 16                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                           ;
;     -- LPM_WIDTHB                     ; 6                                           ;
;     -- LPM_WIDTHP                     ; 14                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:read_buf"                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf"                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0"  ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; read_finish          ; Output ; Info     ; Explicitly unconnected ;
; read_addr_0          ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[20..15]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[23..21]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[12..11]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[14]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[13]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[10]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[21..16]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[23..22]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[13..12]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[10..0]   ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[15]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[14]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[11]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[20..17]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[15..13]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[11..10]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[23]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[22]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[21]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[16]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[12]      ; Input  ; Info     ; Stuck at GND           ;
; read_len[13..12]     ; Input  ; Info     ; Stuck at VCC           ;
; read_len[23..19]     ; Input  ; Info     ; Stuck at GND           ;
; read_len[17..16]     ; Input  ; Info     ; Stuck at GND           ;
; read_len[11..0]      ; Input  ; Info     ; Stuck at GND           ;
; read_len[18]         ; Input  ; Info     ; Stuck at VCC           ;
; read_len[15]         ; Input  ; Info     ; Stuck at VCC           ;
; read_len[14]         ; Input  ; Info     ; Stuck at GND           ;
; write_finish         ; Output ; Info     ; Explicitly unconnected ;
; write_addr_0         ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[20..15] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[23..21] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[12..11] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[14]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[13]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[10]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[21..16] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[23..22] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[13..12] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[10..0]  ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[15]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[14]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[11]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[20..17] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[11..10] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[23]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[22]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[21]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[16]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[12]     ; Input  ; Info     ; Stuck at GND           ;
; write_len[13..12]    ; Input  ; Info     ; Stuck at VCC           ;
; write_len[23..19]    ; Input  ; Info     ; Stuck at GND           ;
; write_len[17..16]    ; Input  ; Info     ; Stuck at GND           ;
; write_len[11..0]     ; Input  ; Info     ; Stuck at GND           ;
; write_len[18]        ; Input  ; Info     ; Stuck at VCC           ;
; write_len[15]        ; Input  ; Info     ; Stuck at VCC           ;
; write_len[14]        ; Input  ; Info     ; Stuck at GND           ;
+----------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; duty[28..27] ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[24..23] ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[20..19] ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[16..15] ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[12..11] ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[8..7]   ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[4..3]   ; Input ; Info     ; Stuck at VCC                                                        ;
; duty[31..29] ; Input ; Info     ; Stuck at GND                                                        ;
; duty[26..25] ; Input ; Info     ; Stuck at GND                                                        ;
; duty[22..21] ; Input ; Info     ; Stuck at GND                                                        ;
; duty[18..17] ; Input ; Info     ; Stuck at GND                                                        ;
; duty[14..13] ; Input ; Info     ; Stuck at GND                                                        ;
; duty[10..9]  ; Input ; Info     ; Stuck at GND                                                        ;
; duty[6..5]   ; Input ; Info     ; Stuck at GND                                                        ;
; duty[2..1]   ; Input ; Info     ; Stuck at GND                                                        ;
; duty[0]      ; Input ; Info     ; Stuck at VCC                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0" ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; button_negedge ; Output ; Info     ; Explicitly unconnected                                                     ;
; button_out     ; Output ; Info     ; Explicitly unconnected                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_2:mark_rightside|seg:seg_mark_m2"                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; din_val ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11"                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ce          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_in     ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; data_out[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark_2:mark_rightside"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; buzzer ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0" ;
+---------------+-------+----------+-----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                       ;
+---------------+-------+----------+-----------------------------------------------+
; seg_data_0    ; Input ; Info     ; Stuck at VCC                                  ;
; seg_data_1    ; Input ; Info     ; Stuck at VCC                                  ;
; seg_data_2[7] ; Input ; Info     ; Stuck at VCC                                  ;
; seg_data_3[7] ; Input ; Info     ; Stuck at VCC                                  ;
; seg_data_4[7] ; Input ; Info     ; Stuck at GND                                  ;
; seg_data_5[7] ; Input ; Info     ; Stuck at VCC                                  ;
+---------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m1"                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; bin_data ; Input  ; Info     ; Stuck at GND                                                                        ;
; seg_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m0"                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; bin_data ; Input  ; Info     ; Stuck at GND                                                                        ;
; seg_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ce             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; ce      ; Input ; Info     ; Stuck at VCC                                           ;
; data_in ; Input ; Info     ; Connecting a non-array bit to a single-element array   ;
+---------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dilate:dilate_m0"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dilate_hs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dilate_vs   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dilate_de   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dilate_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1"                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_h_pointer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_wr_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cascade_en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_h_pointer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_rd_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[2][255..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[1][255..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0][255..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; ce      ; Input ; Info     ; Stuck at VCC                                         ;
; data_in ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+---------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_m0"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; threshold[10..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; threshold[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; threshold[5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1"                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_h_pointer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_wr_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cascade_en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_h_pointer      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_rd_location    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[2][255..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[1][255..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[0][255..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_to_ycbcr:rgb_to_ycbcr_m0"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rgb_r[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rgb_g[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rgb_b[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ycbcr_cb    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ycbcr_cr    ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" ;
+-------+--------+----------+---------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                       ;
+-------+--------+----------+---------------------------------------------------------------+
; rgb_r ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_g ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_b ; Output ; Info     ; Explicitly unconnected                                        ;
+-------+--------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW8_RGB888:u_RAW8_RGB888"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; post_frame_href ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_img_red    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_img_green  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_img_blue   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_capture_raw_gray:cmos_capture_raw_gray"                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_clken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_fps_rate    ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dr_m3"                                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_ctrl       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2c_rh_wl       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2c_rh_wl[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_addr[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_data_r      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; i2c_ack         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m3"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dr_m2"                                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_ctrl       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2c_rh_wl       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2c_rh_wl[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_addr[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_data_r      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; i2c_ack         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m2"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dr_m1"                                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_ctrl       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i2c_rh_wl       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2c_rh_wl[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_addr[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i2c_data_r      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; i2c_ack         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_cfg:u_i2c_cfg_m1"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_pll_2:sys_pll_m1"                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m0"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; button_negedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 43                  ; 43               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 166                         ;
; cycloneiii_ff         ; 3339                        ;
;     CLR               ; 621                         ;
;     CLR SCLR          ; 106                         ;
;     CLR SLD           ; 40                          ;
;     ENA               ; 152                         ;
;     ENA CLR           ; 312                         ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA CLR SLD       ; 422                         ;
;     SLD               ; 30                          ;
;     plain             ; 1623                        ;
; cycloneiii_io_obuf    ; 22                          ;
; cycloneiii_lcell_comb ; 6269                        ;
;     arith             ; 2585                        ;
;         2 data inputs ; 510                         ;
;         3 data inputs ; 2075                        ;
;     normal            ; 3684                        ;
;         0 data inputs ; 78                          ;
;         1 data inputs ; 85                          ;
;         2 data inputs ; 727                         ;
;         3 data inputs ; 776                         ;
;         4 data inputs ; 2018                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 183                         ;
;                       ;                             ;
; Max LUT depth         ; 128.60                      ;
; Average LUT depth     ; 26.83                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                 ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                  ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+
; ax_debounce:ax_debounce_m0|DFF1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|DFF1                    ; N/A     ;
; ax_debounce:ax_debounce_m0|DFF1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|DFF1                    ; N/A     ;
; ax_debounce:ax_debounce_m0|DFF2                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|DFF2                    ; N/A     ;
; ax_debounce:ax_debounce_m0|DFF2                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|DFF2                    ; N/A     ;
; ax_debounce:ax_debounce_m0|button_negedge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_negedge          ; N/A     ;
; ax_debounce:ax_debounce_m0|button_negedge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_negedge          ; N/A     ;
; ax_debounce:ax_debounce_m0|button_out_d0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_out_d0~_wirecell ; N/A     ;
; ax_debounce:ax_debounce_m0|button_out_d0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_out_d0~_wirecell ; N/A     ;
; ax_debounce:ax_debounce_m0|button_out~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_out~_wirecell    ; N/A     ;
; ax_debounce:ax_debounce_m0|button_out~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_out~_wirecell    ; N/A     ;
; ax_debounce:ax_debounce_m0|button_posedge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_posedge          ; N/A     ;
; ax_debounce:ax_debounce_m0|button_posedge~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_posedge          ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[0]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[0]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[10]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[10]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[11]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[11]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[12]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[12]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[13]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[13]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[14]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[14]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[15]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[15]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[16]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[16]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[17]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[17]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[18]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[18]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[19]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[19]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[1]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[1]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[20]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[20]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[21]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[21]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[22]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[22]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[23]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[23]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[24]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[24]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[25]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[25]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[26]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[26]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[27]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[27]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[28]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[28]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[29]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[29]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[2]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[2]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[30]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[30]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[31]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[31]               ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[3]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[3]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[4]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[4]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[5]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[5]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[6]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[6]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[7]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[7]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[8]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[8]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[9]                ; N/A     ;
; ax_debounce:ax_debounce_m0|q_reg[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|q_reg[9]                ; N/A     ;
; camera_index[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_index[0]                                    ; N/A     ;
; camera_index[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_index[0]                                    ; N/A     ;
; camera_index[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_index[1]                                    ; N/A     ;
; camera_index[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_index[1]                                    ; N/A     ;
; clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                ; N/A     ;
; ax_debounce:ax_debounce_m0|button_posedge      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_posedge          ; N/A     ;
; ax_debounce:ax_debounce_m0|button_posedge      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; ax_debounce:ax_debounce_m0|button_posedge          ; N/A     ;
; switch                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; switch                                             ; N/A     ;
; switch                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; switch                                             ; N/A     ;
; switch~input                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; switch                                             ; N/A     ;
; switch~input                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; switch                                             ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Sep 13 21:02:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_sobel -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_char/timing_gen_xy.v
    Info (12023): Found entity 1: timing_gen_xy File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/timing_gen_xy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_char/osd_display.v
    Info (12023): Found entity 1: osd_display File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/osd_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/mark_2.v
    Info (12023): Found entity 1: mark_2 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/buzzer/buzzer_pwm_test.v
    Info (12023): Found entity 1: buzzer_pwm_test File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/buzzer/ax_pwm.v
    Info (12023): Found entity 1: ax_pwm File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/ax_pwm.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/seg_scan.v
    Info (12023): Found entity 1: seg_scan File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_scan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_decoder.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at seg.v(34): ignored dangling comma in List of Port Connections File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/seg.v
    Info (12023): Found entity 1: seg File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/mark.v
    Info (12023): Found entity 1: mark File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/scale/bcd.v
    Info (12023): Found entity 1: BCD File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ax_debounce.v
    Info (12023): Found entity 1: ax_debounce File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v Line: 31
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file src/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/lut_ov5640_rgb565_1024_768.v
    Info (12023): Found entity 1: lut_ov5640_rgb565_1024_768 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/lut_ov5640_rgb565_1024_768.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_com.v
    Info (12023): Found entity 1: i2c_com File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_com.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_512.v
    Info (12023): Found entity 1: afifo_16_512 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/sobel/sobel.v
    Info (12023): Found entity 1: sobel File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/sobel.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file src/sobel/linebuffer_wapper.vhd
    Info (12022): Found design unit 1: linebuffer_Wapper-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd Line: 29
    Info (12023): Found entity 1: linebuffer_Wapper File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file src/sobel/imagexlib_utils.vhd
    Info (12022): Found design unit 1: imagexlib_utils File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 48
    Info (12022): Found design unit 2: imagexlib_utils-body File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 64
Warning (10335): Unrecognized synthesis attribute "ram_style" at src/sobel/ImageXlib_arch.vhd(85) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 85
Info (12021): Found 14 design units, including 7 entities, in source file src/sobel/imagexlib_arch.vhd
    Info (12022): Found design unit 1: dp_bram-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 81
    Info (12022): Found design unit 2: linebuffer-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 153
    Info (12022): Found design unit 3: base_single_linebuffer-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 361
    Info (12022): Found design unit 4: base_2d_linebuffer-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 433
    Info (12022): Found design unit 5: h_pipe-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 498
    Info (12022): Found design unit 6: mc_h_pipe-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 569
    Info (12022): Found design unit 7: active_delay-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 674
    Info (12023): Found entity 1: dp_bram File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 57
    Info (12023): Found entity 2: linebuffer File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 126
    Info (12023): Found entity 3: base_single_linebuffer File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 341
    Info (12023): Found entity 4: base_2d_linebuffer File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 412
    Info (12023): Found entity 5: h_pipe File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 482
    Info (12023): Found entity 6: mc_h_pipe File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 552
    Info (12023): Found entity 7: active_delay File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 650
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb_to_ycbcr.v
    Info (12023): Found entity 1: rgb_to_ycbcr File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file src/video_define.v
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_read_write.v
    Info (12023): Found entity 1: frame_read_write File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v
    Info (12023): Found entity 1: afifo_16_256 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/video_timing_data.v
    Info (12023): Found entity 1: video_timing_data File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v
    Info (12023): Found entity 1: frame_fifo_write File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_write.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v
    Info (12023): Found entity 1: frame_fifo_read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_read.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/color_bar.v
    Info (12023): Found entity 1: color_bar File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_write_req_gen.v
    Info (12023): Found entity 1: cmos_write_req_gen File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_write_req_gen.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v
    Info (12023): Found entity 1: cmos_8_16bit File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_8_16bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v
    Info (12023): Found entity 1: sdram_core File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: reg_config File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/medianseletor.v
    Info (12023): Found entity 1: MedianSeletor File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/erode.v
    Info (12023): Found entity 1: erode File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/dilate.v
    Info (12023): Found entity 1: dilate File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/dilate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart.v
    Info (12023): Found entity 1: uart File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_tx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/hc_sr04/clk_div.v
    Info (12023): Found entity 1: clk_div File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/clk_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/hc_sr04/sr04.v
    Info (12023): Found entity 1: sr04 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/bin2bcd.v
    Info (12023): Found entity 1: bin2bcd_13 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/bin2bcd_12.v
    Info (12023): Found entity 1: bin2bcd_12 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb2hsv.v
    Info (12023): Found entity 1: rgb2hsv File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb2hsv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb565to888.v
    Info (12023): Found entity 1: RGB565to888 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/RGB565to888.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/colordetect.v
    Info (12023): Found entity 1: ColorDetect File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ColorDetect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/raw8_rgb888.v
    Info (12023): Found entity 1: RAW8_RGB888 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/matrix_generate_3x3_8bit.v
    Info (12023): Found entity 1: Matrix_Generate_3X3_8Bit File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/line_shift_ram_8bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_8Bit File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/i2c_timing_ctrl_reg16_dat16.v
    Info (12023): Found entity 1: i2c_timing_ctrl_reg16_dat16 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/i2c_timing_ctrl_reg16_dat16.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/i2c_ar0135_1280720_config.v
    Info (12023): Found entity 1: I2C_AR0135_1280720_Config File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/I2C_AR0135_1280720_Config.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ar0135/cmos_capture_raw_gray.v
    Info (12023): Found entity 1: CMOS_Capture_RAW_Gray File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/CMOS_Capture_RAW_Gray.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sys_pll_2.v
    Info (12023): Found entity 1: sys_pll_2 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll_2.v
    Info (12023): Found entity 1: sys_pll_3 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll_2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/mt9v034/cmos_capture_raw_gray.v
    Info (12023): Found entity 1: cmos_capture_raw_gray File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/cmos_capture_raw_gray.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_cfg.v
    Info (12023): Found entity 1: i2c_cfg File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_rom.v
    Info (12023): Found entity 1: osd_rom File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_32.v
    Info (12023): Found entity 1: osd_32 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_31.v
    Info (12023): Found entity 1: osd_31 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_31.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_30.v
    Info (12023): Found entity 1: osd_30 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_30.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_29.v
    Info (12023): Found entity 1: osd_29 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_29.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/osd_rom/osd_28.v
    Info (12023): Found entity 1: osd_28 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_28.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top.v(221): created implicit net for "switch_pose" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 221
Warning (10236): Verilog HDL Implicit Net warning at top.v(528): created implicit net for "cmos_frame_vsync" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 528
Warning (10236): Verilog HDL Implicit Net warning at top.v(529): created implicit net for "cmos_frame_href" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 529
Warning (10236): Verilog HDL Implicit Net warning at top.v(531): created implicit net for "data_valid" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 531
Warning (10236): Verilog HDL Implicit Net warning at top.v(678): created implicit net for "sobel_data" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 678
Warning (10236): Verilog HDL Implicit Net warning at top.v(769): created implicit net for "buzzer_3" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 769
Warning (10236): Verilog HDL Implicit Net warning at top.v(874): created implicit net for "vga_out_de" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 874
Warning (10236): Verilog HDL Implicit Net warning at i2c_config.v(26): created implicit net for "ack" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at i2c_config.v(29): created implicit net for "tr_end" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at sr04.v(63): created implicit net for "clk_div" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v Line: 63
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(874): object "vga_out_de" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 874
Warning (10036): Verilog HDL or VHDL warning at top.v(102): object "cmos_rst_n" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at top.v(106): object "cmos_24bit_wr" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at top.v(381): object "sys_init_done" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 381
Warning (10230): Verilog HDL assignment warning at top.v(271): truncated value with size 32 to match size of target (2) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 271
Warning (10034): Output port "buzzer" at top.v(54) has no driver File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 54
Info (12128): Elaborating entity "ax_debounce" for hierarchy "ax_debounce:ax_debounce_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 224
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 361
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_m0|altpll:altpll_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v Line: 94
Info (12133): Instantiated megafunction "sys_pll:sys_pll_m0|altpll:altpll_component" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sys_pll_2" for hierarchy "sys_pll_2:sys_pll_m1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 366
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll_2:sys_pll_m1|altpll:altpll_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v Line: 103
Info (12130): Elaborated megafunction instantiation "sys_pll_2:sys_pll_m1|altpll:altpll_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v Line: 103
Info (12133): Instantiated megafunction "sys_pll_2:sys_pll_m1|altpll:altpll_component" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll_2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_2_altpll.v
    Info (12023): Found entity 1: sys_pll_2_altpll File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_2_altpll" for hierarchy "sys_pll_2:sys_pll_m1|altpll:altpll_component|sys_pll_2_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "i2c_cfg" for hierarchy "i2c_cfg:u_i2c_cfg_m1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 413
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dr_m1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 436
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(63): truncated value with size 26 to match size of target (9) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v Line: 63
Info (12128): Elaborating entity "cmos_capture_raw_gray" for hierarchy "cmos_capture_raw_gray:cmos_capture_raw_gray" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 535
Info (12128): Elaborating entity "RAW8_RGB888" for hierarchy "RAW8_RGB888:u_RAW8_RGB888" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 560
Info (12128): Elaborating entity "Matrix_Generate_3X3_8Bit" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v Line: 57
Info (12128): Elaborating entity "Line_Shift_RAM_8Bit" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v Line: 65
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v Line: 46
Info (12130): Elaborated megafunction instantiation "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v Line: 46
Info (12133): Instantiated megafunction "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v Line: 46
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "01010000000"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf
    Info (12023): Found entity 1: shift_taps_7rv File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_7rv" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf
    Info (12023): Found entity 1: altsyncram_pja1 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pja1" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_7rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_3uf.tdf Line: 85
Info (12128): Elaborating entity "cmos_write_req_gen" for hierarchy "cmos_write_req_gen:cmos_write_req_gen_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 578
Info (12128): Elaborating entity "video_timing_data" for hierarchy "video_timing_data:video_timing_data_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 594
Info (12128): Elaborating entity "color_bar" for hierarchy "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v Line: 89
Warning (10230): Verilog HDL assignment warning at color_bar.v(200): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v Line: 200
Warning (10230): Verilog HDL assignment warning at color_bar.v(202): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v Line: 202
Info (12128): Elaborating entity "rgb_to_ycbcr" for hierarchy "rgb_to_ycbcr:rgb_to_ycbcr_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 612
Info (12128): Elaborating entity "MedianSeletor" for hierarchy "MedianSeletor:median_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 625
Info (12128): Elaborating entity "linebuffer_Wapper" for hierarchy "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v Line: 57
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "linebuffer" for hierarchy "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd Line: 63
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Warning (10873): Using initial value X (don't care) for net "data_out[2][255..8]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Warning (10873): Using initial value X (don't care) for net "data_out[1][255..8]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Warning (10873): Using initial value X (don't care) for net "data_out[0][255..8]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Info (12128): Elaborating entity "dp_bram" for hierarchy "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 209
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "sobel" for hierarchy "sobel:sobel_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 682
Info (12128): Elaborating entity "erode" for hierarchy "erode:erode_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 697
Info (12128): Elaborating entity "linebuffer_Wapper" for hierarchy "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v Line: 42
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "linebuffer" for hierarchy "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd Line: 63
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Warning (10873): Using initial value X (don't care) for net "data_out[2][255..1]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Warning (10873): Using initial value X (don't care) for net "data_out[1][255..1]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Warning (10873): Using initial value X (don't care) for net "data_out[0][255..1]" at ImageXlib_arch.vhd(149) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 149
Info (12128): Elaborating entity "dp_bram" for hierarchy "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd Line: 209
Warning (10542): VHDL Variable Declaration warning at ImageXlib_utils.vhd(70): used initial value expression for variable "INDEX" because variable was never assigned a value File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd Line: 70
Info (12128): Elaborating entity "dilate" for hierarchy "dilate:dilate_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 711
Info (12128): Elaborating entity "mark" for hierarchy "mark:mark_scale" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 748
Warning (10036): Verilog HDL or VHDL warning at mark.v(40): object "p13" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at mark.v(41): object "p23" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at mark.v(42): object "p33" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at mark.v(107): object "pointer_delay" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 107
Warning (10230): Verilog HDL assignment warning at mark.v(121): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 121
Warning (10230): Verilog HDL assignment warning at mark.v(160): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
Info (12128): Elaborating entity "seg" for hierarchy "mark:mark_scale|seg:seg_mark_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 168
Info (12128): Elaborating entity "BCD" for hierarchy "mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v Line: 34
Warning (10230): Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v Line: 29
Warning (10230): Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v Line: 27
Warning (10230): Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v Line: 25
Info (12128): Elaborating entity "seg_decoder" for hierarchy "mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v Line: 41
Info (12128): Elaborating entity "seg_scan" for hierarchy "mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v Line: 80
Info (12128): Elaborating entity "mark_2" for hierarchy "mark_2:mark_rightside" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 770
Warning (10036): Verilog HDL or VHDL warning at mark_2.v(30): object "p13" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at mark_2.v(31): object "p23" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at mark_2.v(32): object "p33" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at mark_2.v(147): object "vcount_sub" assigned a value but never read File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 147
Warning (10230): Verilog HDL assignment warning at mark_2.v(86): truncated value with size 32 to match size of target (1) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 86
Warning (10230): Verilog HDL assignment warning at mark_2.v(201): truncated value with size 32 to match size of target (8) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 201
Warning (10230): Verilog HDL assignment warning at mark_2.v(215): truncated value with size 32 to match size of target (5) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 215
Warning (10230): Verilog HDL assignment warning at mark_2.v(224): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
Warning (10230): Verilog HDL assignment warning at mark_2.v(225): truncated value with size 32 to match size of target (12) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 225
Warning (10230): Verilog HDL assignment warning at mark_2.v(257): truncated value with size 32 to match size of target (24) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 257
Info (12128): Elaborating entity "buzzer_pwm_test" for hierarchy "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 285
Warning (10240): Verilog HDL Always Construct warning at buzzer_pwm_test.v(18): inferring latch(es) for variable "duty", which holds its previous value in one or more paths through the always construct File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[0]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[1]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[2]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[3]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[4]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[5]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[6]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[7]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[8]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[9]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[10]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[11]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[12]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[13]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[14]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[15]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[16]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[17]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[18]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[19]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[20]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[21]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[22]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[23]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[24]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[25]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[26]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[27]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[28]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[29]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[30]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (10041): Inferred latch for "duty[31]" at buzzer_pwm_test.v(18) File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 18
Info (12128): Elaborating entity "ax_pwm" for hierarchy "mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v Line: 78
Info (12128): Elaborating entity "frame_read_write" for hierarchy "frame_read_write:frame_read_write_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 843
Info (12128): Elaborating entity "afifo_16_512" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 72
Info (12128): Elaborating entity "dcfifo" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v Line: 97
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v Line: 97
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7ql1.tdf
    Info (12023): Found entity 1: dcfifo_7ql1 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_7ql1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf
    Info (12023): Found entity 1: altsyncram_ov61 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_ov61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ov61" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/dcfifo_7ql1.tdf Line: 80
Info (12128): Elaborating entity "frame_fifo_write" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 103
Info (12128): Elaborating entity "frame_fifo_read" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 150
Info (12128): Elaborating entity "sdram_core" for hierarchy "sdram_core:sdram_core_m0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 870
Info (10264): Verilog HDL Case Statement information at sdram_core.v(289): all case item expressions in this case statement are onehot File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v Line: 289
Info (10264): Verilog HDL Case Statement information at sdram_core.v(346): all case item expressions in this case statement are onehot File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v Line: 346
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[15]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[14]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[13]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[12]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[11]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[10]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[9]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 54
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[15]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[14]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[13]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[12]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[11]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[10]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[9]" is missing source, defaulting to GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5524.tdf
    Info (12023): Found entity 1: altsyncram_5524 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_5524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf
    Info (12023): Found entity 1: cntr_ugi File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_ugi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf
    Info (12023): Found entity 1: cntr_rgi File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_rgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.13.21:02:42 Progress: Loading sldc992db61/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/ip/sldc992db61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[0]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 38
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[1]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 68
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[2]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 98
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[3]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 128
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[4]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 158
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[5]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 188
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[6]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 218
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[7]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 248
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[8]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 278
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[9]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 308
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[10]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 338
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[11]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 368
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[12]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 398
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[13]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 428
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[14]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 458
        Warning (14320): Synthesized away node "RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|q_b[15]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_pja1.tdf Line: 488
Warning (113028): 384 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 640 to 1023 are not initialized File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_69f25fdc.hdl.mif Line: 1
Warning (276020): Inferred RAM node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (113028): 384 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 640 to 1023 are not initialized File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/top.ram0_dp_bram_e2d6cfcf.hdl.mif Line: 1
Warning (276020): Inferred RAM node "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 27 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_e2d6cfcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|mem_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_dp_bram_69f25fdc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MedianSeletor:median_m0|hs_buf_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 65
        Info (286033): Parameter WIDTH set to 2
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mark:mark_scale|Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mark:mark_scale|Div0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mark_2:mark_rightside|Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mark_2:mark_rightside|Div0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb_to_ycbcr:rgb_to_ycbcr_m0|Mult2" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 91
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb_to_ycbcr:rgb_to_ycbcr_m0|Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 75
Info (12130): Elaborated megafunction instantiation "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_dp_bram_69f25fdc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7l1.tdf
    Info (12023): Found entity 1: altsyncram_s7l1 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_dp_bram_69f25fdc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0"
Info (12133): Instantiated megafunction "mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_dp_bram_e2d6cfcf.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8al1.tdf
    Info (12023): Found entity 1: altsyncram_8al1 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_8al1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0"
Info (12133): Instantiated megafunction "MedianSeletor:median_m0|altshift_taps:hs_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "65"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf
    Info (12023): Found entity 1: shift_taps_ikm File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/shift_taps_ikm.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2b1.tdf
    Info (12023): Found entity 1: altsyncram_c2b1 File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_c2b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rf.tdf
    Info (12023): Found entity 1: cntr_2rf File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_2rf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oah.tdf
    Info (12023): Found entity 1: cntr_oah File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/cntr_oah.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "mark:mark_scale|lpm_mult:Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
Info (12133): Instantiated megafunction "mark:mark_scale|lpm_mult:Mult0" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aft.tdf
    Info (12023): Found entity 1: mult_aft File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_aft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "mark:mark_scale|lpm_divide:Div0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
Info (12133): Instantiated megafunction "mark:mark_scale|lpm_divide:Div0" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 160
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_5jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_e7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mark_2:mark_rightside|lpm_mult:Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
Info (12133): Instantiated megafunction "mark_2:mark_rightside|lpm_mult:Mult0" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dft.tdf
    Info (12023): Found entity 1: mult_dft File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/mult_dft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "mark_2:mark_rightside|lpm_divide:Div0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
Info (12133): Instantiated megafunction "mark_2:mark_rightside|lpm_divide:Div0" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 224
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/alt_u_div_6af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 91
Info (12133): Instantiated megafunction "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 91
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult2" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 75
Info (12133): Instantiated megafunction "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" with the following parameter: File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v Line: 75
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb_to_ycbcr:rgb_to_ycbcr_m0|lpm_mult:Mult0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf Line: 37
        Warning (14320): Synthesized away node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf Line: 37
        Warning (14320): Synthesized away node "mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn|altsyncram:mem_array_rtl_0|altsyncram_s7l1:auto_generated|ram_block1a0" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/altsyncram_s7l1.tdf Line: 37
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 71 buffer(s)
    Info (13019): Ignored 71 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl_1" and its non-tri-state driver. File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 7
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl_2" and its non-tri-state driver. File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 17
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl_3" and its non-tri-state driver. File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 103
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "mark:mark_scale|vga_data[0]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[0]~_emulated" and latch "mark:mark_scale|vga_data[0]~1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[1]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[1]~_emulated" and latch "mark:mark_scale|vga_data[1]~5" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[2]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[2]~_emulated" and latch "mark:mark_scale|vga_data[2]~9" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[3]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[3]~_emulated" and latch "mark:mark_scale|vga_data[3]~13" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[4]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[4]~_emulated" and latch "mark:mark_scale|vga_data[4]~17" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[5]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[5]~_emulated" and latch "mark:mark_scale|vga_data[5]~21" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[6]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[6]~_emulated" and latch "mark:mark_scale|vga_data[0]~1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[7]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[7]~_emulated" and latch "mark:mark_scale|vga_data[1]~5" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[8]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[8]~_emulated" and latch "mark:mark_scale|vga_data[2]~9" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[9]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[9]~_emulated" and latch "mark:mark_scale|vga_data[3]~13" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[10]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[10]~_emulated" and latch "mark:mark_scale|vga_data[4]~17" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[11]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[11]~_emulated" and latch "mark:mark_scale|vga_data[0]~1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[12]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[12]~_emulated" and latch "mark:mark_scale|vga_data[1]~5" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[13]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[13]~_emulated" and latch "mark:mark_scale|vga_data[2]~9" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[14]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[14]~_emulated" and latch "mark:mark_scale|vga_data[3]~13" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
    Warning (13310): Register "mark:mark_scale|vga_data[15]" is converted into an equivalent circuit using register "mark:mark_scale|vga_data[15]~_emulated" and latch "mark:mark_scale|vga_data[4]~17" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v Line: 86
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cmos_scl_1~synth" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 7
    Warning (13010): Node "cmos_scl_2~synth" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 17
    Warning (13010): Node "cmos_scl_3~synth" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_pwdn_1" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 15
    Warning (13410): Pin "cmos_pwdn_2" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 25
    Warning (13410): Pin "cmos_pwdn_3" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 35
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 43
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 44
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 48
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 48
    Warning (13410): Pin "buzzer" is stuck at GND File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 54
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 200 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[5]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[7]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[4]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[6]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[3]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[2]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[1]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
    Info (17048): Logic cell "mark_2:mark_rightside|num_5[0]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v Line: 200
Info (144001): Generated suppressed messages file C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cmos_db_1[0]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 13
    Warning (15610): No output dependent on input pin "cmos_db_1[1]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 13
    Warning (15610): No output dependent on input pin "cmos_rst_n_1" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 14
    Warning (15610): No output dependent on input pin "cmos_db_2[0]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 23
    Warning (15610): No output dependent on input pin "cmos_db_2[1]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 23
    Warning (15610): No output dependent on input pin "cmos_rst_n_2" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 24
    Warning (15610): No output dependent on input pin "cmos_db_3[0]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 33
    Warning (15610): No output dependent on input pin "cmos_db_3[1]" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 33
    Warning (15610): No output dependent on input pin "cmos_rst_n_3" File: C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v Line: 34
Info (21057): Implemented 9725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 22 bidirectional pins
    Info (21061): Implemented 9358 logic cells
    Info (21064): Implemented 226 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Mon Sep 13 21:03:11 2021
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg.


