Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,6817
design__instance__area,42640.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0035010098945349455
power__switching__total,0.004599150735884905
power__leakage__total,4.8566199950528244E-8
power__total,0.008100208826363087
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2593974830577186
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2573820951441175
timing__hold__ws__corner:nom_tt_025C_1v80,0.3369922769553554
timing__setup__ws__corner:nom_tt_025C_1v80,4.771524643787708
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.336992
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.767530
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,77
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.268711810408541
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2630854220052205
timing__hold__ws__corner:nom_ss_100C_1v60,0.9222181057618467
timing__setup__ws__corner:nom_ss_100C_1v60,-5.176122788005461
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-28.875331387704435
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.176122788005461
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.922218
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.248430
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2559889594978417
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2550784378140197
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11958490092202914
timing__setup__ws__corner:nom_ff_n40C_1v95,8.784607068190677
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119585
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.475344
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,136
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2555225825475822
clock__skew__worst_setup,0.2543069160568119
timing__hold__ws,0.1174136376913622
timing__setup__ws,-5.54828199088307
timing__hold__tns,0.0
timing__setup__tns,-31.110997325583682
timing__hold__wns,0
timing__setup__wns,-5.54828199088307
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117414
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,12.179359
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,6817
design__instance__area__stdcell,42640.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.384589
design__instance__utilization__stdcell,0.384589
design__instance__count__class:buffer,3
design__instance__count__class:inverter,109
design__instance__count__class:sequential_cell,68
design__instance__count__class:multi_input_combinational_cell,4689
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,8151
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,130066
design__violations,0
design__instance__count__class:timing_repair_buffer,341
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,48
design__instance__count__hold_buffer,18
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,14
design__instance__count__class:antenna_cell,14
route__net,5238
route__net__special,2
route__drc_errors__iter:1,2803
route__wirelength__iter:1,145526
route__drc_errors__iter:2,1520
route__wirelength__iter:2,144327
route__drc_errors__iter:3,1521
route__wirelength__iter:3,144070
route__drc_errors__iter:4,124
route__wirelength__iter:4,143926
route__drc_errors__iter:5,6
route__wirelength__iter:5,143887
route__drc_errors__iter:6,0
route__wirelength__iter:6,143880
route__drc_errors,0
route__wirelength,143880
route__vias,37744
route__vias__singlecut,37744
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,421.32
timing__unannotated_net__count__corner:nom_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25853481198761125
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25623379143727143
timing__hold__ws__corner:min_tt_025C_1v80,0.3325484981513121
timing__setup__ws__corner:min_tt_025C_1v80,5.002463473939012
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332548
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.841497
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,53
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2674503749722861
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2615671919761071
timing__hold__ws__corner:min_ss_100C_1v60,0.91678223163494
timing__setup__ws__corner:min_ss_100C_1v60,-4.76026875835651
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-26.394528199055
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.76026875835651
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.916782
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.322230
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2555225825475822
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2543069160568119
timing__hold__ws__corner:min_ff_n40C_1v95,0.1174136376913622
timing__setup__ws__corner:min_ff_n40C_1v95,8.950676897446142
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117414
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.522860
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,5
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.258861744922034
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2573636099302347
timing__hold__ws__corner:max_tt_025C_1v80,0.3415366974794273
timing__setup__ws__corner:max_tt_025C_1v80,4.5685660991835535
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341537
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.706158
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,136
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26848421468205597
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26349320693369827
timing__hold__ws__corner:max_ss_100C_1v60,0.9286249809735524
timing__setup__ws__corner:max_ss_100C_1v60,-5.54828199088307
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-31.110997325583682
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.54828199088307
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.928625
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.179359
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2563995477395359
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2556301354061346
timing__hold__ws__corner:max_ff_n40C_1v95,0.12126633374037811
timing__setup__ws__corner:max_ff_n40C_1v95,8.617647284133502
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121266
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.435970
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,40
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79962
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000375123
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000428678
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000202878
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000428678
design_powergrid__voltage__worst,0.000428678
design_powergrid__voltage__worst__net:VPWR,1.79962
design_powergrid__drop__worst,0.000428678
design_powergrid__drop__worst__net:VPWR,0.000375123
design_powergrid__voltage__worst__net:VGND,0.000428678
design_powergrid__drop__worst__net:VGND,0.000428678
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002019999999999999972118656932362767975064343772828578948974609375
ir__drop__worst,0.000375000000000000007806255641895631924853660166263580322265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
