
sdram_elf:     file format elf32-littlearm


Disassembly of section .text:

30000000 <_start>:
30000000:	eb000005 	bl	3000001c <disable_watch_dog>
30000004:	eb000010 	bl	3000004c <memsetup>
30000008:	eb000007 	bl	3000002c <copy_steppingstone_to_sdram>
3000000c:	e59ff090 	ldr	pc, [pc, #144]	; 300000a4 <mem_cfg_val+0x34>

30000010 <on_sdram>:
30000010:	e3a0d30d 	mov	sp, #872415232	; 0x34000000
30000014:	eb000032 	bl	300000e4 <main>

30000018 <halt_loop>:
30000018:	eafffffe 	b	30000018 <halt_loop>

3000001c <disable_watch_dog>:
3000001c:	e3a01453 	mov	r1, #1392508928	; 0x53000000
30000020:	e3a02000 	mov	r2, #0
30000024:	e5812000 	str	r2, [r1]
30000028:	e1a0f00e 	mov	pc, lr

3000002c <copy_steppingstone_to_sdram>:
3000002c:	e3a01000 	mov	r1, #0
30000030:	e3a02203 	mov	r2, #805306368	; 0x30000000
30000034:	e3a03a01 	mov	r3, #4096	; 0x1000
30000038:	e4914004 	ldr	r4, [r1], #4
3000003c:	e4824004 	str	r4, [r2], #4
30000040:	e1510003 	cmp	r1, r3
30000044:	1afffffb 	bne	30000038 <copy_steppingstone_to_sdram+0xc>
30000048:	e1a0f00e 	mov	pc, lr

3000004c <memsetup>:
3000004c:	e3a01312 	mov	r1, #1207959552	; 0x48000000
30000050:	e28f2018 	add	r2, pc, #24
30000054:	e1a00000 	nop			; (mov r0, r0)
30000058:	e2813034 	add	r3, r1, #52	; 0x34
3000005c:	e4924004 	ldr	r4, [r2], #4
30000060:	e4814004 	str	r4, [r1], #4
30000064:	e1510003 	cmp	r1, r3
30000068:	1afffffb 	bne	3000005c <memsetup+0x10>
3000006c:	e1a0f00e 	mov	pc, lr

30000070 <mem_cfg_val>:
30000070:	22011110 	andcs	r1, r1, #16, 2
30000074:	00000700 	andeq	r0, r0, r0, lsl #14
30000078:	00000700 	andeq	r0, r0, r0, lsl #14
3000007c:	00000700 	andeq	r0, r0, r0, lsl #14
30000080:	00000700 	andeq	r0, r0, r0, lsl #14
30000084:	00000700 	andeq	r0, r0, r0, lsl #14
30000088:	00000700 	andeq	r0, r0, r0, lsl #14
3000008c:	00018005 	andeq	r8, r1, r5
30000090:	00018005 	andeq	r8, r1, r5
30000094:	008c07a3 	addeq	r0, ip, r3, lsr #15
30000098:	000000b1 	strheq	r0, [r0], -r1
3000009c:	00000030 	andeq	r0, r0, r0, lsr r0
300000a0:	00000030 	andeq	r0, r0, r0, lsr r0
300000a4:	30000010 	andcc	r0, r0, r0, lsl r0

300000a8 <wait>:
300000a8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
300000ac:	e28db000 	add	fp, sp, #0
300000b0:	e24dd00c 	sub	sp, sp, #12
300000b4:	e50b0008 	str	r0, [fp, #-8]
300000b8:	ea000002 	b	300000c8 <wait+0x20>
300000bc:	e51b3008 	ldr	r3, [fp, #-8]
300000c0:	e2433001 	sub	r3, r3, #1
300000c4:	e50b3008 	str	r3, [fp, #-8]
300000c8:	e51b3008 	ldr	r3, [fp, #-8]
300000cc:	e3530000 	cmp	r3, #0
300000d0:	1afffff9 	bne	300000bc <wait+0x14>
300000d4:	e1a00000 	nop			; (mov r0, r0)
300000d8:	e28bd000 	add	sp, fp, #0
300000dc:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
300000e0:	e12fff1e 	bx	lr

300000e4 <main>:
300000e4:	e92d4800 	push	{fp, lr}
300000e8:	e28db004 	add	fp, sp, #4
300000ec:	e24dd008 	sub	sp, sp, #8
300000f0:	e3a03000 	mov	r3, #0
300000f4:	e50b3008 	str	r3, [fp, #-8]
300000f8:	e59f3044 	ldr	r3, [pc, #68]	; 30000144 <main+0x60>
300000fc:	e3a02b15 	mov	r2, #21504	; 0x5400
30000100:	e5832000 	str	r2, [r3]
30000104:	e59f003c 	ldr	r0, [pc, #60]	; 30000148 <main+0x64>
30000108:	ebffffe6 	bl	300000a8 <wait>
3000010c:	e59f2038 	ldr	r2, [pc, #56]	; 3000014c <main+0x68>
30000110:	e51b3008 	ldr	r3, [fp, #-8]
30000114:	e1a03283 	lsl	r3, r3, #5
30000118:	e1e03003 	mvn	r3, r3
3000011c:	e5823000 	str	r3, [r2]
30000120:	e51b3008 	ldr	r3, [fp, #-8]
30000124:	e2833001 	add	r3, r3, #1
30000128:	e50b3008 	str	r3, [fp, #-8]
3000012c:	e51b3008 	ldr	r3, [fp, #-8]
30000130:	e3530008 	cmp	r3, #8
30000134:	1afffff2 	bne	30000104 <main+0x20>
30000138:	e3a03000 	mov	r3, #0
3000013c:	e50b3008 	str	r3, [fp, #-8]
30000140:	eaffffef 	b	30000104 <main+0x20>
30000144:	56000010 			; <UNDEFINED> instruction: 0x56000010
30000148:	00007530 	andeq	r7, r0, r0, lsr r5
3000014c:	56000014 			; <UNDEFINED> instruction: 0x56000014

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x2ef2f2dc>
   4:	75422820 	strbvc	r2, [r2, #-2080]	; 0xfffff7e0
   8:	72646c69 	rsbvc	r6, r4, #26880	; 0x6900
   c:	20746f6f 	rsbscs	r6, r4, pc, ror #30
  10:	32323032 	eorscc	r3, r2, #50	; 0x32
  14:	2e32302e 	cdpcs	0, 3, cr3, cr2, cr14, {1}
  18:	36202934 			; <UNDEFINED> instruction: 0x36202934
  1c:	302e352e 	eorcc	r3, lr, lr, lsr #10
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	54303239 	ldrtpl	r3, [r0], #-569	; 0xfffffdc7
  18:	08020600 	stmdaeq	r2, {r9, sl}
  1c:	12010901 	andne	r0, r1, #16384	; 0x4000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	Address 0x0000000000000028 is out of bounds.

