#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5610a5040520 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x5610a5063b60_0 .net "SUM", 0 0, L_0x5610a5068140;  1 drivers
v0x5610a5063c50_0 .var "a", 7 0;
v0x5610a5063d20_0 .var "b", 7 0;
v0x5610a5063e20_0 .var "cin", 0 0;
v0x5610a5063f10_0 .net "cout", 0 0, L_0x5610a50677f0;  1 drivers
v0x5610a5064050_0 .var/i "error", 31 0;
v0x5610a50640f0_0 .var/i "i", 31 0;
v0x5610a50641d0_0 .net "sum", 7 0, L_0x5610a5067d80;  1 drivers
S_0x5610a503f010 .scope module, "uut" "adder_8bit" 2 17, 3 2 0, S_0x5610a5040520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "SUM";
    .port_info 5 /OUTPUT 1 "cout";
v0x5610a50634e0_0 .net "SUM", 0 0, L_0x5610a5068140;  alias, 1 drivers
v0x5610a50635c0_0 .net "a", 7 0, v0x5610a5063c50_0;  1 drivers
v0x5610a50636a0_0 .net "b", 7 0, v0x5610a5063d20_0;  1 drivers
v0x5610a5063760_0 .net "c", 6 0, L_0x5610a5066fe0;  1 drivers
v0x5610a5063840_0 .net "cin", 0 0, v0x5610a5063e20_0;  1 drivers
v0x5610a5063930_0 .net "cout", 0 0, L_0x5610a50677f0;  alias, 1 drivers
v0x5610a5063a00_0 .net "sum", 7 0, L_0x5610a5067d80;  alias, 1 drivers
L_0x5610a50645b0 .part v0x5610a5063c50_0, 0, 1;
L_0x5610a50646a0 .part v0x5610a5063d20_0, 0, 1;
L_0x5610a5064c00 .part v0x5610a5063c50_0, 1, 1;
L_0x5610a5064ca0 .part v0x5610a5063d20_0, 1, 1;
L_0x5610a5064d70 .part L_0x5610a5066fe0, 0, 1;
L_0x5610a50652e0 .part v0x5610a5063c50_0, 2, 1;
L_0x5610a5065450 .part v0x5610a5063d20_0, 2, 1;
L_0x5610a5065580 .part L_0x5610a5066fe0, 1, 1;
L_0x5610a5065a60 .part v0x5610a5063c50_0, 3, 1;
L_0x5610a5065b00 .part v0x5610a5063d20_0, 3, 1;
L_0x5610a5065c00 .part L_0x5610a5066fe0, 2, 1;
L_0x5610a50660f0 .part v0x5610a5063c50_0, 4, 1;
L_0x5610a5066200 .part v0x5610a5063d20_0, 4, 1;
L_0x5610a50662a0 .part L_0x5610a5066fe0, 3, 1;
L_0x5610a5066830 .part v0x5610a5063c50_0, 5, 1;
L_0x5610a50668d0 .part v0x5610a5063d20_0, 5, 1;
L_0x5610a5066a00 .part L_0x5610a5066fe0, 4, 1;
L_0x5610a5066f40 .part v0x5610a5063c50_0, 6, 1;
L_0x5610a5067080 .part v0x5610a5063d20_0, 6, 1;
L_0x5610a5067120 .part L_0x5610a5066fe0, 5, 1;
LS_0x5610a5066fe0_0_0 .concat8 [ 1 1 1 1], L_0x5610a50644f0, L_0x5610a5064af0, L_0x5610a50651d0, L_0x5610a5065950;
LS_0x5610a5066fe0_0_4 .concat8 [ 1 1 1 0], L_0x5610a5065fe0, L_0x5610a5066720, L_0x5610a5066e30;
L_0x5610a5066fe0 .concat8 [ 4 3 0 0], LS_0x5610a5066fe0_0_0, LS_0x5610a5066fe0_0_4;
L_0x5610a5067900 .part v0x5610a5063c50_0, 7, 1;
L_0x5610a5067a60 .part v0x5610a5063d20_0, 7, 1;
L_0x5610a5067b00 .part L_0x5610a5066fe0, 6, 1;
LS_0x5610a5067d80_0_0 .concat8 [ 1 1 1 1], L_0x5610a5042f60, L_0x5610a5064800, L_0x5610a5064eb0, L_0x5610a50656e0;
LS_0x5610a5067d80_0_4 .concat8 [ 1 1 1 1], L_0x5610a5065d10, L_0x5610a5066450, L_0x5610a5066b10, L_0x5610a5067560;
L_0x5610a5067d80 .concat8 [ 4 4 0 0], LS_0x5610a5067d80_0_0, LS_0x5610a5067d80_0_4;
L_0x5610a5068140 .part L_0x5610a5067d80, 7, 1;
S_0x5610a503d6b0 .scope module, "fa0" "full_adder" 3 13, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5042ef0 .functor XOR 1, L_0x5610a50645b0, L_0x5610a50646a0, C4<0>, C4<0>;
L_0x5610a5042f60 .functor XOR 1, L_0x5610a5042ef0, v0x5610a5063e20_0, C4<0>, C4<0>;
L_0x5610a5064340 .functor AND 1, L_0x5610a50645b0, L_0x5610a50646a0, C4<1>, C4<1>;
L_0x5610a5064450 .functor AND 1, v0x5610a5063e20_0, L_0x5610a5042ef0, C4<1>, C4<1>;
L_0x5610a50644f0 .functor OR 1, L_0x5610a5064340, L_0x5610a5064450, C4<0>, C4<0>;
v0x5610a502e050_0 .net "a", 0 0, L_0x5610a50645b0;  1 drivers
v0x5610a502c6f0_0 .net "and_ab", 0 0, L_0x5610a5064340;  1 drivers
v0x5610a502ad90_0 .net "and_cin_xor", 0 0, L_0x5610a5064450;  1 drivers
v0x5610a5029430_0 .net "b", 0 0, L_0x5610a50646a0;  1 drivers
v0x5610a5027ab0_0 .net "cin", 0 0, v0x5610a5063e20_0;  alias, 1 drivers
v0x5610a505f060_0 .net "cout", 0 0, L_0x5610a50644f0;  1 drivers
v0x5610a505f120_0 .net "sum", 0 0, L_0x5610a5042f60;  1 drivers
v0x5610a505f1e0_0 .net "xor_ab", 0 0, L_0x5610a5042ef0;  1 drivers
S_0x5610a505f340 .scope module, "fa1" "full_adder" 3 14, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5064790 .functor XOR 1, L_0x5610a5064c00, L_0x5610a5064ca0, C4<0>, C4<0>;
L_0x5610a5064800 .functor XOR 1, L_0x5610a5064790, L_0x5610a5064d70, C4<0>, C4<0>;
L_0x5610a50648c0 .functor AND 1, L_0x5610a5064c00, L_0x5610a5064ca0, C4<1>, C4<1>;
L_0x5610a5064a00 .functor AND 1, L_0x5610a5064d70, L_0x5610a5064790, C4<1>, C4<1>;
L_0x5610a5064af0 .functor OR 1, L_0x5610a50648c0, L_0x5610a5064a00, C4<0>, C4<0>;
v0x5610a505f540_0 .net "a", 0 0, L_0x5610a5064c00;  1 drivers
v0x5610a505f600_0 .net "and_ab", 0 0, L_0x5610a50648c0;  1 drivers
v0x5610a505f6c0_0 .net "and_cin_xor", 0 0, L_0x5610a5064a00;  1 drivers
v0x5610a505f760_0 .net "b", 0 0, L_0x5610a5064ca0;  1 drivers
v0x5610a505f820_0 .net "cin", 0 0, L_0x5610a5064d70;  1 drivers
v0x5610a505f930_0 .net "cout", 0 0, L_0x5610a5064af0;  1 drivers
v0x5610a505f9f0_0 .net "sum", 0 0, L_0x5610a5064800;  1 drivers
v0x5610a505fab0_0 .net "xor_ab", 0 0, L_0x5610a5064790;  1 drivers
S_0x5610a505fc10 .scope module, "fa2" "full_adder" 3 15, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5064e10 .functor XOR 1, L_0x5610a50652e0, L_0x5610a5065450, C4<0>, C4<0>;
L_0x5610a5064eb0 .functor XOR 1, L_0x5610a5064e10, L_0x5610a5065580, C4<0>, C4<0>;
L_0x5610a5064fa0 .functor AND 1, L_0x5610a50652e0, L_0x5610a5065450, C4<1>, C4<1>;
L_0x5610a50650e0 .functor AND 1, L_0x5610a5065580, L_0x5610a5064e10, C4<1>, C4<1>;
L_0x5610a50651d0 .functor OR 1, L_0x5610a5064fa0, L_0x5610a50650e0, C4<0>, C4<0>;
v0x5610a505fe70_0 .net "a", 0 0, L_0x5610a50652e0;  1 drivers
v0x5610a505ff30_0 .net "and_ab", 0 0, L_0x5610a5064fa0;  1 drivers
v0x5610a505fff0_0 .net "and_cin_xor", 0 0, L_0x5610a50650e0;  1 drivers
v0x5610a5060090_0 .net "b", 0 0, L_0x5610a5065450;  1 drivers
v0x5610a5060150_0 .net "cin", 0 0, L_0x5610a5065580;  1 drivers
v0x5610a5060260_0 .net "cout", 0 0, L_0x5610a50651d0;  1 drivers
v0x5610a5060320_0 .net "sum", 0 0, L_0x5610a5064eb0;  1 drivers
v0x5610a50603e0_0 .net "xor_ab", 0 0, L_0x5610a5064e10;  1 drivers
S_0x5610a5060540 .scope module, "fa3" "full_adder" 3 16, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5065670 .functor XOR 1, L_0x5610a5065a60, L_0x5610a5065b00, C4<0>, C4<0>;
L_0x5610a50656e0 .functor XOR 1, L_0x5610a5065670, L_0x5610a5065c00, C4<0>, C4<0>;
L_0x5610a5065750 .functor AND 1, L_0x5610a5065a60, L_0x5610a5065b00, C4<1>, C4<1>;
L_0x5610a5065860 .functor AND 1, L_0x5610a5065c00, L_0x5610a5065670, C4<1>, C4<1>;
L_0x5610a5065950 .functor OR 1, L_0x5610a5065750, L_0x5610a5065860, C4<0>, C4<0>;
v0x5610a50607a0_0 .net "a", 0 0, L_0x5610a5065a60;  1 drivers
v0x5610a5060880_0 .net "and_ab", 0 0, L_0x5610a5065750;  1 drivers
v0x5610a5060940_0 .net "and_cin_xor", 0 0, L_0x5610a5065860;  1 drivers
v0x5610a5060a10_0 .net "b", 0 0, L_0x5610a5065b00;  1 drivers
v0x5610a5060ad0_0 .net "cin", 0 0, L_0x5610a5065c00;  1 drivers
v0x5610a5060be0_0 .net "cout", 0 0, L_0x5610a5065950;  1 drivers
v0x5610a5060ca0_0 .net "sum", 0 0, L_0x5610a50656e0;  1 drivers
v0x5610a5060d60_0 .net "xor_ab", 0 0, L_0x5610a5065670;  1 drivers
S_0x5610a5060ec0 .scope module, "fa4" "full_adder" 3 17, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5065ca0 .functor XOR 1, L_0x5610a50660f0, L_0x5610a5066200, C4<0>, C4<0>;
L_0x5610a5065d10 .functor XOR 1, L_0x5610a5065ca0, L_0x5610a50662a0, C4<0>, C4<0>;
L_0x5610a5065db0 .functor AND 1, L_0x5610a50660f0, L_0x5610a5066200, C4<1>, C4<1>;
L_0x5610a5065ef0 .functor AND 1, L_0x5610a50662a0, L_0x5610a5065ca0, C4<1>, C4<1>;
L_0x5610a5065fe0 .functor OR 1, L_0x5610a5065db0, L_0x5610a5065ef0, C4<0>, C4<0>;
v0x5610a5061170_0 .net "a", 0 0, L_0x5610a50660f0;  1 drivers
v0x5610a5061250_0 .net "and_ab", 0 0, L_0x5610a5065db0;  1 drivers
v0x5610a5061310_0 .net "and_cin_xor", 0 0, L_0x5610a5065ef0;  1 drivers
v0x5610a50613b0_0 .net "b", 0 0, L_0x5610a5066200;  1 drivers
v0x5610a5061470_0 .net "cin", 0 0, L_0x5610a50662a0;  1 drivers
v0x5610a5061580_0 .net "cout", 0 0, L_0x5610a5065fe0;  1 drivers
v0x5610a5061640_0 .net "sum", 0 0, L_0x5610a5065d10;  1 drivers
v0x5610a5061700_0 .net "xor_ab", 0 0, L_0x5610a5065ca0;  1 drivers
S_0x5610a5061860 .scope module, "fa5" "full_adder" 3 18, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5066190 .functor XOR 1, L_0x5610a5066830, L_0x5610a50668d0, C4<0>, C4<0>;
L_0x5610a5066450 .functor XOR 1, L_0x5610a5066190, L_0x5610a5066a00, C4<0>, C4<0>;
L_0x5610a50664f0 .functor AND 1, L_0x5610a5066830, L_0x5610a50668d0, C4<1>, C4<1>;
L_0x5610a5066630 .functor AND 1, L_0x5610a5066a00, L_0x5610a5066190, C4<1>, C4<1>;
L_0x5610a5066720 .functor OR 1, L_0x5610a50664f0, L_0x5610a5066630, C4<0>, C4<0>;
v0x5610a5061ac0_0 .net "a", 0 0, L_0x5610a5066830;  1 drivers
v0x5610a5061ba0_0 .net "and_ab", 0 0, L_0x5610a50664f0;  1 drivers
v0x5610a5061c60_0 .net "and_cin_xor", 0 0, L_0x5610a5066630;  1 drivers
v0x5610a5061d30_0 .net "b", 0 0, L_0x5610a50668d0;  1 drivers
v0x5610a5061df0_0 .net "cin", 0 0, L_0x5610a5066a00;  1 drivers
v0x5610a5061f00_0 .net "cout", 0 0, L_0x5610a5066720;  1 drivers
v0x5610a5061fc0_0 .net "sum", 0 0, L_0x5610a5066450;  1 drivers
v0x5610a5062080_0 .net "xor_ab", 0 0, L_0x5610a5066190;  1 drivers
S_0x5610a50621e0 .scope module, "fa6" "full_adder" 3 19, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a5066aa0 .functor XOR 1, L_0x5610a5066f40, L_0x5610a5067080, C4<0>, C4<0>;
L_0x5610a5066b10 .functor XOR 1, L_0x5610a5066aa0, L_0x5610a5067120, C4<0>, C4<0>;
L_0x5610a5066c00 .functor AND 1, L_0x5610a5066f40, L_0x5610a5067080, C4<1>, C4<1>;
L_0x5610a5066d40 .functor AND 1, L_0x5610a5067120, L_0x5610a5066aa0, C4<1>, C4<1>;
L_0x5610a5066e30 .functor OR 1, L_0x5610a5066c00, L_0x5610a5066d40, C4<0>, C4<0>;
v0x5610a5062440_0 .net "a", 0 0, L_0x5610a5066f40;  1 drivers
v0x5610a5062520_0 .net "and_ab", 0 0, L_0x5610a5066c00;  1 drivers
v0x5610a50625e0_0 .net "and_cin_xor", 0 0, L_0x5610a5066d40;  1 drivers
v0x5610a50626b0_0 .net "b", 0 0, L_0x5610a5067080;  1 drivers
v0x5610a5062770_0 .net "cin", 0 0, L_0x5610a5067120;  1 drivers
v0x5610a5062880_0 .net "cout", 0 0, L_0x5610a5066e30;  1 drivers
v0x5610a5062940_0 .net "sum", 0 0, L_0x5610a5066b10;  1 drivers
v0x5610a5062a00_0 .net "xor_ab", 0 0, L_0x5610a5066aa0;  1 drivers
S_0x5610a5062b60 .scope module, "fa7" "full_adder" 3 20, 3 27 0, S_0x5610a503f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5610a50674f0 .functor XOR 1, L_0x5610a5067900, L_0x5610a5067a60, C4<0>, C4<0>;
L_0x5610a5067560 .functor XOR 1, L_0x5610a50674f0, L_0x5610a5067b00, C4<0>, C4<0>;
L_0x5610a5067620 .functor AND 1, L_0x5610a5067900, L_0x5610a5067a60, C4<1>, C4<1>;
L_0x5610a5067730 .functor AND 1, L_0x5610a5067b00, L_0x5610a50674f0, C4<1>, C4<1>;
L_0x5610a50677f0 .functor OR 1, L_0x5610a5067620, L_0x5610a5067730, C4<0>, C4<0>;
v0x5610a5062dc0_0 .net "a", 0 0, L_0x5610a5067900;  1 drivers
v0x5610a5062ea0_0 .net "and_ab", 0 0, L_0x5610a5067620;  1 drivers
v0x5610a5062f60_0 .net "and_cin_xor", 0 0, L_0x5610a5067730;  1 drivers
v0x5610a5063030_0 .net "b", 0 0, L_0x5610a5067a60;  1 drivers
v0x5610a50630f0_0 .net "cin", 0 0, L_0x5610a5067b00;  1 drivers
v0x5610a5063200_0 .net "cout", 0 0, L_0x5610a50677f0;  alias, 1 drivers
v0x5610a50632c0_0 .net "sum", 0 0, L_0x5610a5067560;  1 drivers
v0x5610a5063380_0 .net "xor_ab", 0 0, L_0x5610a50674f0;  1 drivers
    .scope S_0x5610a5040520;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610a5064050_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5610a5040520;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610a50640f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5610a50640f0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 29 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %store/vec4 v0x5610a5063c50_0, 0, 8;
    %vpi_func 2 30 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %store/vec4 v0x5610a5063d20_0, 0, 8;
    %vpi_func 2 31 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x5610a5063e20_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5610a50641d0_0;
    %load/vec4 v0x5610a5063c50_0;
    %load/vec4 v0x5610a5063d20_0;
    %add;
    %load/vec4 v0x5610a5063e20_0;
    %pad/u 8;
    %add;
    %cmp/ne;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5610a5064050_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5610a5064050_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5610a5064050_0, 0, 32;
    %load/vec4 v0x5610a50640f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610a50640f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x5610a5064050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 38 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 41 "$display", "===========Test completed with %d /100 failures===========", v0x5610a5064050_0 {0 0 0};
T_1.5 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/datasets/DAC_openSource/autotest/arithmetic_modi/adder_8bit_/adder_8bit_3/testbench.v";
    "/home/datasets/DAC_openSource/autotest/arithmetic_modi/adder_8bit_/adder_8bit_3/adder_8bit.v";
