Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: mult_mat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mult_mat.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mult_mat"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : mult_mat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mult_mat.v" in library work
Module <mult_mat> compiled
No errors in compilation
Analysis of file <"mult_mat.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mult_mat> in library <work> with parameters.
	Bit = "00000000000000000000000000000011"
	M = "00000000000000000000000000000010"
	N = "00000000000000000000000000000010"
	P = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mult_mat>.
	Bit = 32'sb00000000000000000000000000000011
	M = 32'sb00000000000000000000000000000010
	N = 32'sb00000000000000000000000000000010
	P = 32'sb00000000000000000000000000000010
WARNING:Xst:905 - "mult_mat.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <matriz_resultado>
Module <mult_mat> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mult_mat>.
    Related source file is "mult_mat.v".
WARNING:Xst:643 - "mult_mat.v" line 60: The result of a 3x3-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit adder for signal <acum>.
    Found 3x3-bit multiplier for signal <acum$mult0015> created at line 60.
    Found 12-bit register for signal <mat_A>.
    Found 12-bit register for signal <mat_B>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <mult_mat> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 12-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <mat_A_0> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_1> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_2> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_3> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_4> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_5> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_6> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_7> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_A_8> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_0> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_1> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_2> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_3> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_4> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_5> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_6> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_7> of sequential type is unconnected in block <mult_mat>.
WARNING:Xst:2677 - Node <mat_B_8> of sequential type is unconnected in block <mult_mat>.

Synthesizing (advanced) Unit <mult_mat>.
	Found pipelined multiplier on signal <acum_mult0015>:
		- 1 pipeline level(s) found in a register on signal <mat_A>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <mat_B>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_acum_mult0015 by adding 1 register level(s).
Unit <mult_mat> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 3x3-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit mult_mat : the following signal(s) form a combinatorial loop: Madd_acum_lut<2>.
WARNING:Xst:2170 - Unit mult_mat : the following signal(s) form a combinatorial loop: Madd_acum_lut<0>.
WARNING:Xst:2170 - Unit mult_mat : the following signal(s) form a combinatorial loop: Madd_acum_lut<1>.

Optimizing unit <mult_mat> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mult_mat, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mult_mat.ngr
Top Level Output File Name         : mult_mat
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 4
#      GND                         : 1
#      LUT2                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 7
#      OBUF                        : 12
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                        2  out of    960     0%  
 Number of 4 input LUTs:                  3  out of   1920     0%  
 Number of IOs:                          38
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 2.139ns
   Maximum output required time after clock: 8.227ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.139ns (Levels of Logic = 1)
  Source:            clk_enable (PAD)
  Destination:       Mmult_acum_mult0015 (MULT)
  Destination Clock: clk rising

  Data Path: clk_enable to Mmult_acum_mult0015
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  clk_enable_IBUF (clk_enable_IBUF)
     MULT18X18SIO:CEA          0.653          Mmult_acum_mult0015
    ----------------------------------------
    Total                      2.139ns (1.759ns logic, 0.380ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              8.227ns (Levels of Logic = 2)
  Source:            Mmult_acum_mult0015 (MULT)
  Destination:       matriz_resultado<11> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_acum_mult0015 to matriz_resultado<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P2    1   3.482   0.426  Mmult_acum_mult0015 (acum_mult0015<2>)
     LUT2:I1->O            5   0.612   0.538  Madd_acum_lut<2>1 (Madd_acum_lut<2>)
     OBUF:I->O                 3.169          matriz_resultado_11_OBUF (matriz_resultado<11>)
    ----------------------------------------
    Total                      8.227ns (7.263ns logic, 0.964ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.42 secs
 
--> 

Total memory usage is 163016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    1 (   0 filtered)

