# AD9280_SCOP_2.0 IPæ ¸ç«‹å³å‡çº§æ“ä½œæ­¥éª¤

## ğŸš¨ å½“å‰é—®é¢˜ç¡®è®¤
- **çŠ¶æ€å¯„å­˜å™¨åˆ†æ**: 0x00650280
  - bit[5]=0: sampling_activeæœªæ´»åŠ¨ âŒ
  - bit[7]=1: FIFOæ»¡ï¼Œæœ‰æ•°æ® âœ…
  - bit[9]=1: é‡‡é›†å®Œæˆ âœ…
  - æ ·æœ¬è®¡æ•°=101: å·²é‡‡é›†åˆ°æ•°æ® âœ…

- **æ ¹æœ¬åŸå› **: å½“å‰è¿è¡Œçš„ä»æ˜¯æ—§IPæ ¸é€»è¾‘ï¼Œé‡‡æ ·å®Œæˆåsampling_active=0ï¼Œå¯¼è‡´AXI Streamæ— æ³•è¾“å‡º

## ğŸ”§ ç«‹å³æ“ä½œæ­¥éª¤

### æ­¥éª¤1: å‡çº§IPæ ¸ç‰ˆæœ¬å·
**å½“å‰ç‰ˆæœ¬**: 2.3 â†’ **ç›®æ ‡ç‰ˆæœ¬**: 2.4

```tcl
# åœ¨Vivado TCL Consoleæ‰§è¡Œ
set_property version 2.4 [get_ips ad9280_scop_0]
```

æˆ–æ‰‹åŠ¨ä¿®æ”¹ `component.xml` ç¬¬5è¡Œï¼š
```xml
<spirit:version>2.4</spirit:version>
```

### æ­¥éª¤2: é‡æ–°æ‰“åŒ…IPæ ¸
1. æ‰“å¼€Vivado
2. **Tools** â†’ **Create and Package New IP**
3. é€‰æ‹© **Package a specified directory**
4. é€‰æ‹©è·¯å¾„: `e:\FPGAproject\Zynq7010Oscilloscope2\IPcore\ad9280_scop_2\ad9280_scop_2_0`
5. **Identification** é¡µé¢ä¿®æ”¹ç‰ˆæœ¬å·ä¸º `2.4`
6. **Review and Package** â†’ **Re-Package IP**

### æ­¥éª¤3: å‡çº§Block Designä¸­çš„IPå®ä¾‹
1. æ‰“å¼€Block Design (`design_1`)
2. å³é”®ç‚¹å‡» `ad9280_scop_0` å®ä¾‹
3. é€‰æ‹© **Upgrade IP**
4. ç¡®è®¤å‡çº§åˆ°ç‰ˆæœ¬ `2.4`

### æ­¥éª¤4: éªŒè¯IPæ ¸æ›´æ–°
æ£€æŸ¥IPæ ¸å±æ€§ï¼Œç¡®è®¤ï¼š
- ç‰ˆæœ¬å·ï¼š2.4
- FIFO_DEPTHå‚æ•°ï¼š1024
- è¿ç»­é‡‡æ ·é€»è¾‘å·²ç”Ÿæ•ˆ

### æ­¥éª¤5: é‡æ–°ç»¼åˆå’Œå®ç°
```tcl
# TCL Consoleæ‰§è¡Œ
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1

reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
```

### æ­¥éª¤6: å¯¼å‡ºç¡¬ä»¶å¹³å°
1. **File** â†’ **Export** â†’ **Export Hardware**
2. é€‰æ‹© **Include bitstream**
3. å¯¼å‡ºåˆ°: `e:\FPGAproject\Zynq7010Oscilloscope2\design_1_wrapper.xsa`

### æ­¥éª¤7: æ›´æ–°Vitiså¹³å°
```bash
# åœ¨Vitis Terminalæ‰§è¡Œ
cd e:/FPGAproject/Zynq7010Oscilloscope2/platform
xsct -batch -eval "platform create -name zynq_platform -hw ../design_1_wrapper.xsa"
```

### æ­¥éª¤8: é‡æ–°ç¼–è¯‘è½¯ä»¶
```bash
cd e:/FPGAproject/Zynq7010Oscilloscope2/hello_world/build
cmake ..
ninja
```

### æ­¥éª¤9: çƒ§å½•å’Œæµ‹è¯•
1. çƒ§å½•æ–°çš„ `BOOT.bin`
2. è¿è¡Œè½¯ä»¶ï¼Œè§‚å¯Ÿä¸²å£è¾“å‡º
3. ç¡®è®¤ `sampling_active=1` æ—¶AXI Streamèƒ½æ­£å¸¸è¾“å‡º

## ğŸ” é¢„æœŸç»“æœ
å‡çº§åçš„çŠ¶æ€å¯„å­˜å™¨åº”æ˜¾ç¤ºï¼š
- **bit[5]=1**: sampling_activeæ´»åŠ¨ âœ…
- **TVALID=1, TDATAâ‰ 0**: AXI Streamæ­£å¸¸è¾“å‡º âœ…
- **DMAä¸­æ–­è§¦å‘**: æ•°æ®ä¼ è¾“å®Œæˆ âœ…

## âš ï¸ æ³¨æ„äº‹é¡¹
1. ç¡®ä¿IPæ ¸ç‰ˆæœ¬å·é€’å¢ï¼ˆ2.3â†’2.4ï¼‰
2. Block Designå¿…é¡»æ˜¾ç¤ºIPå®ä¾‹å·²å‡çº§
3. é‡æ–°ç»¼åˆå‰ç¡®è®¤ä»£ç ä¿®æ”¹å·²ç”Ÿæ•ˆ
4. å¤‡ä»½å½“å‰å·¥ç¨‹çŠ¶æ€

## ğŸ› æ•…éšœæ’é™¤
å¦‚æœå‡çº§åä»æœ‰é—®é¢˜ï¼š
1. æ£€æŸ¥ILAä¸­é‡‡æ ·çŠ¶æ€æœºçŠ¶æ€
2. ç¡®è®¤æ—¶é’Ÿå’Œå¤ä½ä¿¡å·æ­£å¸¸
3. éªŒè¯AXI Streamæ¡æ‰‹ä¿¡å·
4. æ£€æŸ¥FIFOè¯»å†™æŒ‡é’ˆå’Œæ ‡å¿—ä½

---
**åˆ›å»ºæ—¶é—´**: $(Get-Date)  
**é—®é¢˜çŠ¶æ€**: sampling_active=0å¯¼è‡´AXI Streamæ— è¾“å‡º  
**è§£å†³æ–¹æ¡ˆ**: IPæ ¸ç‰ˆæœ¬å‡çº§+é‡æ–°ç»¼åˆå®ç°
