// Seed: 1315009132
module module_0;
  wire id_1;
  wire id_2;
  id_3(
      1 - 1
  ); id_4(
      1, {1{id_3}} - 1, id_3 * 1
  );
  tri1 id_5, id_6;
  wire id_7;
  id_8(
      .id_0(1 && id_5), .id_1((1 ^ id_5)), .id_2(id_7)
  );
  wire id_9;
endmodule
module module_1 (
    output tri   id_0,
    output tri1  id_1,
    input  wand  id_2,
    output tri   id_3,
    input  wand  id_4,
    output uwire id_5
);
  assign id_0 = 1;
  wire id_7;
  module_0();
  tri1 id_8 = 1;
  assign id_1 = 1;
endmodule
