 - -RAM
`timescale 1ns / 1ps
module ram( address, data, cs, we, oe );
input cs, we, oe;
input[3:0] address;
inout[7:0] data;
reg[7:0] data_out;

reg[7:0] mem[0:31]; // 32 address lines with depth=8
assign data = (cs && oe && !we) ? data_out : 8'bzzzz; //High-z
always@(cs or we or data or address) //Read Data
begin
if(cs && !we && oe)
data_out = mem[address];
end
always@(cs or we or data or address) //Write Data
begin
if(cs && we)
mem[address] = data;
end
endmodule
