// Seed: 2210278537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  always disable id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri1 id_6
);
  assign id_6 = 1;
  wire id_8, id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9
  );
endmodule
