

================================================================
== Vivado HLS Report for 'matchTop'
================================================================
* Date:           Sat Apr  6 15:21:54 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  254|  254|  255|  255|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty (273)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:28
codeRepl:10  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)


 <State 2>: 0.00ns
ST_2: empty (273)  [1/2] 0.00ns  loc: matchedRee/matchFilter.cpp:28
codeRepl:10  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_2: tmp_data_V_1 (274)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:28
codeRepl:11  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0

ST_2: tmp_last_V (275)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:28
codeRepl:12  %tmp_last_V = extractvalue { i32, i1 } %empty, 1

ST_2: tmp (276)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:31
codeRepl:13  %tmp = trunc i32 %tmp_data_V_1 to i16

ST_2: StgValue_12 (277)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:31
codeRepl:14  store i16 %tmp, i16* @newVali_V, align 2

ST_2: p_Result_1 (278)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:32
codeRepl:15  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 31)

ST_2: StgValue_14 (279)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:32
codeRepl:16  store i16 %p_Result_1, i16* @newValq_V, align 2

ST_2: StgValue_15 (280)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:33
codeRepl:17  call fastcc void @shiftSampleIn(i16 %tmp, i16 %p_Result_1)


 <State 3>: 0.00ns
ST_3: StgValue_16 (280)  [1/2] 0.00ns  loc: matchedRee/matchFilter.cpp:33
codeRepl:17  call fastcc void @shiftSampleIn(i16 %tmp, i16 %p_Result_1)


 <State 4>: 0.00ns
ST_4: tmp_data_V (281)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:34
codeRepl:18  %tmp_data_V = call fastcc i32 @convol()


 <State 5>: 4.04ns
ST_5: tmp_data_V (281)  [1/2] 4.04ns  loc: matchedRee/matchFilter.cpp:34
codeRepl:18  %tmp_data_V = call fastcc i32 @convol()

ST_5: StgValue_19 (282)  [2/2] 0.00ns  loc: matchedRee/matchFilter.cpp:38
codeRepl:19  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 %tmp_last_V)


 <State 6>: 0.00ns
ST_6: StgValue_20 (263)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !104

ST_6: StgValue_21 (264)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !108

ST_6: StgValue_22 (265)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !112

ST_6: StgValue_23 (266)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !116

ST_6: StgValue_24 (267)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @matchTop_str) nounwind

ST_6: StgValue_25 (268)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:7
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_26 (269)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:8
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_27 (270)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:9
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_28 (271)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:18
codeRepl:8  call void (...)* @_ssdm_op_SpecReset(i16* @newVali_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_29 (272)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:21
codeRepl:9  call void (...)* @_ssdm_op_SpecReset(i16* @newValq_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: StgValue_30 (282)  [1/2] 0.00ns  loc: matchedRee/matchFilter.cpp:38
codeRepl:19  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 %tmp_last_V)

ST_6: StgValue_31 (283)  [1/1] 0.00ns  loc: matchedRee/matchFilter.cpp:47
codeRepl:20  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 4.04ns
The critical path consists of the following:
	'call' operation ('tmp.data.V', matchedRee/matchFilter.cpp:34) to 'convol' [281]  (4.04 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
