// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Apr 21 16:50:30 2020
// Host        : DESKTOP-GSUMVJ7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_ced_0_0_sim_netlist.v
// Design      : design_1_ced_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (ap_rst_n_inv,
    image_in_TREADY,
    img_data_stream_0_V_din,
    img_data_stream_1_V_din,
    img_data_stream_2_V_din,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    start_once_reg,
    ap_rst_n,
    ap_clk,
    image_in_TDATA,
    start_for_RGB2Gray_U0_full_n,
    image_in_TVALID,
    src_data_stream_1_V_full_n,
    src_data_stream_0_V_full_n,
    src_data_stream_2_V_full_n,
    image_in_TLAST,
    image_in_TUSER);
  output ap_rst_n_inv;
  output image_in_TREADY;
  output [7:0]img_data_stream_0_V_din;
  output [7:0]img_data_stream_1_V_din;
  output [7:0]img_data_stream_2_V_din;
  output AXIvideo2Mat_U0_img_data_stream_1_V_write;
  output start_once_reg;
  input ap_rst_n;
  input ap_clk;
  input [23:0]image_in_TDATA;
  input start_for_RGB2Gray_U0_full_n;
  input image_in_TVALID;
  input src_data_stream_1_V_full_n;
  input src_data_stream_0_V_full_n;
  input src_data_stream_2_V_full_n;
  input [0:0]image_in_TLAST;
  input [0:0]image_in_TUSER;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel3;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_4_n_0 ;
  wire \ap_CS_fsm[5]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_phi_mux_eol_phi_fu_231_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_V1_reg_173;
  wire \axi_data_V1_reg_173[0]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[10]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[11]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[12]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[13]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[14]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[15]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[16]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[17]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[18]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[19]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[1]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[20]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[21]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[22]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[23]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[2]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[3]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[4]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[5]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[6]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[7]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[8]_i_1_n_0 ;
  wire \axi_data_V1_reg_173[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_reg_205;
  wire \axi_data_V_1_reg_205[0]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[10]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[11]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[12]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[13]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[14]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[15]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[16]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[17]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[18]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[19]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[1]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[20]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[21]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[22]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[23]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[23]_i_2_n_0 ;
  wire \axi_data_V_1_reg_205[2]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[3]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[4]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[5]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[6]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[7]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[8]_i_1_n_0 ;
  wire \axi_data_V_1_reg_205[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_3_reg_276;
  wire axi_last_V1_reg_163;
  wire \axi_last_V1_reg_163[0]_i_1_n_0 ;
  wire axi_last_V_2_reg_2391;
  wire \axi_last_V_2_reg_239[0]_i_1_n_0 ;
  wire \axi_last_V_2_reg_239_reg_n_0_[0] ;
  wire axi_last_V_3_reg_264;
  wire \axi_last_V_3_reg_264[0]_i_1_n_0 ;
  wire brmerge_fu_344_p2;
  wire eol_1_reg_194;
  wire \eol_1_reg_194[0]_i_1_n_0 ;
  wire eol_2_reg_288;
  wire \eol_2_reg_288[0]_i_2_n_0 ;
  wire \eol_2_reg_288_reg_n_0_[0] ;
  wire \eol_reg_227[0]_i_1_n_0 ;
  wire \eol_reg_227_reg_n_0_[0] ;
  wire exitcond_fu_329_p2;
  wire exitcond_reg_4080;
  wire \exitcond_reg_408[0]_i_1_n_0 ;
  wire \exitcond_reg_408_reg_n_0_[0] ;
  wire [6:0]i_V_fu_323_p2;
  wire [6:0]i_V_reg_403;
  wire \i_V_reg_403[6]_i_2_n_0 ;
  wire [23:0]image_in_TDATA;
  wire [0:0]image_in_TLAST;
  wire image_in_TREADY;
  wire [0:0]image_in_TUSER;
  wire image_in_TVALID;
  wire [7:0]img_data_stream_0_V_din;
  wire [7:0]img_data_stream_1_V_din;
  wire [7:0]img_data_stream_2_V_din;
  wire [6:0]j_V_fu_335_p2;
  wire [7:0]p_0_in;
  wire [23:0]p_1_in;
  wire p_1_in3_in;
  wire p_34_in;
  wire [23:0]p_Val2_s_reg_252;
  wire \p_Val2_s_reg_252[0]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[10]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[11]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[12]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[13]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[14]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[15]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[16]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[17]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[18]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[19]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[1]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[20]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[21]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[22]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[23]_i_2_n_0 ;
  wire \p_Val2_s_reg_252[2]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[4]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[5]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[6]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[7]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[8]_i_1_n_0 ;
  wire \p_Val2_s_reg_252[9]_i_1_n_0 ;
  wire sof_1_fu_120;
  wire sof_1_fu_1200;
  wire \sof_1_fu_120[0]_i_1_n_0 ;
  wire src_data_stream_0_V_full_n;
  wire src_data_stream_1_V_full_n;
  wire src_data_stream_2_V_full_n;
  wire start_for_RGB2Gray_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire t_V_4_reg_216;
  wire \t_V_4_reg_216[6]_i_4_n_0 ;
  wire [6:0]t_V_4_reg_216_reg__0;
  wire [6:0]t_V_reg_183;
  wire tmp_129_reg_4210;
  wire \tmp_129_reg_421[0]_i_1_n_0 ;
  wire \tmp_129_reg_421[1]_i_1_n_0 ;
  wire \tmp_129_reg_421[2]_i_1_n_0 ;
  wire \tmp_129_reg_421[3]_i_1_n_0 ;
  wire \tmp_129_reg_421[4]_i_1_n_0 ;
  wire \tmp_129_reg_421[5]_i_1_n_0 ;
  wire \tmp_129_reg_421[6]_i_1_n_0 ;
  wire \tmp_129_reg_421[7]_i_2_n_0 ;
  wire \tmp_44_reg_431[0]_i_1_n_0 ;
  wire \tmp_44_reg_431[1]_i_1_n_0 ;
  wire \tmp_44_reg_431[2]_i_1_n_0 ;
  wire \tmp_44_reg_431[3]_i_1_n_0 ;
  wire \tmp_44_reg_431[4]_i_1_n_0 ;
  wire \tmp_44_reg_431[5]_i_1_n_0 ;
  wire \tmp_44_reg_431[6]_i_1_n_0 ;
  wire \tmp_44_reg_431[7]_i_1_n_0 ;
  wire [23:0]tmp_data_V_reg_379;
  wire tmp_last_V_reg_387;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(image_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(image_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(image_in_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(image_in_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(image_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(image_in_TVALID),
        .I3(image_in_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(image_in_TVALID),
        .I2(image_in_TREADY),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(AXI_video_strm_V_data_V_0_sel2),
        .I1(AXI_video_strm_V_data_V_0_sel3),
        .I2(exitcond_reg_4080),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(brmerge_fu_344_p2),
        .I5(exitcond_fu_329_p2),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_reg_288_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel3));
  LUT6 #(
    .INIT(64'h2222222220002222)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_5 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_6_n_0 ),
        .I2(\ap_CS_fsm[5]_i_4_n_0 ),
        .I3(\ap_CS_fsm[5]_i_5_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0 ),
        .I5(brmerge_fu_344_p2),
        .O(exitcond_reg_4080));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_6 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(image_in_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(image_in_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(image_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(image_in_TVALID),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(image_in_TVALID),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_out),
        .I3(image_in_TVALID),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(image_in_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(image_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(image_in_TVALID),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(image_in_TVALID),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_out),
        .I3(image_in_TVALID),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_state4),
        .I2(start_for_RGB2Gray_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(start_for_RGB2Gray_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h1DFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(AXI_video_strm_V_user_V_0_payload_A),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_B),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_B),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hD0F0FFFFD0F0D0F0)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(t_V_reg_183[1]),
        .I2(t_V_reg_183[2]),
        .I3(t_V_reg_183[0]),
        .I4(\ap_CS_fsm[4]_i_3_n_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(t_V_reg_183[6]),
        .I1(t_V_reg_183[5]),
        .I2(t_V_reg_183[4]),
        .I3(t_V_reg_183[3]),
        .O(\ap_CS_fsm[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_4_n_0 ),
        .I1(t_V_4_reg_216_reg__0[0]),
        .I2(t_V_4_reg_216_reg__0[2]),
        .I3(t_V_4_reg_216_reg__0[1]),
        .O(exitcond_fu_329_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00101010)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(brmerge_fu_344_p2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[5]_i_5_n_0 ),
        .I4(\ap_CS_fsm[5]_i_4_n_0 ),
        .I5(\ap_CS_fsm[5]_i_6_n_0 ),
        .O(ap_block_pp1_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(t_V_4_reg_216_reg__0[6]),
        .I1(t_V_4_reg_216_reg__0[5]),
        .I2(t_V_4_reg_216_reg__0[4]),
        .I3(t_V_4_reg_216_reg__0[3]),
        .O(\ap_CS_fsm[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(t_V_4_reg_216_reg__0[1]),
        .I1(t_V_4_reg_216_reg__0[2]),
        .I2(t_V_4_reg_216_reg__0[0]),
        .O(\ap_CS_fsm[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h13330000)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(src_data_stream_1_V_full_n),
        .I1(\exitcond_reg_408_reg_n_0_[0] ),
        .I2(src_data_stream_0_V_full_n),
        .I3(src_data_stream_2_V_full_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\eol_2_reg_288_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_2_reg_288_reg_n_0_[0] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_fu_329_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(p_1_in3_in),
        .I4(ap_rst_n),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0A000C000C0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .I3(exitcond_fu_329_p2),
        .I4(p_1_in3_in),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[0]_i_1 
       (.I0(tmp_data_V_reg_379[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[0]),
        .O(\axi_data_V1_reg_173[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[10]_i_1 
       (.I0(tmp_data_V_reg_379[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[10]),
        .O(\axi_data_V1_reg_173[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[11]_i_1 
       (.I0(tmp_data_V_reg_379[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[11]),
        .O(\axi_data_V1_reg_173[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[12]_i_1 
       (.I0(tmp_data_V_reg_379[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[12]),
        .O(\axi_data_V1_reg_173[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[13]_i_1 
       (.I0(tmp_data_V_reg_379[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[13]),
        .O(\axi_data_V1_reg_173[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[14]_i_1 
       (.I0(tmp_data_V_reg_379[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[14]),
        .O(\axi_data_V1_reg_173[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[15]_i_1 
       (.I0(tmp_data_V_reg_379[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[15]),
        .O(\axi_data_V1_reg_173[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[16]_i_1 
       (.I0(tmp_data_V_reg_379[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[16]),
        .O(\axi_data_V1_reg_173[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[17]_i_1 
       (.I0(tmp_data_V_reg_379[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[17]),
        .O(\axi_data_V1_reg_173[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[18]_i_1 
       (.I0(tmp_data_V_reg_379[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[18]),
        .O(\axi_data_V1_reg_173[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[19]_i_1 
       (.I0(tmp_data_V_reg_379[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[19]),
        .O(\axi_data_V1_reg_173[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[1]_i_1 
       (.I0(tmp_data_V_reg_379[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[1]),
        .O(\axi_data_V1_reg_173[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[20]_i_1 
       (.I0(tmp_data_V_reg_379[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[20]),
        .O(\axi_data_V1_reg_173[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[21]_i_1 
       (.I0(tmp_data_V_reg_379[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[21]),
        .O(\axi_data_V1_reg_173[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[22]_i_1 
       (.I0(tmp_data_V_reg_379[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[22]),
        .O(\axi_data_V1_reg_173[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[23]_i_1 
       (.I0(tmp_data_V_reg_379[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[23]),
        .O(\axi_data_V1_reg_173[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[2]_i_1 
       (.I0(tmp_data_V_reg_379[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[2]),
        .O(\axi_data_V1_reg_173[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[3]_i_1 
       (.I0(tmp_data_V_reg_379[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[3]),
        .O(\axi_data_V1_reg_173[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[4]_i_1 
       (.I0(tmp_data_V_reg_379[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[4]),
        .O(\axi_data_V1_reg_173[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[5]_i_1 
       (.I0(tmp_data_V_reg_379[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[5]),
        .O(\axi_data_V1_reg_173[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[6]_i_1 
       (.I0(tmp_data_V_reg_379[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[6]),
        .O(\axi_data_V1_reg_173[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[7]_i_1 
       (.I0(tmp_data_V_reg_379[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[7]),
        .O(\axi_data_V1_reg_173[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[8]_i_1 
       (.I0(tmp_data_V_reg_379[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[8]),
        .O(\axi_data_V1_reg_173[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_reg_173[9]_i_1 
       (.I0(tmp_data_V_reg_379[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_reg_276[9]),
        .O(\axi_data_V1_reg_173[9]_i_1_n_0 ));
  FDRE \axi_data_V1_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[0]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[0]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[10]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[10]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[11]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[11]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[12]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[12]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[13]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[13]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[14]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[14]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[15]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[15]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[16]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[16]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[17]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[17]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[18]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[18]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[19]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[19]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[1]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[1]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[20]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[20]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[21]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[21]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[22]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[22]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[23]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[23]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[2]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[2]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[3]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[3]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[4]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[4]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[5]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[5]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[6]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[6]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[7]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[7]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[8]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[8]),
        .R(1'b0));
  FDRE \axi_data_V1_reg_173_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_reg_173[9]_i_1_n_0 ),
        .Q(axi_data_V1_reg_173[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[0]_i_1 
       (.I0(p_Val2_s_reg_252[0]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[0]),
        .O(\axi_data_V_1_reg_205[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[10]_i_1 
       (.I0(p_Val2_s_reg_252[10]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[10]),
        .O(\axi_data_V_1_reg_205[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[11]_i_1 
       (.I0(p_Val2_s_reg_252[11]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[11]),
        .O(\axi_data_V_1_reg_205[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[12]_i_1 
       (.I0(p_Val2_s_reg_252[12]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[12]),
        .O(\axi_data_V_1_reg_205[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[13]_i_1 
       (.I0(p_Val2_s_reg_252[13]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[13]),
        .O(\axi_data_V_1_reg_205[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[14]_i_1 
       (.I0(p_Val2_s_reg_252[14]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[14]),
        .O(\axi_data_V_1_reg_205[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[15]_i_1 
       (.I0(p_Val2_s_reg_252[15]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[15]),
        .O(\axi_data_V_1_reg_205[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[16]_i_1 
       (.I0(p_Val2_s_reg_252[16]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[16]),
        .O(\axi_data_V_1_reg_205[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[17]_i_1 
       (.I0(p_Val2_s_reg_252[17]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[17]),
        .O(\axi_data_V_1_reg_205[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[18]_i_1 
       (.I0(p_Val2_s_reg_252[18]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[18]),
        .O(\axi_data_V_1_reg_205[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[19]_i_1 
       (.I0(p_Val2_s_reg_252[19]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[19]),
        .O(\axi_data_V_1_reg_205[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[1]_i_1 
       (.I0(p_Val2_s_reg_252[1]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[1]),
        .O(\axi_data_V_1_reg_205[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[20]_i_1 
       (.I0(p_Val2_s_reg_252[20]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[20]),
        .O(\axi_data_V_1_reg_205[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[21]_i_1 
       (.I0(p_Val2_s_reg_252[21]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[21]),
        .O(\axi_data_V_1_reg_205[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[22]_i_1 
       (.I0(p_Val2_s_reg_252[22]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[22]),
        .O(\axi_data_V_1_reg_205[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axi_data_V_1_reg_205[23]_i_1 
       (.I0(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I1(p_1_in3_in),
        .O(\axi_data_V_1_reg_205[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[23]_i_2 
       (.I0(p_Val2_s_reg_252[23]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[23]),
        .O(\axi_data_V_1_reg_205[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \axi_data_V_1_reg_205[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_reg_408_reg_n_0_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(AXIvideo2Mat_U0_img_data_stream_1_V_write));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \axi_data_V_1_reg_205[23]_i_4 
       (.I0(ap_CS_fsm_state4),
        .I1(t_V_reg_183[1]),
        .I2(t_V_reg_183[2]),
        .I3(t_V_reg_183[0]),
        .I4(\ap_CS_fsm[4]_i_3_n_0 ),
        .O(p_1_in3_in));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[2]_i_1 
       (.I0(p_Val2_s_reg_252[2]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[2]),
        .O(\axi_data_V_1_reg_205[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[3]_i_1 
       (.I0(p_Val2_s_reg_252[3]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[3]),
        .O(\axi_data_V_1_reg_205[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[4]_i_1 
       (.I0(p_Val2_s_reg_252[4]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[4]),
        .O(\axi_data_V_1_reg_205[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[5]_i_1 
       (.I0(p_Val2_s_reg_252[5]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[5]),
        .O(\axi_data_V_1_reg_205[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[6]_i_1 
       (.I0(p_Val2_s_reg_252[6]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[6]),
        .O(\axi_data_V_1_reg_205[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[7]_i_1 
       (.I0(p_Val2_s_reg_252[7]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[7]),
        .O(\axi_data_V_1_reg_205[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[8]_i_1 
       (.I0(p_Val2_s_reg_252[8]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[8]),
        .O(\axi_data_V_1_reg_205[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_reg_205[9]_i_1 
       (.I0(p_Val2_s_reg_252[9]),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_data_V1_reg_173[9]),
        .O(\axi_data_V_1_reg_205[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[0]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[10]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[11]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[12]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[13]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[14]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[15]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[16]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[17]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[18]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[19]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[1]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[20]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[21]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[22]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[23]_i_2_n_0 ),
        .Q(axi_data_V_1_reg_205[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[2]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[3]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[4]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[5]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[6]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[7]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[8]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\axi_data_V_1_reg_205[9]_i_1_n_0 ),
        .Q(axi_data_V_1_reg_205[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[0]_i_1 
       (.I0(axi_data_V_1_reg_205[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[10]_i_1 
       (.I0(axi_data_V_1_reg_205[10]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[11]_i_1 
       (.I0(axi_data_V_1_reg_205[11]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[12]_i_1 
       (.I0(axi_data_V_1_reg_205[12]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[13]_i_1 
       (.I0(axi_data_V_1_reg_205[13]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[14]_i_1 
       (.I0(axi_data_V_1_reg_205[14]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[15]_i_1 
       (.I0(axi_data_V_1_reg_205[15]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[16]_i_1 
       (.I0(axi_data_V_1_reg_205[16]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[17]_i_1 
       (.I0(axi_data_V_1_reg_205[17]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[18]_i_1 
       (.I0(axi_data_V_1_reg_205[18]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[19]_i_1 
       (.I0(axi_data_V_1_reg_205[19]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[1]_i_1 
       (.I0(axi_data_V_1_reg_205[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[20]_i_1 
       (.I0(axi_data_V_1_reg_205[20]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[21]_i_1 
       (.I0(axi_data_V_1_reg_205[21]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[22]_i_1 
       (.I0(axi_data_V_1_reg_205[22]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[23]_i_1 
       (.I0(axi_data_V_1_reg_205[23]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[2]_i_1 
       (.I0(axi_data_V_1_reg_205[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[3]_i_1 
       (.I0(axi_data_V_1_reg_205[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[4]_i_1 
       (.I0(axi_data_V_1_reg_205[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[5]_i_1 
       (.I0(axi_data_V_1_reg_205[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[6]_i_1 
       (.I0(axi_data_V_1_reg_205[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[7]_i_1 
       (.I0(axi_data_V_1_reg_205[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[8]_i_1 
       (.I0(axi_data_V_1_reg_205[8]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_reg_276[9]_i_1 
       (.I0(axi_data_V_1_reg_205[9]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_3_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[0]),
        .Q(axi_data_V_3_reg_276[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[10] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[10]),
        .Q(axi_data_V_3_reg_276[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[11] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[11]),
        .Q(axi_data_V_3_reg_276[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[12] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[12]),
        .Q(axi_data_V_3_reg_276[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[13] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[13]),
        .Q(axi_data_V_3_reg_276[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[14] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[14]),
        .Q(axi_data_V_3_reg_276[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[15] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[15]),
        .Q(axi_data_V_3_reg_276[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[16] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[16]),
        .Q(axi_data_V_3_reg_276[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[17] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[17]),
        .Q(axi_data_V_3_reg_276[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[18] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[18]),
        .Q(axi_data_V_3_reg_276[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[19] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[19]),
        .Q(axi_data_V_3_reg_276[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[1]),
        .Q(axi_data_V_3_reg_276[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[20] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[20]),
        .Q(axi_data_V_3_reg_276[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[21] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[21]),
        .Q(axi_data_V_3_reg_276[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[22] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[22]),
        .Q(axi_data_V_3_reg_276[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[23] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[23]),
        .Q(axi_data_V_3_reg_276[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[2]),
        .Q(axi_data_V_3_reg_276[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[3]),
        .Q(axi_data_V_3_reg_276[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[4]),
        .Q(axi_data_V_3_reg_276[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[5]),
        .Q(axi_data_V_3_reg_276[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[6]),
        .Q(axi_data_V_3_reg_276[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[7]),
        .Q(axi_data_V_3_reg_276[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[8] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[8]),
        .Q(axi_data_V_3_reg_276[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_276_reg[9] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(p_1_in[9]),
        .Q(axi_data_V_3_reg_276[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_reg_163[0]_i_1 
       (.I0(tmp_last_V_reg_387),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_reg_264),
        .O(\axi_last_V1_reg_163[0]_i_1_n_0 ));
  FDRE \axi_last_V1_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_reg_163[0]_i_1_n_0 ),
        .Q(axi_last_V1_reg_163),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACCFFFF0ACC0000)) 
    \axi_last_V_2_reg_239[0]_i_1 
       (.I0(eol_1_reg_194),
        .I1(AXI_video_strm_V_last_V_0_data_out),
        .I2(ap_phi_mux_eol_phi_fu_231_p41),
        .I3(axi_last_V_2_reg_2391),
        .I4(p_34_in),
        .I5(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .O(\axi_last_V_2_reg_239[0]_i_1_n_0 ));
  FDRE \axi_last_V_2_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_2_reg_239[0]_i_1_n_0 ),
        .Q(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_reg_264[0]_i_1 
       (.I0(eol_1_reg_194),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_reg_264[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(\axi_last_V_3_reg_264[0]_i_1_n_0 ),
        .Q(axi_last_V_3_reg_264),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_1_reg_194[0]_i_1 
       (.I0(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(axi_last_V1_reg_163),
        .O(\eol_1_reg_194[0]_i_1_n_0 ));
  FDRE \eol_1_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_reg_205[23]_i_1_n_0 ),
        .D(\eol_1_reg_194[0]_i_1_n_0 ),
        .Q(eol_1_reg_194),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \eol_2_reg_288[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_reg_288_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state8),
        .O(eol_2_reg_288));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_reg_288[0]_i_2 
       (.I0(\eol_reg_227_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_reg_288[0]_i_2_n_0 ));
  FDRE \eol_2_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_reg_288),
        .D(\eol_2_reg_288[0]_i_2_n_0 ),
        .Q(\eol_2_reg_288_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC5C0)) 
    \eol_reg_227[0]_i_1 
       (.I0(p_1_in3_in),
        .I1(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .I2(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I3(\eol_reg_227_reg_n_0_[0] ),
        .O(\eol_reg_227[0]_i_1_n_0 ));
  FDRE \eol_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_reg_227[0]_i_1_n_0 ),
        .Q(\eol_reg_227_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_408[0]_i_1 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\exitcond_reg_408_reg_n_0_[0] ),
        .O(\exitcond_reg_408[0]_i_1_n_0 ));
  FDRE \exitcond_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_408[0]_i_1_n_0 ),
        .Q(\exitcond_reg_408_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_403[0]_i_1 
       (.I0(t_V_reg_183[0]),
        .O(i_V_fu_323_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_403[1]_i_1 
       (.I0(t_V_reg_183[0]),
        .I1(t_V_reg_183[1]),
        .O(i_V_fu_323_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_403[2]_i_1 
       (.I0(t_V_reg_183[0]),
        .I1(t_V_reg_183[1]),
        .I2(t_V_reg_183[2]),
        .O(i_V_fu_323_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_403[3]_i_1 
       (.I0(t_V_reg_183[1]),
        .I1(t_V_reg_183[0]),
        .I2(t_V_reg_183[2]),
        .I3(t_V_reg_183[3]),
        .O(i_V_fu_323_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_403[4]_i_1 
       (.I0(t_V_reg_183[2]),
        .I1(t_V_reg_183[0]),
        .I2(t_V_reg_183[1]),
        .I3(t_V_reg_183[3]),
        .I4(t_V_reg_183[4]),
        .O(i_V_fu_323_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_403[5]_i_1 
       (.I0(t_V_reg_183[3]),
        .I1(t_V_reg_183[1]),
        .I2(t_V_reg_183[0]),
        .I3(t_V_reg_183[2]),
        .I4(t_V_reg_183[4]),
        .I5(t_V_reg_183[5]),
        .O(i_V_fu_323_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_403[6]_i_1 
       (.I0(\i_V_reg_403[6]_i_2_n_0 ),
        .I1(t_V_reg_183[5]),
        .I2(t_V_reg_183[6]),
        .O(i_V_fu_323_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_403[6]_i_2 
       (.I0(t_V_reg_183[4]),
        .I1(t_V_reg_183[2]),
        .I2(t_V_reg_183[0]),
        .I3(t_V_reg_183[1]),
        .I4(t_V_reg_183[3]),
        .O(\i_V_reg_403[6]_i_2_n_0 ));
  FDRE \i_V_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[0]),
        .Q(i_V_reg_403[0]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[1]),
        .Q(i_V_reg_403[1]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[2]),
        .Q(i_V_reg_403[2]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[3]),
        .Q(i_V_reg_403[3]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[4]),
        .Q(i_V_reg_403[4]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[5]),
        .Q(i_V_reg_403[5]),
        .R(1'b0));
  FDRE \i_V_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_323_p2[6]),
        .Q(i_V_reg_403[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[0]_i_1 
       (.I0(p_Val2_s_reg_252[0]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[0]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\p_Val2_s_reg_252[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[10]_i_1 
       (.I0(p_Val2_s_reg_252[10]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[10]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[10]),
        .O(\p_Val2_s_reg_252[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[11]_i_1 
       (.I0(p_Val2_s_reg_252[11]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[11]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[11]),
        .O(\p_Val2_s_reg_252[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[12]_i_1 
       (.I0(p_Val2_s_reg_252[12]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[12]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[12]),
        .O(\p_Val2_s_reg_252[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[13]_i_1 
       (.I0(p_Val2_s_reg_252[13]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[13]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[13]),
        .O(\p_Val2_s_reg_252[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[14]_i_1 
       (.I0(p_Val2_s_reg_252[14]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[14]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[14]),
        .O(\p_Val2_s_reg_252[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[15]_i_1 
       (.I0(p_Val2_s_reg_252[15]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[15]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[15]),
        .O(\p_Val2_s_reg_252[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[16]_i_1 
       (.I0(p_Val2_s_reg_252[16]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[16]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[16]),
        .O(\p_Val2_s_reg_252[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[17]_i_1 
       (.I0(p_Val2_s_reg_252[17]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[17]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[17]),
        .O(\p_Val2_s_reg_252[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[18]_i_1 
       (.I0(p_Val2_s_reg_252[18]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[18]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[18]),
        .O(\p_Val2_s_reg_252[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[19]_i_1 
       (.I0(p_Val2_s_reg_252[19]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[19]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[19]),
        .O(\p_Val2_s_reg_252[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[1]_i_1 
       (.I0(p_Val2_s_reg_252[1]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[1]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\p_Val2_s_reg_252[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[20]_i_1 
       (.I0(p_Val2_s_reg_252[20]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[20]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[20]),
        .O(\p_Val2_s_reg_252[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[21]_i_1 
       (.I0(p_Val2_s_reg_252[21]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[21]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[21]),
        .O(\p_Val2_s_reg_252[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[22]_i_1 
       (.I0(p_Val2_s_reg_252[22]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[22]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[22]),
        .O(\p_Val2_s_reg_252[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Val2_s_reg_252[23]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .O(p_34_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[23]_i_2 
       (.I0(p_Val2_s_reg_252[23]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[23]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[23]),
        .O(\p_Val2_s_reg_252[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Val2_s_reg_252[23]_i_3 
       (.I0(\exitcond_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_phi_mux_eol_phi_fu_231_p41));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \p_Val2_s_reg_252[23]_i_4 
       (.I0(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(\eol_reg_227_reg_n_0_[0] ),
        .I3(sof_1_fu_120),
        .I4(exitcond_fu_329_p2),
        .O(axi_last_V_2_reg_2391));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[2]_i_1 
       (.I0(p_Val2_s_reg_252[2]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[2]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\p_Val2_s_reg_252[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[3]_i_1 
       (.I0(p_Val2_s_reg_252[3]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[3]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\p_Val2_s_reg_252[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[4]_i_1 
       (.I0(p_Val2_s_reg_252[4]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[4]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\p_Val2_s_reg_252[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[5]_i_1 
       (.I0(p_Val2_s_reg_252[5]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[5]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\p_Val2_s_reg_252[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[6]_i_1 
       (.I0(p_Val2_s_reg_252[6]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[6]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\p_Val2_s_reg_252[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[7]_i_1 
       (.I0(p_Val2_s_reg_252[7]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[7]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\p_Val2_s_reg_252[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[8]_i_1 
       (.I0(p_Val2_s_reg_252[8]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[8]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[8]),
        .O(\p_Val2_s_reg_252[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_reg_252[9]_i_1 
       (.I0(p_Val2_s_reg_252[9]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[9]),
        .I3(axi_last_V_2_reg_2391),
        .I4(AXI_video_strm_V_data_V_0_data_out[9]),
        .O(\p_Val2_s_reg_252[9]_i_1_n_0 ));
  FDRE \p_Val2_s_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[0]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[10] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[10]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[11] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[11]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[12] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[12]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[13] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[13]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[14] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[14]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[15] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[15]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[16] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[16]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[17] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[17]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[18] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[18]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[19] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[19]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[1] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[1]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[20] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[20]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[21] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[21]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[22] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[22]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[23] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[23]_i_2_n_0 ),
        .Q(p_Val2_s_reg_252[23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[2] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[2]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[3] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[3]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[4] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[4]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[5] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[5]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[6] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[6]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[7] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[7]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[8] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[8]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_252_reg[9] 
       (.C(ap_clk),
        .CE(p_34_in),
        .D(\p_Val2_s_reg_252[9]_i_1_n_0 ),
        .Q(p_Val2_s_reg_252[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    \sof_1_fu_120[0]_i_1 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(sof_1_fu_120),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_fu_120[0]_i_1_n_0 ));
  FDRE \sof_1_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_fu_120[0]_i_1_n_0 ),
        .Q(sof_1_fu_120),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(start_once_reg),
        .I2(start_for_RGB2Gray_U0_full_n),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_216[0]_i_1 
       (.I0(t_V_4_reg_216_reg__0[0]),
        .O(j_V_fu_335_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_4_reg_216[1]_i_1 
       (.I0(t_V_4_reg_216_reg__0[0]),
        .I1(t_V_4_reg_216_reg__0[1]),
        .O(j_V_fu_335_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_4_reg_216[2]_i_1 
       (.I0(t_V_4_reg_216_reg__0[0]),
        .I1(t_V_4_reg_216_reg__0[1]),
        .I2(t_V_4_reg_216_reg__0[2]),
        .O(j_V_fu_335_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_4_reg_216[3]_i_1 
       (.I0(t_V_4_reg_216_reg__0[1]),
        .I1(t_V_4_reg_216_reg__0[0]),
        .I2(t_V_4_reg_216_reg__0[2]),
        .I3(t_V_4_reg_216_reg__0[3]),
        .O(j_V_fu_335_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_4_reg_216[4]_i_1 
       (.I0(t_V_4_reg_216_reg__0[2]),
        .I1(t_V_4_reg_216_reg__0[0]),
        .I2(t_V_4_reg_216_reg__0[1]),
        .I3(t_V_4_reg_216_reg__0[3]),
        .I4(t_V_4_reg_216_reg__0[4]),
        .O(j_V_fu_335_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_4_reg_216[5]_i_1 
       (.I0(t_V_4_reg_216_reg__0[3]),
        .I1(t_V_4_reg_216_reg__0[1]),
        .I2(t_V_4_reg_216_reg__0[0]),
        .I3(t_V_4_reg_216_reg__0[2]),
        .I4(t_V_4_reg_216_reg__0[4]),
        .I5(t_V_4_reg_216_reg__0[5]),
        .O(j_V_fu_335_p2[5]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \t_V_4_reg_216[6]_i_1 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(p_1_in3_in),
        .O(t_V_4_reg_216));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_4_reg_216[6]_i_2 
       (.I0(exitcond_fu_329_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(sof_1_fu_1200));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_4_reg_216[6]_i_3 
       (.I0(\t_V_4_reg_216[6]_i_4_n_0 ),
        .I1(t_V_4_reg_216_reg__0[5]),
        .I2(t_V_4_reg_216_reg__0[6]),
        .O(j_V_fu_335_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \t_V_4_reg_216[6]_i_4 
       (.I0(t_V_4_reg_216_reg__0[4]),
        .I1(t_V_4_reg_216_reg__0[2]),
        .I2(t_V_4_reg_216_reg__0[0]),
        .I3(t_V_4_reg_216_reg__0[1]),
        .I4(t_V_4_reg_216_reg__0[3]),
        .O(\t_V_4_reg_216[6]_i_4_n_0 ));
  FDRE \t_V_4_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[0]),
        .Q(t_V_4_reg_216_reg__0[0]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[1]),
        .Q(t_V_4_reg_216_reg__0[1]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[2]),
        .Q(t_V_4_reg_216_reg__0[2]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[3]),
        .Q(t_V_4_reg_216_reg__0[3]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[4]),
        .Q(t_V_4_reg_216_reg__0[4]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[5]),
        .Q(t_V_4_reg_216_reg__0[5]),
        .R(t_V_4_reg_216));
  FDRE \t_V_4_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_fu_1200),
        .D(j_V_fu_335_p2[6]),
        .Q(t_V_4_reg_216_reg__0[6]),
        .R(t_V_4_reg_216));
  FDRE \t_V_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[0]),
        .Q(t_V_reg_183[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[1]),
        .Q(t_V_reg_183[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[2]),
        .Q(t_V_reg_183[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[3]),
        .Q(t_V_reg_183[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[4]),
        .Q(t_V_reg_183[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[5]),
        .Q(t_V_reg_183[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_403[6]),
        .Q(t_V_reg_183[6]),
        .R(ap_CS_fsm_state3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[0]_i_1 
       (.I0(p_Val2_s_reg_252[0]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[0]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\tmp_129_reg_421[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[1]_i_1 
       (.I0(p_Val2_s_reg_252[1]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[1]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\tmp_129_reg_421[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[2]_i_1 
       (.I0(p_Val2_s_reg_252[2]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[2]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\tmp_129_reg_421[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[3]_i_1 
       (.I0(p_Val2_s_reg_252[3]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[3]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\tmp_129_reg_421[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[4]_i_1 
       (.I0(p_Val2_s_reg_252[4]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[4]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\tmp_129_reg_421[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[5]_i_1 
       (.I0(p_Val2_s_reg_252[5]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[5]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\tmp_129_reg_421[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[6]_i_1 
       (.I0(p_Val2_s_reg_252[6]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[6]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\tmp_129_reg_421[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_129_reg_421[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_fu_329_p2),
        .O(tmp_129_reg_4210));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_129_reg_421[7]_i_2 
       (.I0(p_Val2_s_reg_252[7]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[7]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\tmp_129_reg_421[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \tmp_129_reg_421[7]_i_3 
       (.I0(sof_1_fu_120),
        .I1(\eol_reg_227_reg_n_0_[0] ),
        .I2(\exitcond_reg_408_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(\axi_last_V_2_reg_239_reg_n_0_[0] ),
        .O(brmerge_fu_344_p2));
  FDRE \tmp_129_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[0]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[0]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[1]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[1]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[2]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[2]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[3]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[3]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[4]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[4]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[5]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[5]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[6]_i_1_n_0 ),
        .Q(img_data_stream_0_V_din[6]),
        .R(1'b0));
  FDRE \tmp_129_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_129_reg_421[7]_i_2_n_0 ),
        .Q(img_data_stream_0_V_din[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[0]_i_1 
       (.I0(p_Val2_s_reg_252[8]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[8]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[8]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[1]_i_1 
       (.I0(p_Val2_s_reg_252[9]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[9]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[9]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[2]_i_1 
       (.I0(p_Val2_s_reg_252[10]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[10]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[10]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[3]_i_1 
       (.I0(p_Val2_s_reg_252[11]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[11]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[11]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[4]_i_1 
       (.I0(p_Val2_s_reg_252[12]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[12]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[12]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[5]_i_1 
       (.I0(p_Val2_s_reg_252[13]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[13]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[13]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[6]_i_1 
       (.I0(p_Val2_s_reg_252[14]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[14]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_43_reg_426[7]_i_1 
       (.I0(p_Val2_s_reg_252[15]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[15]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[15]),
        .O(p_0_in[7]));
  FDRE \tmp_43_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[0]),
        .Q(img_data_stream_1_V_din[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[1]),
        .Q(img_data_stream_1_V_din[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[2]),
        .Q(img_data_stream_1_V_din[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[3]),
        .Q(img_data_stream_1_V_din[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[4]),
        .Q(img_data_stream_1_V_din[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[5]),
        .Q(img_data_stream_1_V_din[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[6]),
        .Q(img_data_stream_1_V_din[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(p_0_in[7]),
        .Q(img_data_stream_1_V_din[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[0]_i_1 
       (.I0(p_Val2_s_reg_252[16]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[16]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[16]),
        .O(\tmp_44_reg_431[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[1]_i_1 
       (.I0(p_Val2_s_reg_252[17]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[17]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[17]),
        .O(\tmp_44_reg_431[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[2]_i_1 
       (.I0(p_Val2_s_reg_252[18]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[18]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[18]),
        .O(\tmp_44_reg_431[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[3]_i_1 
       (.I0(p_Val2_s_reg_252[19]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[19]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[19]),
        .O(\tmp_44_reg_431[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[4]_i_1 
       (.I0(p_Val2_s_reg_252[20]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[20]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[20]),
        .O(\tmp_44_reg_431[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[5]_i_1 
       (.I0(p_Val2_s_reg_252[21]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[21]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[21]),
        .O(\tmp_44_reg_431[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[6]_i_1 
       (.I0(p_Val2_s_reg_252[22]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[22]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[22]),
        .O(\tmp_44_reg_431[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_44_reg_431[7]_i_1 
       (.I0(p_Val2_s_reg_252[23]),
        .I1(ap_phi_mux_eol_phi_fu_231_p41),
        .I2(axi_data_V_1_reg_205[23]),
        .I3(brmerge_fu_344_p2),
        .I4(AXI_video_strm_V_data_V_0_data_out[23]),
        .O(\tmp_44_reg_431[7]_i_1_n_0 ));
  FDRE \tmp_44_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[0]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[1]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[2]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[3]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[3]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[4]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[4]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[5]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[5]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[6]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[6]),
        .R(1'b0));
  FDRE \tmp_44_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(tmp_129_reg_4210),
        .D(\tmp_44_reg_431[7]_i_1_n_0 ),
        .Q(img_data_stream_2_V_din[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_379[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_379[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_379[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_379[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_379[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_379[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_379[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_379[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_379[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_379[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_379[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_379[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_379[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_379[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_379[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_379[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_379[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_379[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_379[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_379[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_379[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_379[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_379[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_379[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_379[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_387[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_387[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_387),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (Filter2D_U0_ap_ready,
    Filter2D_U0_p_src_data_stream_2_V_read,
    \icmp_reg_2283_reg[0]_0 ,
    q0,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    shiftReg_ce,
    ap_enable_reg_pp0_iter3_reg_0,
    shiftReg_ce_0,
    ap_enable_reg_pp0_iter3_reg_1,
    shiftReg_ce_1,
    ap_enable_reg_pp0_iter3_reg_2,
    \p_Result_4_reg_2511_reg[0]_0 ,
    \p_Result_3_reg_2495_reg[0]_0 ,
    \p_Result_s_reg_2479_reg[0]_0 ,
    \p_Val2_26_reg_2485_reg[0]_0 ,
    \p_Val2_26_reg_2485_reg[1]_0 ,
    \p_Val2_26_reg_2485_reg[2]_0 ,
    \p_Val2_26_reg_2485_reg[3]_0 ,
    \p_Val2_26_reg_2485_reg[4]_0 ,
    \p_Val2_26_reg_2485_reg[5]_0 ,
    \p_Val2_26_reg_2485_reg[6]_0 ,
    \p_Val2_26_reg_2485_reg[7]_0 ,
    \p_Val2_29_reg_2501_reg[0]_0 ,
    \p_Val2_29_reg_2501_reg[1]_0 ,
    \p_Val2_29_reg_2501_reg[2]_0 ,
    \p_Val2_29_reg_2501_reg[3]_0 ,
    \p_Val2_29_reg_2501_reg[4]_0 ,
    \p_Val2_29_reg_2501_reg[5]_0 ,
    \p_Val2_29_reg_2501_reg[6]_0 ,
    \p_Val2_29_reg_2501_reg[7]_0 ,
    \p_Val2_32_reg_2517_reg[0]_0 ,
    \p_Val2_32_reg_2517_reg[1]_0 ,
    \p_Val2_32_reg_2517_reg[2]_0 ,
    \p_Val2_32_reg_2517_reg[3]_0 ,
    \p_Val2_32_reg_2517_reg[4]_0 ,
    \p_Val2_32_reg_2517_reg[5]_0 ,
    \p_Val2_32_reg_2517_reg[6]_0 ,
    \p_Val2_32_reg_2517_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Filter2D_U0_ap_start,
    dup_2_data_stream_1_empty_n,
    dup_2_data_stream_0_empty_n,
    dup_2_data_stream_2_empty_n,
    dstd_data_stream_0_s_full_n,
    dstd_data_stream_2_s_full_n,
    dstd_data_stream_1_s_full_n,
    ap_rst_n,
    p_src_data_stream_0_V_dout,
    d1,
    \q0_reg[7]_4 ,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    p_src_data_stream_2_V_dout,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 );
  output Filter2D_U0_ap_ready;
  output Filter2D_U0_p_src_data_stream_2_V_read;
  output \icmp_reg_2283_reg[0]_0 ;
  output [7:0]q0;
  output [7:0]\q0_reg[7] ;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\q0_reg[7]_1 ;
  output [7:0]\q0_reg[7]_2 ;
  output [7:0]\q0_reg[7]_3 ;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter3_reg_0;
  output shiftReg_ce_0;
  output ap_enable_reg_pp0_iter3_reg_1;
  output shiftReg_ce_1;
  output ap_enable_reg_pp0_iter3_reg_2;
  output \p_Result_4_reg_2511_reg[0]_0 ;
  output \p_Result_3_reg_2495_reg[0]_0 ;
  output \p_Result_s_reg_2479_reg[0]_0 ;
  output \p_Val2_26_reg_2485_reg[0]_0 ;
  output \p_Val2_26_reg_2485_reg[1]_0 ;
  output \p_Val2_26_reg_2485_reg[2]_0 ;
  output \p_Val2_26_reg_2485_reg[3]_0 ;
  output \p_Val2_26_reg_2485_reg[4]_0 ;
  output \p_Val2_26_reg_2485_reg[5]_0 ;
  output \p_Val2_26_reg_2485_reg[6]_0 ;
  output \p_Val2_26_reg_2485_reg[7]_0 ;
  output \p_Val2_29_reg_2501_reg[0]_0 ;
  output \p_Val2_29_reg_2501_reg[1]_0 ;
  output \p_Val2_29_reg_2501_reg[2]_0 ;
  output \p_Val2_29_reg_2501_reg[3]_0 ;
  output \p_Val2_29_reg_2501_reg[4]_0 ;
  output \p_Val2_29_reg_2501_reg[5]_0 ;
  output \p_Val2_29_reg_2501_reg[6]_0 ;
  output \p_Val2_29_reg_2501_reg[7]_0 ;
  output \p_Val2_32_reg_2517_reg[0]_0 ;
  output \p_Val2_32_reg_2517_reg[1]_0 ;
  output \p_Val2_32_reg_2517_reg[2]_0 ;
  output \p_Val2_32_reg_2517_reg[3]_0 ;
  output \p_Val2_32_reg_2517_reg[4]_0 ;
  output \p_Val2_32_reg_2517_reg[5]_0 ;
  output \p_Val2_32_reg_2517_reg[6]_0 ;
  output \p_Val2_32_reg_2517_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input Filter2D_U0_ap_start;
  input dup_2_data_stream_1_empty_n;
  input dup_2_data_stream_0_empty_n;
  input dup_2_data_stream_2_empty_n;
  input dstd_data_stream_0_s_full_n;
  input dstd_data_stream_2_s_full_n;
  input dstd_data_stream_1_s_full_n;
  input ap_rst_n;
  input [7:0]p_src_data_stream_0_V_dout;
  input [7:0]d1;
  input [7:0]\q0_reg[7]_4 ;
  input [7:0]p_src_data_stream_1_V_dout;
  input [7:0]\q0_reg[7]_5 ;
  input [7:0]\q0_reg[7]_6 ;
  input [7:0]p_src_data_stream_2_V_dout;
  input [7:0]\q0_reg[7]_7 ;
  input [7:0]\q0_reg[7]_8 ;

  wire Filter2D_U0_ap_ready;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_src_data_stream_2_V_read;
  wire [6:1]addr0;
  wire \ap_CS_fsm[3]_i_2__3_n_0 ;
  wire \ap_CS_fsm[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_807_p2;
  wire brmerge_reg_2348;
  wire brmerge_reg_23480;
  wire [7:0]col_buf_0_val_0_0_fu_874_p3;
  wire [7:0]col_buf_0_val_1_0_fu_893_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire [7:0]col_buf_1_val_0_0_fu_1042_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1061_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1080_p3;
  wire [7:0]col_buf_2_val_0_0_fu_1201_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1220_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1239_p3;
  wire [7:0]d1;
  wire dstd_data_stream_0_s_full_n;
  wire dstd_data_stream_1_s_full_n;
  wire dstd_data_stream_2_s_full_n;
  wire dup_2_data_stream_0_empty_n;
  wire dup_2_data_stream_1_empty_n;
  wire dup_2_data_stream_2_empty_n;
  wire exitcond461_i_fu_689_p2;
  wire exitcond461_i_reg_23300;
  wire \exitcond461_i_reg_2330[0]_i_1_n_0 ;
  wire exitcond461_i_reg_2330_pp0_iter1_reg;
  wire \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond461_i_reg_2330_reg_n_0_[0] ;
  wire [6:0]i_V_fu_617_p2;
  wire [6:0]i_V_reg_2269;
  wire \i_V_reg_2269[6]_i_2_n_0 ;
  wire icmp_fu_645_p2;
  wire \icmp_reg_2283[0]_i_1_n_0 ;
  wire \icmp_reg_2283_reg[0]_0 ;
  wire \icmp_reg_2283_reg_n_0_[0] ;
  wire [6:1]j_V_fu_695_p2;
  wire k_buf_0_val_3_U_n_16;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_20;
  wire k_buf_0_val_5_U_n_32;
  wire k_buf_1_val_4_U_n_16;
  wire k_buf_2_val_5_U_n_7;
  wire k_buf_2_val_5_U_n_8;
  wire k_buf_2_val_5_U_n_9;
  wire [6:2]k_buf_2_val_5_addr_reg_2413;
  wire not_i_i3_fu_1660_p2;
  wire not_i_i3_reg_2506;
  wire not_i_i3_reg_25060;
  wire not_i_i4_fu_1828_p2;
  wire not_i_i4_reg_2522;
  wire not_i_i_fu_1492_p2;
  wire not_i_i_reg_2490;
  wire or_cond_i_fu_825_p2;
  wire or_cond_i_i_reg_2339;
  wire or_cond_i_reg_2379;
  wire or_cond_i_reg_2379_pp0_iter1_reg;
  wire \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0 ;
  wire or_cond_i_reg_2379_pp0_iter2_reg;
  wire \or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0 ;
  wire p_0_in;
  wire p_1_in;
  wire [0:0]p_2_in__0;
  wire p_Result_3_reg_2495;
  wire \p_Result_3_reg_2495[0]_i_10_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_11_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_12_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_13_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_14_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_15_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_16_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_19_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_20_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_21_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_22_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_23_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_24_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_25_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_26_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_27_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_28_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_29_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_30_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_31_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_32_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_33_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_34_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_35_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_36_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_37_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_39_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_3_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_40_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_41_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_42_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_44_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_45_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_46_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_47_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_48_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_49_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_4_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_50_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_51_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_53_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_54_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_55_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_56_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_5_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_7_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_8_n_0 ;
  wire \p_Result_3_reg_2495[0]_i_9_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_17_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_17_n_1 ;
  wire \p_Result_3_reg_2495_reg[0]_i_17_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_17_n_3 ;
  wire \p_Result_3_reg_2495_reg[0]_i_18_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_1_n_3 ;
  wire \p_Result_3_reg_2495_reg[0]_i_2_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_2_n_1 ;
  wire \p_Result_3_reg_2495_reg[0]_i_2_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_2_n_3 ;
  wire \p_Result_3_reg_2495_reg[0]_i_38_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_38_n_1 ;
  wire \p_Result_3_reg_2495_reg[0]_i_38_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_38_n_3 ;
  wire \p_Result_3_reg_2495_reg[0]_i_43_n_7 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_1 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_3 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_4 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_5 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_6 ;
  wire \p_Result_3_reg_2495_reg[0]_i_52_n_7 ;
  wire \p_Result_3_reg_2495_reg[0]_i_6_n_0 ;
  wire \p_Result_3_reg_2495_reg[0]_i_6_n_1 ;
  wire \p_Result_3_reg_2495_reg[0]_i_6_n_2 ;
  wire \p_Result_3_reg_2495_reg[0]_i_6_n_3 ;
  wire p_Result_4_reg_2511;
  wire \p_Result_4_reg_2511[0]_i_10_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_11_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_12_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_13_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_14_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_15_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_16_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_19_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_20_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_21_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_22_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_23_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_24_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_25_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_26_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_27_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_28_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_29_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_30_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_31_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_32_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_33_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_34_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_35_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_36_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_37_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_39_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_3_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_40_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_41_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_42_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_44_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_45_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_46_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_47_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_48_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_49_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_4_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_50_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_51_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_53_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_54_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_55_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_56_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_5_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_7_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_8_n_0 ;
  wire \p_Result_4_reg_2511[0]_i_9_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_17_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_17_n_1 ;
  wire \p_Result_4_reg_2511_reg[0]_i_17_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_17_n_3 ;
  wire \p_Result_4_reg_2511_reg[0]_i_18_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_1_n_3 ;
  wire \p_Result_4_reg_2511_reg[0]_i_2_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_2_n_1 ;
  wire \p_Result_4_reg_2511_reg[0]_i_2_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_2_n_3 ;
  wire \p_Result_4_reg_2511_reg[0]_i_38_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_38_n_1 ;
  wire \p_Result_4_reg_2511_reg[0]_i_38_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_38_n_3 ;
  wire \p_Result_4_reg_2511_reg[0]_i_43_n_7 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_1 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_3 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_4 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_5 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_6 ;
  wire \p_Result_4_reg_2511_reg[0]_i_52_n_7 ;
  wire \p_Result_4_reg_2511_reg[0]_i_6_n_0 ;
  wire \p_Result_4_reg_2511_reg[0]_i_6_n_1 ;
  wire \p_Result_4_reg_2511_reg[0]_i_6_n_2 ;
  wire \p_Result_4_reg_2511_reg[0]_i_6_n_3 ;
  wire p_Result_s_reg_2479;
  wire \p_Result_s_reg_2479[0]_i_10_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_11_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_12_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_13_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_14_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_15_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_16_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_17_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_20_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_21_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_22_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_23_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_24_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_25_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_26_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_27_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_28_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_29_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_30_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_31_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_32_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_33_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_34_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_35_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_36_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_37_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_38_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_40_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_41_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_42_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_43_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_45_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_46_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_47_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_48_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_49_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_4_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_50_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_51_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_52_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_54_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_55_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_56_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_57_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_5_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_6_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_8_n_0 ;
  wire \p_Result_s_reg_2479[0]_i_9_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_18_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_18_n_1 ;
  wire \p_Result_s_reg_2479_reg[0]_i_18_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_18_n_3 ;
  wire \p_Result_s_reg_2479_reg[0]_i_19_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_2_n_3 ;
  wire \p_Result_s_reg_2479_reg[0]_i_2_n_7 ;
  wire \p_Result_s_reg_2479_reg[0]_i_39_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_39_n_1 ;
  wire \p_Result_s_reg_2479_reg[0]_i_39_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_39_n_3 ;
  wire \p_Result_s_reg_2479_reg[0]_i_3_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_3_n_1 ;
  wire \p_Result_s_reg_2479_reg[0]_i_3_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_3_n_3 ;
  wire \p_Result_s_reg_2479_reg[0]_i_3_n_4 ;
  wire \p_Result_s_reg_2479_reg[0]_i_44_n_7 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_1 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_3 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_4 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_5 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_6 ;
  wire \p_Result_s_reg_2479_reg[0]_i_53_n_7 ;
  wire \p_Result_s_reg_2479_reg[0]_i_7_n_0 ;
  wire \p_Result_s_reg_2479_reg[0]_i_7_n_1 ;
  wire \p_Result_s_reg_2479_reg[0]_i_7_n_2 ;
  wire \p_Result_s_reg_2479_reg[0]_i_7_n_3 ;
  wire [7:0]p_Val2_26_fu_1476_p2;
  wire [7:0]p_Val2_26_reg_2485;
  wire \p_Val2_26_reg_2485[3]_i_10_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_11_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_12_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_13_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_2_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_3_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_4_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_5_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_6_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_7_n_0 ;
  wire \p_Val2_26_reg_2485[3]_i_8_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_11_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_12_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_13_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_14_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_15_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_16_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_17_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_18_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_19_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_20_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_21_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_22_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_23_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_2_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_3_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_4_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_5_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_6_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_7_n_0 ;
  wire \p_Val2_26_reg_2485[7]_i_8_n_0 ;
  wire \p_Val2_26_reg_2485_reg[0]_0 ;
  wire \p_Val2_26_reg_2485_reg[1]_0 ;
  wire \p_Val2_26_reg_2485_reg[2]_0 ;
  wire \p_Val2_26_reg_2485_reg[3]_0 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_1_n_0 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_1_n_1 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_1_n_2 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_1_n_3 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_0 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_1 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_2 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_3 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_4 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_5 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_6 ;
  wire \p_Val2_26_reg_2485_reg[3]_i_9_n_7 ;
  wire \p_Val2_26_reg_2485_reg[4]_0 ;
  wire \p_Val2_26_reg_2485_reg[5]_0 ;
  wire \p_Val2_26_reg_2485_reg[6]_0 ;
  wire \p_Val2_26_reg_2485_reg[7]_0 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_0 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_1 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_2 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_3 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_4 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_5 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_6 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_10_n_7 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_1_n_1 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_1_n_2 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_1_n_3 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_9_n_2 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_9_n_3 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_9_n_5 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_9_n_6 ;
  wire \p_Val2_26_reg_2485_reg[7]_i_9_n_7 ;
  wire [10:10]p_Val2_28_fu_1613_p2;
  wire [9:8]p_Val2_28_fu_1613_p2__0;
  wire [7:0]p_Val2_29_fu_1644_p2;
  wire [7:0]p_Val2_29_reg_2501;
  wire \p_Val2_29_reg_2501[3]_i_10_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_11_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_12_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_13_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_2_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_3_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_4_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_5_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_6_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_7_n_0 ;
  wire \p_Val2_29_reg_2501[3]_i_8_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_11_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_12_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_13_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_14_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_15_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_16_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_17_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_18_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_19_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_20_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_21_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_22_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_23_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_2_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_3_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_4_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_5_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_6_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_7_n_0 ;
  wire \p_Val2_29_reg_2501[7]_i_8_n_0 ;
  wire \p_Val2_29_reg_2501_reg[0]_0 ;
  wire \p_Val2_29_reg_2501_reg[1]_0 ;
  wire \p_Val2_29_reg_2501_reg[2]_0 ;
  wire \p_Val2_29_reg_2501_reg[3]_0 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_1_n_0 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_1_n_1 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_1_n_2 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_1_n_3 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_0 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_1 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_2 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_3 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_4 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_5 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_6 ;
  wire \p_Val2_29_reg_2501_reg[3]_i_9_n_7 ;
  wire \p_Val2_29_reg_2501_reg[4]_0 ;
  wire \p_Val2_29_reg_2501_reg[5]_0 ;
  wire \p_Val2_29_reg_2501_reg[6]_0 ;
  wire \p_Val2_29_reg_2501_reg[7]_0 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_0 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_1 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_2 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_3 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_4 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_5 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_6 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_10_n_7 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_1_n_1 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_1_n_2 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_1_n_3 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_9_n_2 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_9_n_3 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_9_n_5 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_9_n_6 ;
  wire \p_Val2_29_reg_2501_reg[7]_i_9_n_7 ;
  wire [10:10]p_Val2_31_fu_1781_p2;
  wire [9:8]p_Val2_31_fu_1781_p2__0;
  wire [7:0]p_Val2_32_fu_1812_p2;
  wire [7:0]p_Val2_32_reg_2517;
  wire \p_Val2_32_reg_2517[3]_i_10_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_11_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_12_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_13_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_2_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_3_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_4_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_5_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_6_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_7_n_0 ;
  wire \p_Val2_32_reg_2517[3]_i_8_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_11_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_12_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_13_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_14_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_15_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_16_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_17_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_18_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_19_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_20_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_21_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_22_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_23_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_2_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_3_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_4_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_5_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_6_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_7_n_0 ;
  wire \p_Val2_32_reg_2517[7]_i_8_n_0 ;
  wire \p_Val2_32_reg_2517_reg[0]_0 ;
  wire \p_Val2_32_reg_2517_reg[1]_0 ;
  wire \p_Val2_32_reg_2517_reg[2]_0 ;
  wire \p_Val2_32_reg_2517_reg[3]_0 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_1_n_0 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_1_n_1 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_1_n_2 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_1_n_3 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_0 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_1 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_2 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_3 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_4 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_5 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_6 ;
  wire \p_Val2_32_reg_2517_reg[3]_i_9_n_7 ;
  wire \p_Val2_32_reg_2517_reg[4]_0 ;
  wire \p_Val2_32_reg_2517_reg[5]_0 ;
  wire \p_Val2_32_reg_2517_reg[6]_0 ;
  wire \p_Val2_32_reg_2517_reg[7]_0 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_0 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_1 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_2 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_3 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_4 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_5 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_6 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_10_n_7 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_1_n_1 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_1_n_2 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_1_n_3 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_9_n_2 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_9_n_3 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_9_n_5 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_9_n_6 ;
  wire \p_Val2_32_reg_2517_reg[7]_i_9_n_7 ;
  wire [8:1]p_shl3_cast_fu_1532_p1;
  wire [8:1]p_shl4_cast_fu_1700_p1;
  wire [8:1]p_shl_cast_fu_1364_p1;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire p_src_data_stream_0_V_read1;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [7:0]\q0_reg[7]_5 ;
  wire [7:0]\q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [7:0]\q0_reg[7]_8 ;
  wire [7:0]right_border_buf_0_29_fu_300;
  wire [7:0]right_border_buf_0_30_fu_308;
  wire [7:0]right_border_buf_0_31_fu_312;
  wire [7:0]right_border_buf_0_32_fu_320;
  wire [7:0]right_border_buf_0_33_fu_324;
  wire [7:0]right_border_buf_0_s_fu_296;
  wire [7:0]right_border_buf_1_29_fu_336;
  wire [7:0]right_border_buf_1_30_fu_344;
  wire [7:0]right_border_buf_1_31_fu_348;
  wire [7:0]right_border_buf_1_32_fu_356;
  wire [7:0]right_border_buf_1_33_fu_360;
  wire [7:0]right_border_buf_1_s_fu_332;
  wire [7:0]right_border_buf_2_23_fu_316;
  wire [7:0]right_border_buf_2_24_fu_328;
  wire [7:0]right_border_buf_2_25_fu_340;
  wire [7:0]right_border_buf_2_26_fu_352;
  wire [7:0]right_border_buf_2_27_fu_364;
  wire [7:0]right_border_buf_2_s_fu_304;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [1:1]row_assign_8_0_2_t_fu_679_p2;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]src_kernel_win_0_va_29_fu_228;
  wire src_kernel_win_0_va_29_fu_2280;
  wire [7:0]src_kernel_win_0_va_30_fu_232;
  wire [7:0]src_kernel_win_0_va_32_fu_240;
  wire [7:0]src_kernel_win_0_va_33_fu_244;
  wire [7:0]src_kernel_win_0_va_34_fu_969_p3;
  wire [7:0]src_kernel_win_0_va_34_reg_2419;
  wire src_kernel_win_0_va_34_reg_24190;
  wire [7:0]src_kernel_win_0_va_35_fu_987_p3;
  wire \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_0_va_36_fu_1005_p3;
  wire [7:0]src_kernel_win_0_va_36_reg_2433;
  wire [7:0]src_kernel_win_0_va_fu_224;
  wire [7:0]src_kernel_win_1_va_29_fu_252;
  wire [7:0]src_kernel_win_1_va_30_fu_256;
  wire [7:0]src_kernel_win_1_va_32_fu_264;
  wire [7:0]src_kernel_win_1_va_33_fu_268;
  wire [7:0]src_kernel_win_1_va_34_fu_1137_p3;
  wire [7:0]src_kernel_win_1_va_34_reg_2439;
  wire [7:0]src_kernel_win_1_va_35_fu_1155_p3;
  wire \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_1_va_36_fu_1173_p3;
  wire [7:0]src_kernel_win_1_va_36_reg_2453;
  wire [7:0]src_kernel_win_1_va_fu_248;
  wire [7:0]src_kernel_win_2_va_29_fu_276;
  wire [7:0]src_kernel_win_2_va_30_fu_280;
  wire [7:0]src_kernel_win_2_va_32_fu_288;
  wire [7:0]src_kernel_win_2_va_33_fu_292;
  wire [7:0]src_kernel_win_2_va_37_fu_1287_p3;
  wire [7:0]src_kernel_win_2_va_37_reg_2459;
  wire [7:0]src_kernel_win_2_va_38_fu_1305_p3;
  wire \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_2_va_39_fu_1323_p3;
  wire [7:0]src_kernel_win_2_va_39_reg_2473;
  wire [7:0]src_kernel_win_2_va_fu_272;
  wire t_V_3_reg_588;
  wire t_V_3_reg_5880;
  wire \t_V_3_reg_588[6]_i_4_n_0 ;
  wire [6:1]t_V_3_reg_588_reg__0;
  wire [0:0]t_V_3_reg_588_reg__0__0;
  wire \t_V_reg_577_reg_n_0_[0] ;
  wire \t_V_reg_577_reg_n_0_[1] ;
  wire \t_V_reg_577_reg_n_0_[2] ;
  wire \t_V_reg_577_reg_n_0_[3] ;
  wire \t_V_reg_577_reg_n_0_[4] ;
  wire \t_V_reg_577_reg_n_0_[5] ;
  wire \t_V_reg_577_reg_n_0_[6] ;
  wire [8:0]tmp24_fu_1429_p2;
  wire [8:0]tmp32_fu_1597_p2;
  wire [8:0]tmp40_fu_1765_p2;
  wire \tmp_102_0_1_reg_2292[0]_i_1_n_0 ;
  wire \tmp_102_0_1_reg_2292_reg_n_0_[0] ;
  wire [1:0]tmp_104_reg_2343;
  wire [7:1]tmp_109_fu_1397_p2;
  wire [7:1]tmp_117_fu_1565_p2;
  wire [7:1]tmp_125_fu_1733_p2;
  wire [1:0]tmp_12_reg_566;
  wire \tmp_12_reg_566[0]_i_1_n_0 ;
  wire \tmp_12_reg_566[1]_i_1_n_0 ;
  wire tmp_18_fu_623_p2;
  wire tmp_18_reg_2274;
  wire \tmp_20_reg_2288[0]_i_1_n_0 ;
  wire \tmp_20_reg_2288_reg_n_0_[0] ;
  wire tmp_21_fu_663_p2;
  wire tmp_21_reg_2296;
  wire tmp_58_0_0_not_fu_629_p2;
  wire tmp_58_0_0_not_reg_2278;
  wire [3:1]\NLW_p_Result_3_reg_2495_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_3_reg_2495_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_3_reg_2495_reg[0]_i_18_O_UNCONNECTED ;
  wire [2:0]\NLW_p_Result_3_reg_2495_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_3_reg_2495_reg[0]_i_43_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_3_reg_2495_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_3_reg_2495_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_4_reg_2511_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_4_reg_2511_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_4_reg_2511_reg[0]_i_18_O_UNCONNECTED ;
  wire [2:0]\NLW_p_Result_4_reg_2511_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_4_reg_2511_reg[0]_i_43_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_4_reg_2511_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_4_reg_2511_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_s_reg_2479_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_s_reg_2479_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_s_reg_2479_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_p_Result_s_reg_2479_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2479_reg[0]_i_44_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_s_reg_2479_reg[0]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2479_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_26_reg_2485_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_26_reg_2485_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_26_reg_2485_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_29_reg_2501_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_29_reg_2501_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_29_reg_2501_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_32_reg_2517_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_32_reg_2517_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_32_reg_2517_reg[7]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__10 
       (.I0(p_Val2_32_reg_2517[0]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(p_Val2_26_reg_2485[0]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(p_Val2_29_reg_2501[0]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__10 
       (.I0(p_Val2_32_reg_2517[1]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(p_Val2_26_reg_2485[1]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__9 
       (.I0(p_Val2_29_reg_2501[1]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__10 
       (.I0(p_Val2_32_reg_2517[2]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(p_Val2_26_reg_2485[2]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__9 
       (.I0(p_Val2_29_reg_2501[2]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__10 
       (.I0(p_Val2_32_reg_2517[3]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(p_Val2_26_reg_2485[3]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(p_Val2_29_reg_2501[3]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__10 
       (.I0(p_Val2_32_reg_2517[4]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(p_Val2_26_reg_2485[4]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__9 
       (.I0(p_Val2_29_reg_2501[4]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__10 
       (.I0(p_Val2_32_reg_2517[5]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(p_Val2_26_reg_2485[5]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__9 
       (.I0(p_Val2_29_reg_2501[5]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__10 
       (.I0(p_Val2_32_reg_2517[6]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(p_Val2_26_reg_2485[6]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__9 
       (.I0(p_Val2_29_reg_2501[6]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__20 
       (.I0(p_Result_4_reg_2511),
        .I1(not_i_i4_reg_2522),
        .I2(dstd_data_stream_2_s_full_n),
        .I3(or_cond_i_reg_2379_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Result_4_reg_2511_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__21 
       (.I0(p_Result_3_reg_2495),
        .I1(not_i_i3_reg_2506),
        .I2(dstd_data_stream_1_s_full_n),
        .I3(or_cond_i_reg_2379_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Result_3_reg_2495_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__22 
       (.I0(p_Result_s_reg_2479),
        .I1(not_i_i_reg_2490),
        .I2(dstd_data_stream_0_s_full_n),
        .I3(or_cond_i_reg_2379_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Result_s_reg_2479_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__10 
       (.I0(dstd_data_stream_2_s_full_n),
        .I1(or_cond_i_reg_2379_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__8 
       (.I0(dstd_data_stream_0_s_full_n),
        .I1(or_cond_i_reg_2379_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__9 
       (.I0(dstd_data_stream_1_s_full_n),
        .I1(or_cond_i_reg_2379_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__5 
       (.I0(p_Val2_26_reg_2485[7]),
        .I1(not_i_i_reg_2490),
        .I2(p_Result_s_reg_2479),
        .O(\p_Val2_26_reg_2485_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__6 
       (.I0(p_Val2_29_reg_2501[7]),
        .I1(not_i_i3_reg_2506),
        .I2(p_Result_3_reg_2495),
        .O(\p_Val2_29_reg_2501_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__7 
       (.I0(p_Val2_32_reg_2517[7]),
        .I1(not_i_i4_reg_2522),
        .I2(p_Result_4_reg_2511),
        .O(\p_Val2_32_reg_2517_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Filter2D_U0_ap_ready),
        .I1(Filter2D_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .O(Filter2D_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Filter2D_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_12_reg_566[1]),
        .I3(tmp_12_reg_566[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_12_reg_566[1]),
        .I2(tmp_12_reg_566[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(\ap_CS_fsm[3]_i_4__1_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(\t_V_reg_577_reg_n_0_[5] ),
        .I1(\t_V_reg_577_reg_n_0_[6] ),
        .I2(\ap_CS_fsm[3]_i_5__1_n_0 ),
        .I3(\t_V_reg_577_reg_n_0_[0] ),
        .I4(\t_V_reg_577_reg_n_0_[2] ),
        .I5(\t_V_reg_577_reg_n_0_[1] ),
        .O(\ap_CS_fsm[3]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \ap_CS_fsm[3]_i_4__1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(\t_V_reg_577_reg_n_0_[3] ),
        .I1(\t_V_reg_577_reg_n_0_[4] ),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0080)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(exitcond461_i_reg_23300),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_2__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(exitcond461_i_reg_23300));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0FFF088800000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(exitcond461_i_reg_23300),
        .I3(exitcond461_i_fu_689_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter3_i_1__2
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge_reg_2348[0]_i_1 
       (.I0(tmp_58_0_0_not_reg_2278),
        .I1(k_buf_2_val_5_U_n_7),
        .O(brmerge_fu_807_p2));
  FDRE \brmerge_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(brmerge_fu_807_p2),
        .Q(brmerge_reg_2348),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond461_i_reg_2330[0]_i_1 
       (.I0(exitcond461_i_fu_689_p2),
        .I1(exitcond461_i_reg_23300),
        .I2(\exitcond461_i_reg_2330_reg_n_0_[0] ),
        .O(\exitcond461_i_reg_2330[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond461_i_reg_2330_reg_n_0_[0] ),
        .I1(exitcond461_i_reg_23300),
        .I2(exitcond461_i_reg_2330_pp0_iter1_reg),
        .O(\exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond461_i_reg_2330_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond461_i_reg_2330_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond461_i_reg_2330_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2330[0]_i_1_n_0 ),
        .Q(\exitcond461_i_reg_2330_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2269[0]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[0] ),
        .O(i_V_fu_617_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2269[1]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[1] ),
        .I1(\t_V_reg_577_reg_n_0_[0] ),
        .O(i_V_fu_617_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2269[2]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[2] ),
        .I1(\t_V_reg_577_reg_n_0_[0] ),
        .I2(\t_V_reg_577_reg_n_0_[1] ),
        .O(i_V_fu_617_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2269[3]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[3] ),
        .I1(\t_V_reg_577_reg_n_0_[1] ),
        .I2(\t_V_reg_577_reg_n_0_[0] ),
        .I3(\t_V_reg_577_reg_n_0_[2] ),
        .O(i_V_fu_617_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_2269[4]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[4] ),
        .I1(\t_V_reg_577_reg_n_0_[2] ),
        .I2(\t_V_reg_577_reg_n_0_[0] ),
        .I3(\t_V_reg_577_reg_n_0_[1] ),
        .I4(\t_V_reg_577_reg_n_0_[3] ),
        .O(i_V_fu_617_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2269[5]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[5] ),
        .I1(\t_V_reg_577_reg_n_0_[3] ),
        .I2(\t_V_reg_577_reg_n_0_[1] ),
        .I3(\t_V_reg_577_reg_n_0_[0] ),
        .I4(\t_V_reg_577_reg_n_0_[2] ),
        .I5(\t_V_reg_577_reg_n_0_[4] ),
        .O(i_V_fu_617_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2269[6]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[6] ),
        .I1(\i_V_reg_2269[6]_i_2_n_0 ),
        .I2(\t_V_reg_577_reg_n_0_[5] ),
        .O(i_V_fu_617_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_2269[6]_i_2 
       (.I0(\t_V_reg_577_reg_n_0_[4] ),
        .I1(\t_V_reg_577_reg_n_0_[2] ),
        .I2(\t_V_reg_577_reg_n_0_[0] ),
        .I3(\t_V_reg_577_reg_n_0_[1] ),
        .I4(\t_V_reg_577_reg_n_0_[3] ),
        .O(\i_V_reg_2269[6]_i_2_n_0 ));
  FDRE \i_V_reg_2269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[0]),
        .Q(i_V_reg_2269[0]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[1]),
        .Q(i_V_reg_2269[1]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[2]),
        .Q(i_V_reg_2269[2]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[3]),
        .Q(i_V_reg_2269[3]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[4]),
        .Q(i_V_reg_2269[4]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[5]),
        .Q(i_V_reg_2269[5]),
        .R(1'b0));
  FDRE \i_V_reg_2269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_617_p2[6]),
        .Q(i_V_reg_2269[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_reg_2283[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .O(\icmp_reg_2283[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_2283[0]_i_2 
       (.I0(\t_V_reg_577_reg_n_0_[3] ),
        .I1(\t_V_reg_577_reg_n_0_[4] ),
        .I2(\t_V_reg_577_reg_n_0_[2] ),
        .I3(\t_V_reg_577_reg_n_0_[1] ),
        .I4(\t_V_reg_577_reg_n_0_[5] ),
        .I5(\t_V_reg_577_reg_n_0_[6] ),
        .O(icmp_fu_645_p2));
  FDRE \icmp_reg_2283_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(icmp_fu_645_p2),
        .Q(\icmp_reg_2283_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe k_buf_0_val_3_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_29_fu_300),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_0_0_fu_874_p3(col_buf_0_val_0_0_fu_874_p3),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[7] (\q0_reg[7]_2 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .ram_reg_64_127_7_7(\tmp_20_reg_2288_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(Filter2D_U0_p_src_data_stream_2_V_read),
        .ram_reg_64_127_7_7_1(k_buf_2_val_5_addr_reg_2413),
        .\right_border_buf_0_s_fu_296_reg[7] (right_border_buf_0_s_fu_296),
        .tmp_104_reg_2343(tmp_104_reg_2343),
        .\tmp_20_reg_2288_reg[0] (k_buf_0_val_3_U_n_16));
  LUT3 #(
    .INIT(8'h8A)) 
    \k_buf_0_val_3_addr_reg_2361[6]_i_1 
       (.I0(t_V_3_reg_588_reg__0[6]),
        .I1(t_V_3_reg_588_reg__0[5]),
        .I2(k_buf_2_val_5_U_n_8),
        .O(addr0[6]));
  FDRE \k_buf_0_val_3_addr_reg_2361_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[2]),
        .Q(k_buf_2_val_5_addr_reg_2413[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2361_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[3]),
        .Q(k_buf_2_val_5_addr_reg_2413[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2361_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[4]),
        .Q(k_buf_2_val_5_addr_reg_2413[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2361_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[5]),
        .Q(k_buf_2_val_5_addr_reg_2413[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2361_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[6]),
        .Q(k_buf_2_val_5_addr_reg_2413[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46 k_buf_0_val_4_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .\ap_CS_fsm[3]_i_3__1 (ap_enable_reg_pp0_iter3_reg_n_0),
        .\ap_CS_fsm_reg[3] (Filter2D_U0_p_src_data_stream_2_V_read),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_1_0_fu_893_p3(col_buf_0_val_1_0_fu_893_p3),
        .d1(d1),
        .dstd_data_stream_0_s_full_n(dstd_data_stream_0_s_full_n),
        .dstd_data_stream_1_s_full_n(dstd_data_stream_1_s_full_n),
        .dstd_data_stream_2_s_full_n(dstd_data_stream_2_s_full_n),
        .dup_2_data_stream_0_empty_n(dup_2_data_stream_0_empty_n),
        .dup_2_data_stream_1_empty_n(dup_2_data_stream_1_empty_n),
        .dup_2_data_stream_2_empty_n(dup_2_data_stream_2_empty_n),
        .\icmp_reg_2283_reg[0] (\icmp_reg_2283_reg[0]_0 ),
        .or_cond_i_i_reg_2339(or_cond_i_i_reg_2339),
        .or_cond_i_reg_2379_pp0_iter2_reg(or_cond_i_reg_2379_pp0_iter2_reg),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[7] (\q0_reg[7]_3 ),
        .\q0_reg[7]_0 (k_buf_1_val_4_U_n_16),
        .ram_reg_64_127_7_7(\tmp_102_0_1_reg_2292_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(k_buf_2_val_5_addr_reg_2413),
        .\right_border_buf_0_30_fu_308_reg[7] (right_border_buf_0_31_fu_312),
        .\right_border_buf_0_30_fu_308_reg[7]_0 (right_border_buf_0_30_fu_308),
        .\right_border_buf_2_s_fu_304_reg[0] (\exitcond461_i_reg_2330_reg_n_0_[0] ),
        .\right_border_buf_2_s_fu_304_reg[0]_0 (\icmp_reg_2283_reg_n_0_[0] ),
        .\tmp_102_0_1_reg_2292_reg[0] (k_buf_0_val_4_U_n_20),
        .tmp_104_reg_2343(tmp_104_reg_2343),
        .tmp_18_reg_2274(tmp_18_reg_2274));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47 k_buf_0_val_5_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .D(src_kernel_win_0_va_35_fu_987_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_33_fu_324),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_0_0_fu_874_p3(col_buf_0_val_0_0_fu_874_p3),
        .col_buf_0_val_1_0_fu_893_p3(col_buf_0_val_1_0_fu_893_p3),
        .col_buf_0_val_2_0_fu_912_p3(col_buf_0_val_2_0_fu_912_p3),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7]_4 ),
        .ram_reg_0_63_0_2(\tmp_20_reg_2288_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(Filter2D_U0_p_src_data_stream_2_V_read),
        .ram_reg_0_63_0_2_1(k_buf_2_val_5_addr_reg_2413),
        .\right_border_buf_0_32_fu_320_reg[7] (right_border_buf_0_32_fu_320),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (src_kernel_win_0_va_34_fu_969_p3),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (src_kernel_win_0_va_36_fu_1005_p3),
        .tmp_104_reg_2343(tmp_104_reg_2343),
        .\tmp_20_reg_2288_reg[0] (k_buf_0_val_5_U_n_32),
        .tmp_21_reg_2296(tmp_21_reg_2296));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48 k_buf_1_val_3_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_29_fu_336),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_0_0_fu_1042_p3(col_buf_1_val_0_0_fu_1042_p3),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2413[5:2]),
        .\q0_reg[0]_2 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_1_s_fu_332_reg[7] (right_border_buf_1_s_fu_332),
        .tmp_104_reg_2343(tmp_104_reg_2343));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49 k_buf_1_val_4_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_31_fu_348),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_1_0_fu_1061_p3(col_buf_1_val_1_0_fu_1061_p3),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_0_val_4_U_n_20),
        .\q0_reg[7] (\q0_reg[7]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7]_5 ),
        .ram_reg_0_63_0_2(\tmp_102_0_1_reg_2292_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(Filter2D_U0_p_src_data_stream_2_V_read),
        .ram_reg_0_63_0_2_1(k_buf_2_val_5_addr_reg_2413),
        .\right_border_buf_1_30_fu_344_reg[7] (right_border_buf_1_30_fu_344),
        .\tmp_102_0_1_reg_2292_reg[0] (k_buf_1_val_4_U_n_16),
        .tmp_104_reg_2343(tmp_104_reg_2343));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50 k_buf_1_val_5_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .D(src_kernel_win_1_va_35_fu_1155_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_33_fu_360),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_0_0_fu_1042_p3(col_buf_1_val_0_0_fu_1042_p3),
        .col_buf_1_val_1_0_fu_1061_p3(col_buf_1_val_1_0_fu_1061_p3),
        .col_buf_1_val_2_0_fu_1080_p3(col_buf_1_val_2_0_fu_1080_p3),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2413[5:2]),
        .\q0_reg[0]_2 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7]_6 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_1_32_fu_356_reg[7] (right_border_buf_1_32_fu_356),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (src_kernel_win_1_va_34_fu_1137_p3),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (src_kernel_win_1_va_36_fu_1173_p3),
        .tmp_104_reg_2343(tmp_104_reg_2343),
        .tmp_21_reg_2296(tmp_21_reg_2296));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51 k_buf_2_val_3_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_2_26_fu_352),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_0_0_fu_1201_p3(col_buf_2_val_0_0_fu_1201_p3),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_0_val_5_U_n_32),
        .\q0_reg[0]_2 (k_buf_2_val_5_addr_reg_2413[5:2]),
        .\q0_reg[7] (k_buf_0_val_3_U_n_16),
        .\right_border_buf_2_27_fu_364_reg[7] (right_border_buf_2_27_fu_364),
        .tmp_104_reg_2343(tmp_104_reg_2343));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52 k_buf_2_val_4_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_2_24_fu_328),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_1_0_fu_1220_p3(col_buf_2_val_1_0_fu_1220_p3),
        .\q0_reg[0] (t_V_3_reg_588_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_8),
        .\q0_reg[0]_1 (k_buf_1_val_4_U_n_16),
        .\q0_reg[0]_2 (k_buf_2_val_5_addr_reg_2413[5:2]),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_7 ),
        .\q0_reg[7]_1 (k_buf_0_val_4_U_n_20),
        .\right_border_buf_2_25_fu_340_reg[7] (right_border_buf_2_25_fu_340),
        .tmp_104_reg_2343(tmp_104_reg_2343));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53 k_buf_2_val_5_U
       (.ADDRA({addr0[5:1],p_2_in__0}),
        .D(src_kernel_win_2_va_38_fu_1305_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_0_0_fu_1201_p3(col_buf_2_val_0_0_fu_1201_p3),
        .col_buf_2_val_1_0_fu_1220_p3(col_buf_2_val_1_0_fu_1220_p3),
        .col_buf_2_val_2_0_fu_1239_p3(col_buf_2_val_2_0_fu_1239_p3),
        .\q0_reg[0] ({t_V_3_reg_588_reg__0,t_V_3_reg_588_reg__0__0}),
        .\q0_reg[0]_0 (k_buf_2_val_5_addr_reg_2413[5:2]),
        .\q0_reg[0]_1 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7]_8 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_2_23_fu_316_reg[7] (right_border_buf_2_s_fu_304),
        .\right_border_buf_2_23_fu_316_reg[7]_0 (right_border_buf_2_23_fu_316),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (src_kernel_win_2_va_37_fu_1287_p3),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (src_kernel_win_2_va_39_fu_1323_p3),
        .\t_V_3_reg_588_reg[3] (k_buf_2_val_5_U_n_9),
        .\t_V_3_reg_588_reg[4] (k_buf_2_val_5_U_n_8),
        .\t_V_3_reg_588_reg[5] (k_buf_2_val_5_U_n_7),
        .tmp_104_reg_2343(tmp_104_reg_2343),
        .tmp_21_reg_2296(tmp_21_reg_2296));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__10 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2379_pp0_iter2_reg),
        .I3(dstd_data_stream_1_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__11 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2379_pp0_iter2_reg),
        .I3(dstd_data_stream_2_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2379_pp0_iter2_reg),
        .I3(dstd_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i3_reg_2506[0]_i_1 
       (.I0(p_Val2_28_fu_1613_p2),
        .I1(p_Val2_28_fu_1613_p2__0[9]),
        .I2(p_Val2_28_fu_1613_p2__0[8]),
        .O(not_i_i3_fu_1660_p2));
  FDRE \not_i_i3_reg_2506_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(not_i_i3_fu_1660_p2),
        .Q(not_i_i3_reg_2506),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i4_reg_2522[0]_i_1 
       (.I0(p_Val2_31_fu_1781_p2),
        .I1(p_Val2_31_fu_1781_p2__0[9]),
        .I2(p_Val2_31_fu_1781_p2__0[8]),
        .O(not_i_i4_fu_1828_p2));
  FDRE \not_i_i4_reg_2522_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(not_i_i4_fu_1828_p2),
        .Q(not_i_i4_reg_2522),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i_reg_2490[0]_i_1 
       (.I0(p_0_in),
        .I1(\p_Result_s_reg_2479_reg[0]_i_2_n_7 ),
        .I2(\p_Result_s_reg_2479_reg[0]_i_3_n_4 ),
        .O(not_i_i_fu_1492_p2));
  FDRE \not_i_i_reg_2490_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(not_i_i_fu_1492_p2),
        .Q(not_i_i_reg_2490),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_2339[0]_i_1 
       (.I0(exitcond461_i_reg_23300),
        .I1(exitcond461_i_fu_689_p2),
        .O(brmerge_reg_23480));
  LUT6 #(
    .INIT(64'h02AAFFFFFFFFFFFD)) 
    \or_cond_i_i_reg_2339[0]_i_2 
       (.I0(k_buf_2_val_5_U_n_9),
        .I1(t_V_3_reg_588_reg__0__0),
        .I2(t_V_3_reg_588_reg__0[1]),
        .I3(t_V_3_reg_588_reg__0[2]),
        .I4(t_V_3_reg_588_reg__0[6]),
        .I5(t_V_3_reg_588_reg__0[5]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \or_cond_i_i_reg_2339[0]_i_3 
       (.I0(t_V_3_reg_588_reg__0[5]),
        .I1(t_V_3_reg_588_reg__0[6]),
        .I2(t_V_3_reg_588_reg__0[2]),
        .I3(k_buf_2_val_5_U_n_9),
        .I4(t_V_3_reg_588_reg__0[1]),
        .I5(t_V_3_reg_588_reg__0__0),
        .O(exitcond461_i_fu_689_p2));
  FDRE \or_cond_i_i_reg_2339_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(p_1_in),
        .Q(or_cond_i_i_reg_2339),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \or_cond_i_reg_2379[0]_i_1 
       (.I0(\icmp_reg_2283_reg_n_0_[0] ),
        .I1(t_V_3_reg_588_reg__0[1]),
        .I2(t_V_3_reg_588_reg__0[2]),
        .I3(k_buf_2_val_5_U_n_9),
        .I4(t_V_3_reg_588_reg__0[6]),
        .I5(t_V_3_reg_588_reg__0[5]),
        .O(or_cond_i_fu_825_p2));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1 
       (.I0(or_cond_i_reg_2379),
        .I1(exitcond461_i_reg_23300),
        .I2(or_cond_i_reg_2379_pp0_iter1_reg),
        .O(\or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2379_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2379_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1 
       (.I0(or_cond_i_reg_2379_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(or_cond_i_reg_2379_pp0_iter2_reg),
        .O(\or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2379_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2379_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2379_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(or_cond_i_fu_825_p2),
        .Q(or_cond_i_reg_2379),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_3_reg_2495[0]_i_10 
       (.I0(\p_Result_3_reg_2495[0]_i_34_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[4]),
        .I2(\p_Result_3_reg_2495[0]_i_35_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Result_3_reg_2495[0]_i_11 
       (.I0(\p_Result_3_reg_2495[0]_i_7_n_0 ),
        .I1(\p_Result_3_reg_2495[0]_i_15_n_0 ),
        .I2(\src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ),
        .I3(\p_Result_3_reg_2495[0]_i_19_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_3_reg_2495[0]_i_12 
       (.I0(\p_Result_3_reg_2495[0]_i_36_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[6]),
        .I2(\p_Result_3_reg_2495[0]_i_30_n_0 ),
        .I3(\p_Result_3_reg_2495[0]_i_28_n_0 ),
        .I4(src_kernel_win_1_va_29_fu_252[7]),
        .I5(\p_Result_3_reg_2495[0]_i_37_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_3_reg_2495[0]_i_13 
       (.I0(\p_Result_3_reg_2495[0]_i_33_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[5]),
        .I2(\p_Result_3_reg_2495[0]_i_32_n_0 ),
        .I3(\p_Result_3_reg_2495[0]_i_30_n_0 ),
        .I4(src_kernel_win_1_va_29_fu_252[6]),
        .I5(\p_Result_3_reg_2495[0]_i_36_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_3_reg_2495[0]_i_14 
       (.I0(\p_Result_3_reg_2495[0]_i_35_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[4]),
        .I2(\p_Result_3_reg_2495[0]_i_34_n_0 ),
        .I3(\p_Result_3_reg_2495[0]_i_32_n_0 ),
        .I4(src_kernel_win_1_va_29_fu_252[5]),
        .I5(\p_Result_3_reg_2495[0]_i_33_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \p_Result_3_reg_2495[0]_i_15 
       (.I0(p_shl3_cast_fu_1532_p1[8]),
        .I1(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I2(p_shl3_cast_fu_1532_p1[7]),
        .I3(tmp32_fu_1597_p2[8]),
        .O(\p_Result_3_reg_2495[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_Result_3_reg_2495[0]_i_16 
       (.I0(p_shl3_cast_fu_1532_p1[5]),
        .I1(p_shl3_cast_fu_1532_p1[3]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .I3(p_shl3_cast_fu_1532_p1[2]),
        .I4(p_shl3_cast_fu_1532_p1[4]),
        .I5(p_shl3_cast_fu_1532_p1[6]),
        .O(\p_Result_3_reg_2495[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_3_reg_2495[0]_i_19 
       (.I0(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I1(p_shl3_cast_fu_1532_p1[7]),
        .I2(tmp32_fu_1597_p2[7]),
        .I3(tmp_117_fu_1565_p2[7]),
        .O(\p_Result_3_reg_2495[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Result_3_reg_2495[0]_i_20 
       (.I0(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I1(p_shl3_cast_fu_1532_p1[7]),
        .O(\p_Result_3_reg_2495[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_3_reg_2495[0]_i_21 
       (.I0(\p_Result_3_reg_2495[0]_i_44_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[3]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .I3(p_shl3_cast_fu_1532_p1[2]),
        .I4(tmp32_fu_1597_p2[2]),
        .I5(tmp_117_fu_1565_p2[2]),
        .O(\p_Result_3_reg_2495[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBBB2B222)) 
    \p_Result_3_reg_2495[0]_i_22 
       (.I0(\p_Result_3_reg_2495[0]_i_45_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[2]),
        .I2(tmp_117_fu_1565_p2[1]),
        .I3(tmp32_fu_1597_p2[1]),
        .I4(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Result_3_reg_2495[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hD77D4114D77DD77D)) 
    \p_Result_3_reg_2495[0]_i_23 
       (.I0(src_kernel_win_1_va_29_fu_252[1]),
        .I1(tmp_117_fu_1565_p2[1]),
        .I2(tmp32_fu_1597_p2[1]),
        .I3(p_shl3_cast_fu_1532_p1[1]),
        .I4(tmp32_fu_1597_p2[0]),
        .I5(src_kernel_win_1_va_29_fu_252[0]),
        .O(\p_Result_3_reg_2495[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_3_reg_2495[0]_i_24 
       (.I0(\p_Result_3_reg_2495[0]_i_46_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[3]),
        .I2(\p_Result_3_reg_2495[0]_i_44_n_0 ),
        .I3(\p_Result_3_reg_2495[0]_i_34_n_0 ),
        .I4(src_kernel_win_1_va_29_fu_252[4]),
        .I5(\p_Result_3_reg_2495[0]_i_35_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_3_reg_2495[0]_i_25 
       (.I0(\p_Result_3_reg_2495[0]_i_47_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[2]),
        .I2(\p_Result_3_reg_2495[0]_i_45_n_0 ),
        .I3(\p_Result_3_reg_2495[0]_i_44_n_0 ),
        .I4(src_kernel_win_1_va_29_fu_252[3]),
        .I5(\p_Result_3_reg_2495[0]_i_46_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \p_Result_3_reg_2495[0]_i_26 
       (.I0(\p_Result_3_reg_2495[0]_i_23_n_0 ),
        .I1(\p_Result_3_reg_2495[0]_i_45_n_0 ),
        .I2(src_kernel_win_1_va_29_fu_252[2]),
        .I3(tmp_117_fu_1565_p2[1]),
        .I4(tmp32_fu_1597_p2[1]),
        .I5(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Result_3_reg_2495[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h2DD2D22DD22D2DD2)) 
    \p_Result_3_reg_2495[0]_i_27 
       (.I0(src_kernel_win_1_va_29_fu_252[0]),
        .I1(tmp32_fu_1597_p2[0]),
        .I2(src_kernel_win_1_va_29_fu_252[1]),
        .I3(tmp_117_fu_1565_p2[1]),
        .I4(tmp32_fu_1597_p2[1]),
        .I5(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Result_3_reg_2495[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_reg_2495[0]_i_28 
       (.I0(tmp_117_fu_1565_p2[7]),
        .I1(tmp32_fu_1597_p2[7]),
        .I2(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I3(p_shl3_cast_fu_1532_p1[7]),
        .O(\p_Result_3_reg_2495[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_Result_3_reg_2495[0]_i_29 
       (.I0(p_shl3_cast_fu_1532_p1[5]),
        .I1(p_shl3_cast_fu_1532_p1[3]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .I3(p_shl3_cast_fu_1532_p1[2]),
        .I4(p_shl3_cast_fu_1532_p1[4]),
        .I5(p_shl3_cast_fu_1532_p1[6]),
        .O(\p_Result_3_reg_2495[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_3_reg_2495[0]_i_3 
       (.I0(\src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ),
        .I1(\p_Result_3_reg_2495[0]_i_15_n_0 ),
        .I2(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I3(p_shl3_cast_fu_1532_p1[7]),
        .I4(tmp32_fu_1597_p2[7]),
        .I5(tmp_117_fu_1565_p2[7]),
        .O(\p_Result_3_reg_2495[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_3_reg_2495[0]_i_30 
       (.I0(tmp_117_fu_1565_p2[6]),
        .I1(tmp32_fu_1597_p2[6]),
        .I2(\p_Result_3_reg_2495[0]_i_29_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_Result_3_reg_2495[0]_i_31 
       (.I0(p_shl3_cast_fu_1532_p1[4]),
        .I1(p_shl3_cast_fu_1532_p1[2]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .I3(p_shl3_cast_fu_1532_p1[3]),
        .I4(p_shl3_cast_fu_1532_p1[5]),
        .O(\p_Result_3_reg_2495[0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_3_reg_2495[0]_i_32 
       (.I0(tmp_117_fu_1565_p2[5]),
        .I1(tmp32_fu_1597_p2[5]),
        .I2(\p_Result_3_reg_2495[0]_i_31_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FE01FE0000)) 
    \p_Result_3_reg_2495[0]_i_33 
       (.I0(p_shl3_cast_fu_1532_p1[3]),
        .I1(p_shl3_cast_fu_1532_p1[1]),
        .I2(p_shl3_cast_fu_1532_p1[2]),
        .I3(p_shl3_cast_fu_1532_p1[4]),
        .I4(tmp32_fu_1597_p2[4]),
        .I5(tmp_117_fu_1565_p2[4]),
        .O(\p_Result_3_reg_2495[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h6666666999999996)) 
    \p_Result_3_reg_2495[0]_i_34 
       (.I0(tmp_117_fu_1565_p2[4]),
        .I1(tmp32_fu_1597_p2[4]),
        .I2(p_shl3_cast_fu_1532_p1[3]),
        .I3(p_shl3_cast_fu_1532_p1[1]),
        .I4(p_shl3_cast_fu_1532_p1[2]),
        .I5(p_shl3_cast_fu_1532_p1[4]),
        .O(\p_Result_3_reg_2495[0]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_3_reg_2495[0]_i_35 
       (.I0(p_shl3_cast_fu_1532_p1[2]),
        .I1(p_shl3_cast_fu_1532_p1[1]),
        .I2(p_shl3_cast_fu_1532_p1[3]),
        .I3(tmp32_fu_1597_p2[3]),
        .I4(tmp_117_fu_1565_p2[3]),
        .O(\p_Result_3_reg_2495[0]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_3_reg_2495[0]_i_36 
       (.I0(\p_Result_3_reg_2495[0]_i_31_n_0 ),
        .I1(tmp32_fu_1597_p2[5]),
        .I2(tmp_117_fu_1565_p2[5]),
        .O(\p_Result_3_reg_2495[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_3_reg_2495[0]_i_37 
       (.I0(\p_Result_3_reg_2495[0]_i_29_n_0 ),
        .I1(tmp32_fu_1597_p2[6]),
        .I2(tmp_117_fu_1565_p2[6]),
        .O(\p_Result_3_reg_2495[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_39 
       (.I0(src_kernel_win_1_va_34_reg_2439[7]),
        .I1(\p_Result_3_reg_2495_reg[0]_i_52_n_4 ),
        .O(\p_Result_3_reg_2495[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFF7)) 
    \p_Result_3_reg_2495[0]_i_4 
       (.I0(tmp32_fu_1597_p2[8]),
        .I1(\p_Result_3_reg_2495_reg[0]_i_18_n_2 ),
        .I2(p_shl3_cast_fu_1532_p1[7]),
        .I3(\p_Result_3_reg_2495[0]_i_16_n_0 ),
        .I4(p_shl3_cast_fu_1532_p1[8]),
        .O(\p_Result_3_reg_2495[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_40 
       (.I0(src_kernel_win_1_va_34_reg_2439[6]),
        .I1(\p_Result_3_reg_2495_reg[0]_i_52_n_5 ),
        .O(\p_Result_3_reg_2495[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_41 
       (.I0(src_kernel_win_1_va_34_reg_2439[5]),
        .I1(\p_Result_3_reg_2495_reg[0]_i_52_n_6 ),
        .O(\p_Result_3_reg_2495[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_42 
       (.I0(src_kernel_win_1_va_34_reg_2439[4]),
        .I1(\p_Result_3_reg_2495_reg[0]_i_52_n_7 ),
        .O(\p_Result_3_reg_2495[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h66699996)) 
    \p_Result_3_reg_2495[0]_i_44 
       (.I0(tmp_117_fu_1565_p2[3]),
        .I1(tmp32_fu_1597_p2[3]),
        .I2(p_shl3_cast_fu_1532_p1[2]),
        .I3(p_shl3_cast_fu_1532_p1[1]),
        .I4(p_shl3_cast_fu_1532_p1[3]),
        .O(\p_Result_3_reg_2495[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_3_reg_2495[0]_i_45 
       (.I0(tmp_117_fu_1565_p2[2]),
        .I1(tmp32_fu_1597_p2[2]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .I3(p_shl3_cast_fu_1532_p1[2]),
        .O(\p_Result_3_reg_2495[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_3_reg_2495[0]_i_46 
       (.I0(p_shl3_cast_fu_1532_p1[1]),
        .I1(p_shl3_cast_fu_1532_p1[2]),
        .I2(tmp32_fu_1597_p2[2]),
        .I3(tmp_117_fu_1565_p2[2]),
        .O(\p_Result_3_reg_2495[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_3_reg_2495[0]_i_47 
       (.I0(tmp_117_fu_1565_p2[1]),
        .I1(tmp32_fu_1597_p2[1]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Result_3_reg_2495[0]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_48 
       (.I0(src_kernel_win_1_va_34_reg_2439[3]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_4 ),
        .O(\p_Result_3_reg_2495[0]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_49 
       (.I0(src_kernel_win_1_va_34_reg_2439[2]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_5 ),
        .O(\p_Result_3_reg_2495[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h71188EE7E771188E)) 
    \p_Result_3_reg_2495[0]_i_5 
       (.I0(\p_Result_3_reg_2495[0]_i_19_n_0 ),
        .I1(\src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ),
        .I2(p_shl3_cast_fu_1532_p1[8]),
        .I3(\p_Result_3_reg_2495[0]_i_20_n_0 ),
        .I4(\p_Result_3_reg_2495_reg[0]_i_18_n_2 ),
        .I5(tmp32_fu_1597_p2[8]),
        .O(\p_Result_3_reg_2495[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_50 
       (.I0(src_kernel_win_1_va_34_reg_2439[1]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_6 ),
        .O(\p_Result_3_reg_2495[0]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_3_reg_2495[0]_i_51 
       (.I0(src_kernel_win_1_va_34_reg_2439[0]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_7 ),
        .O(\p_Result_3_reg_2495[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_3_reg_2495[0]_i_53 
       (.I0(src_kernel_win_1_va_36_reg_2453[7]),
        .I1(src_kernel_win_1_va_33_fu_268[7]),
        .O(\p_Result_3_reg_2495[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_3_reg_2495[0]_i_54 
       (.I0(src_kernel_win_1_va_36_reg_2453[6]),
        .I1(src_kernel_win_1_va_33_fu_268[6]),
        .O(\p_Result_3_reg_2495[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_3_reg_2495[0]_i_55 
       (.I0(src_kernel_win_1_va_36_reg_2453[5]),
        .I1(src_kernel_win_1_va_33_fu_268[5]),
        .O(\p_Result_3_reg_2495[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_3_reg_2495[0]_i_56 
       (.I0(src_kernel_win_1_va_36_reg_2453[4]),
        .I1(src_kernel_win_1_va_33_fu_268[4]),
        .O(\p_Result_3_reg_2495[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_3_reg_2495[0]_i_7 
       (.I0(\p_Result_3_reg_2495[0]_i_28_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[7]),
        .I2(\p_Result_3_reg_2495[0]_i_29_n_0 ),
        .I3(tmp32_fu_1597_p2[6]),
        .I4(tmp_117_fu_1565_p2[6]),
        .O(\p_Result_3_reg_2495[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_3_reg_2495[0]_i_8 
       (.I0(\p_Result_3_reg_2495[0]_i_30_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[6]),
        .I2(\p_Result_3_reg_2495[0]_i_31_n_0 ),
        .I3(tmp32_fu_1597_p2[5]),
        .I4(tmp_117_fu_1565_p2[5]),
        .O(\p_Result_3_reg_2495[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_3_reg_2495[0]_i_9 
       (.I0(\p_Result_3_reg_2495[0]_i_32_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[5]),
        .I2(\p_Result_3_reg_2495[0]_i_33_n_0 ),
        .O(\p_Result_3_reg_2495[0]_i_9_n_0 ));
  FDRE \p_Result_3_reg_2495_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_28_fu_1613_p2),
        .Q(p_Result_3_reg_2495),
        .R(1'b0));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_1 
       (.CI(\p_Result_3_reg_2495_reg[0]_i_2_n_0 ),
        .CO({\NLW_p_Result_3_reg_2495_reg[0]_i_1_CO_UNCONNECTED [3:1],\p_Result_3_reg_2495_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_3_reg_2495[0]_i_3_n_0 }),
        .O({\NLW_p_Result_3_reg_2495_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_28_fu_1613_p2,p_Val2_28_fu_1613_p2__0[9]}),
        .S({1'b0,1'b0,\p_Result_3_reg_2495[0]_i_4_n_0 ,\p_Result_3_reg_2495[0]_i_5_n_0 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_17 
       (.CI(\p_Result_3_reg_2495_reg[0]_i_38_n_0 ),
        .CO({\p_Result_3_reg_2495_reg[0]_i_17_n_0 ,\p_Result_3_reg_2495_reg[0]_i_17_n_1 ,\p_Result_3_reg_2495_reg[0]_i_17_n_2 ,\p_Result_3_reg_2495_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_34_reg_2439[7:4]),
        .O(tmp32_fu_1597_p2[7:4]),
        .S({\p_Result_3_reg_2495[0]_i_39_n_0 ,\p_Result_3_reg_2495[0]_i_40_n_0 ,\p_Result_3_reg_2495[0]_i_41_n_0 ,\p_Result_3_reg_2495[0]_i_42_n_0 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_18 
       (.CI(\p_Result_3_reg_2495_reg[0]_i_17_n_0 ),
        .CO({\NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED [3:2],\p_Result_3_reg_2495_reg[0]_i_18_n_2 ,\NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_p_Result_3_reg_2495_reg[0]_i_18_O_UNCONNECTED [3:1],tmp32_fu_1597_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_3_reg_2495_reg[0]_i_43_n_7 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_2 
       (.CI(\p_Result_3_reg_2495_reg[0]_i_6_n_0 ),
        .CO({\p_Result_3_reg_2495_reg[0]_i_2_n_0 ,\p_Result_3_reg_2495_reg[0]_i_2_n_1 ,\p_Result_3_reg_2495_reg[0]_i_2_n_2 ,\p_Result_3_reg_2495_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_reg_2495[0]_i_7_n_0 ,\p_Result_3_reg_2495[0]_i_8_n_0 ,\p_Result_3_reg_2495[0]_i_9_n_0 ,\p_Result_3_reg_2495[0]_i_10_n_0 }),
        .O({p_Val2_28_fu_1613_p2__0[8],\NLW_p_Result_3_reg_2495_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({\p_Result_3_reg_2495[0]_i_11_n_0 ,\p_Result_3_reg_2495[0]_i_12_n_0 ,\p_Result_3_reg_2495[0]_i_13_n_0 ,\p_Result_3_reg_2495[0]_i_14_n_0 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\p_Result_3_reg_2495_reg[0]_i_38_n_0 ,\p_Result_3_reg_2495_reg[0]_i_38_n_1 ,\p_Result_3_reg_2495_reg[0]_i_38_n_2 ,\p_Result_3_reg_2495_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_34_reg_2439[3:0]),
        .O(tmp32_fu_1597_p2[3:0]),
        .S({\p_Result_3_reg_2495[0]_i_48_n_0 ,\p_Result_3_reg_2495[0]_i_49_n_0 ,\p_Result_3_reg_2495[0]_i_50_n_0 ,\p_Result_3_reg_2495[0]_i_51_n_0 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_43 
       (.CI(\p_Result_3_reg_2495_reg[0]_i_52_n_0 ),
        .CO(\NLW_p_Result_3_reg_2495_reg[0]_i_43_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_3_reg_2495_reg[0]_i_43_O_UNCONNECTED [3:1],\p_Result_3_reg_2495_reg[0]_i_43_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_52 
       (.CI(\p_Val2_29_reg_2501_reg[3]_i_9_n_0 ),
        .CO({\p_Result_3_reg_2495_reg[0]_i_52_n_0 ,\p_Result_3_reg_2495_reg[0]_i_52_n_1 ,\p_Result_3_reg_2495_reg[0]_i_52_n_2 ,\p_Result_3_reg_2495_reg[0]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_1_va_36_reg_2453[7:4]),
        .O({\p_Result_3_reg_2495_reg[0]_i_52_n_4 ,\p_Result_3_reg_2495_reg[0]_i_52_n_5 ,\p_Result_3_reg_2495_reg[0]_i_52_n_6 ,\p_Result_3_reg_2495_reg[0]_i_52_n_7 }),
        .S({\p_Result_3_reg_2495[0]_i_53_n_0 ,\p_Result_3_reg_2495[0]_i_54_n_0 ,\p_Result_3_reg_2495[0]_i_55_n_0 ,\p_Result_3_reg_2495[0]_i_56_n_0 }));
  CARRY4 \p_Result_3_reg_2495_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\p_Result_3_reg_2495_reg[0]_i_6_n_0 ,\p_Result_3_reg_2495_reg[0]_i_6_n_1 ,\p_Result_3_reg_2495_reg[0]_i_6_n_2 ,\p_Result_3_reg_2495_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_3_reg_2495[0]_i_21_n_0 ,\p_Result_3_reg_2495[0]_i_22_n_0 ,\p_Result_3_reg_2495[0]_i_23_n_0 ,1'b0}),
        .O(\NLW_p_Result_3_reg_2495_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_Result_3_reg_2495[0]_i_24_n_0 ,\p_Result_3_reg_2495[0]_i_25_n_0 ,\p_Result_3_reg_2495[0]_i_26_n_0 ,\p_Result_3_reg_2495[0]_i_27_n_0 }));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_4_reg_2511[0]_i_10 
       (.I0(\p_Result_4_reg_2511[0]_i_34_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[4]),
        .I2(\p_Result_4_reg_2511[0]_i_35_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Result_4_reg_2511[0]_i_11 
       (.I0(\p_Result_4_reg_2511[0]_i_7_n_0 ),
        .I1(\p_Result_4_reg_2511[0]_i_15_n_0 ),
        .I2(\src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ),
        .I3(\p_Result_4_reg_2511[0]_i_19_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_4_reg_2511[0]_i_12 
       (.I0(\p_Result_4_reg_2511[0]_i_36_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[6]),
        .I2(\p_Result_4_reg_2511[0]_i_30_n_0 ),
        .I3(\p_Result_4_reg_2511[0]_i_28_n_0 ),
        .I4(src_kernel_win_2_va_29_fu_276[7]),
        .I5(\p_Result_4_reg_2511[0]_i_37_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_4_reg_2511[0]_i_13 
       (.I0(\p_Result_4_reg_2511[0]_i_33_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[5]),
        .I2(\p_Result_4_reg_2511[0]_i_32_n_0 ),
        .I3(\p_Result_4_reg_2511[0]_i_30_n_0 ),
        .I4(src_kernel_win_2_va_29_fu_276[6]),
        .I5(\p_Result_4_reg_2511[0]_i_36_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_4_reg_2511[0]_i_14 
       (.I0(\p_Result_4_reg_2511[0]_i_35_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[4]),
        .I2(\p_Result_4_reg_2511[0]_i_34_n_0 ),
        .I3(\p_Result_4_reg_2511[0]_i_32_n_0 ),
        .I4(src_kernel_win_2_va_29_fu_276[5]),
        .I5(\p_Result_4_reg_2511[0]_i_33_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \p_Result_4_reg_2511[0]_i_15 
       (.I0(p_shl4_cast_fu_1700_p1[8]),
        .I1(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I2(p_shl4_cast_fu_1700_p1[7]),
        .I3(tmp40_fu_1765_p2[8]),
        .O(\p_Result_4_reg_2511[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_Result_4_reg_2511[0]_i_16 
       (.I0(p_shl4_cast_fu_1700_p1[5]),
        .I1(p_shl4_cast_fu_1700_p1[3]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .I3(p_shl4_cast_fu_1700_p1[2]),
        .I4(p_shl4_cast_fu_1700_p1[4]),
        .I5(p_shl4_cast_fu_1700_p1[6]),
        .O(\p_Result_4_reg_2511[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_4_reg_2511[0]_i_19 
       (.I0(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I1(p_shl4_cast_fu_1700_p1[7]),
        .I2(tmp40_fu_1765_p2[7]),
        .I3(tmp_125_fu_1733_p2[7]),
        .O(\p_Result_4_reg_2511[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Result_4_reg_2511[0]_i_20 
       (.I0(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I1(p_shl4_cast_fu_1700_p1[7]),
        .O(\p_Result_4_reg_2511[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_4_reg_2511[0]_i_21 
       (.I0(\p_Result_4_reg_2511[0]_i_44_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[3]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .I3(p_shl4_cast_fu_1700_p1[2]),
        .I4(tmp40_fu_1765_p2[2]),
        .I5(tmp_125_fu_1733_p2[2]),
        .O(\p_Result_4_reg_2511[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBBB2B222)) 
    \p_Result_4_reg_2511[0]_i_22 
       (.I0(\p_Result_4_reg_2511[0]_i_45_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[2]),
        .I2(tmp_125_fu_1733_p2[1]),
        .I3(tmp40_fu_1765_p2[1]),
        .I4(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Result_4_reg_2511[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hD77D4114D77DD77D)) 
    \p_Result_4_reg_2511[0]_i_23 
       (.I0(src_kernel_win_2_va_29_fu_276[1]),
        .I1(tmp_125_fu_1733_p2[1]),
        .I2(tmp40_fu_1765_p2[1]),
        .I3(p_shl4_cast_fu_1700_p1[1]),
        .I4(tmp40_fu_1765_p2[0]),
        .I5(src_kernel_win_2_va_29_fu_276[0]),
        .O(\p_Result_4_reg_2511[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_4_reg_2511[0]_i_24 
       (.I0(\p_Result_4_reg_2511[0]_i_46_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[3]),
        .I2(\p_Result_4_reg_2511[0]_i_44_n_0 ),
        .I3(\p_Result_4_reg_2511[0]_i_34_n_0 ),
        .I4(src_kernel_win_2_va_29_fu_276[4]),
        .I5(\p_Result_4_reg_2511[0]_i_35_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_4_reg_2511[0]_i_25 
       (.I0(\p_Result_4_reg_2511[0]_i_47_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[2]),
        .I2(\p_Result_4_reg_2511[0]_i_45_n_0 ),
        .I3(\p_Result_4_reg_2511[0]_i_44_n_0 ),
        .I4(src_kernel_win_2_va_29_fu_276[3]),
        .I5(\p_Result_4_reg_2511[0]_i_46_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \p_Result_4_reg_2511[0]_i_26 
       (.I0(\p_Result_4_reg_2511[0]_i_23_n_0 ),
        .I1(\p_Result_4_reg_2511[0]_i_45_n_0 ),
        .I2(src_kernel_win_2_va_29_fu_276[2]),
        .I3(tmp_125_fu_1733_p2[1]),
        .I4(tmp40_fu_1765_p2[1]),
        .I5(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Result_4_reg_2511[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h2DD2D22DD22D2DD2)) 
    \p_Result_4_reg_2511[0]_i_27 
       (.I0(src_kernel_win_2_va_29_fu_276[0]),
        .I1(tmp40_fu_1765_p2[0]),
        .I2(src_kernel_win_2_va_29_fu_276[1]),
        .I3(tmp_125_fu_1733_p2[1]),
        .I4(tmp40_fu_1765_p2[1]),
        .I5(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Result_4_reg_2511[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_4_reg_2511[0]_i_28 
       (.I0(tmp_125_fu_1733_p2[7]),
        .I1(tmp40_fu_1765_p2[7]),
        .I2(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I3(p_shl4_cast_fu_1700_p1[7]),
        .O(\p_Result_4_reg_2511[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_Result_4_reg_2511[0]_i_29 
       (.I0(p_shl4_cast_fu_1700_p1[5]),
        .I1(p_shl4_cast_fu_1700_p1[3]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .I3(p_shl4_cast_fu_1700_p1[2]),
        .I4(p_shl4_cast_fu_1700_p1[4]),
        .I5(p_shl4_cast_fu_1700_p1[6]),
        .O(\p_Result_4_reg_2511[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_4_reg_2511[0]_i_3 
       (.I0(\src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ),
        .I1(\p_Result_4_reg_2511[0]_i_15_n_0 ),
        .I2(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I3(p_shl4_cast_fu_1700_p1[7]),
        .I4(tmp40_fu_1765_p2[7]),
        .I5(tmp_125_fu_1733_p2[7]),
        .O(\p_Result_4_reg_2511[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_4_reg_2511[0]_i_30 
       (.I0(tmp_125_fu_1733_p2[6]),
        .I1(tmp40_fu_1765_p2[6]),
        .I2(\p_Result_4_reg_2511[0]_i_29_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_Result_4_reg_2511[0]_i_31 
       (.I0(p_shl4_cast_fu_1700_p1[4]),
        .I1(p_shl4_cast_fu_1700_p1[2]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .I3(p_shl4_cast_fu_1700_p1[3]),
        .I4(p_shl4_cast_fu_1700_p1[5]),
        .O(\p_Result_4_reg_2511[0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_4_reg_2511[0]_i_32 
       (.I0(tmp_125_fu_1733_p2[5]),
        .I1(tmp40_fu_1765_p2[5]),
        .I2(\p_Result_4_reg_2511[0]_i_31_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FE01FE0000)) 
    \p_Result_4_reg_2511[0]_i_33 
       (.I0(p_shl4_cast_fu_1700_p1[3]),
        .I1(p_shl4_cast_fu_1700_p1[1]),
        .I2(p_shl4_cast_fu_1700_p1[2]),
        .I3(p_shl4_cast_fu_1700_p1[4]),
        .I4(tmp40_fu_1765_p2[4]),
        .I5(tmp_125_fu_1733_p2[4]),
        .O(\p_Result_4_reg_2511[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h6666666999999996)) 
    \p_Result_4_reg_2511[0]_i_34 
       (.I0(tmp_125_fu_1733_p2[4]),
        .I1(tmp40_fu_1765_p2[4]),
        .I2(p_shl4_cast_fu_1700_p1[3]),
        .I3(p_shl4_cast_fu_1700_p1[1]),
        .I4(p_shl4_cast_fu_1700_p1[2]),
        .I5(p_shl4_cast_fu_1700_p1[4]),
        .O(\p_Result_4_reg_2511[0]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_4_reg_2511[0]_i_35 
       (.I0(p_shl4_cast_fu_1700_p1[2]),
        .I1(p_shl4_cast_fu_1700_p1[1]),
        .I2(p_shl4_cast_fu_1700_p1[3]),
        .I3(tmp40_fu_1765_p2[3]),
        .I4(tmp_125_fu_1733_p2[3]),
        .O(\p_Result_4_reg_2511[0]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_4_reg_2511[0]_i_36 
       (.I0(\p_Result_4_reg_2511[0]_i_31_n_0 ),
        .I1(tmp40_fu_1765_p2[5]),
        .I2(tmp_125_fu_1733_p2[5]),
        .O(\p_Result_4_reg_2511[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_4_reg_2511[0]_i_37 
       (.I0(\p_Result_4_reg_2511[0]_i_29_n_0 ),
        .I1(tmp40_fu_1765_p2[6]),
        .I2(tmp_125_fu_1733_p2[6]),
        .O(\p_Result_4_reg_2511[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_39 
       (.I0(src_kernel_win_2_va_37_reg_2459[7]),
        .I1(\p_Result_4_reg_2511_reg[0]_i_52_n_4 ),
        .O(\p_Result_4_reg_2511[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFF7)) 
    \p_Result_4_reg_2511[0]_i_4 
       (.I0(tmp40_fu_1765_p2[8]),
        .I1(\p_Result_4_reg_2511_reg[0]_i_18_n_2 ),
        .I2(p_shl4_cast_fu_1700_p1[7]),
        .I3(\p_Result_4_reg_2511[0]_i_16_n_0 ),
        .I4(p_shl4_cast_fu_1700_p1[8]),
        .O(\p_Result_4_reg_2511[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_40 
       (.I0(src_kernel_win_2_va_37_reg_2459[6]),
        .I1(\p_Result_4_reg_2511_reg[0]_i_52_n_5 ),
        .O(\p_Result_4_reg_2511[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_41 
       (.I0(src_kernel_win_2_va_37_reg_2459[5]),
        .I1(\p_Result_4_reg_2511_reg[0]_i_52_n_6 ),
        .O(\p_Result_4_reg_2511[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_42 
       (.I0(src_kernel_win_2_va_37_reg_2459[4]),
        .I1(\p_Result_4_reg_2511_reg[0]_i_52_n_7 ),
        .O(\p_Result_4_reg_2511[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h66699996)) 
    \p_Result_4_reg_2511[0]_i_44 
       (.I0(tmp_125_fu_1733_p2[3]),
        .I1(tmp40_fu_1765_p2[3]),
        .I2(p_shl4_cast_fu_1700_p1[2]),
        .I3(p_shl4_cast_fu_1700_p1[1]),
        .I4(p_shl4_cast_fu_1700_p1[3]),
        .O(\p_Result_4_reg_2511[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_4_reg_2511[0]_i_45 
       (.I0(tmp_125_fu_1733_p2[2]),
        .I1(tmp40_fu_1765_p2[2]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .I3(p_shl4_cast_fu_1700_p1[2]),
        .O(\p_Result_4_reg_2511[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_4_reg_2511[0]_i_46 
       (.I0(p_shl4_cast_fu_1700_p1[1]),
        .I1(p_shl4_cast_fu_1700_p1[2]),
        .I2(tmp40_fu_1765_p2[2]),
        .I3(tmp_125_fu_1733_p2[2]),
        .O(\p_Result_4_reg_2511[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_4_reg_2511[0]_i_47 
       (.I0(tmp_125_fu_1733_p2[1]),
        .I1(tmp40_fu_1765_p2[1]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Result_4_reg_2511[0]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_48 
       (.I0(src_kernel_win_2_va_37_reg_2459[3]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_4 ),
        .O(\p_Result_4_reg_2511[0]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_49 
       (.I0(src_kernel_win_2_va_37_reg_2459[2]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_5 ),
        .O(\p_Result_4_reg_2511[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h71188EE7E771188E)) 
    \p_Result_4_reg_2511[0]_i_5 
       (.I0(\p_Result_4_reg_2511[0]_i_19_n_0 ),
        .I1(\src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ),
        .I2(p_shl4_cast_fu_1700_p1[8]),
        .I3(\p_Result_4_reg_2511[0]_i_20_n_0 ),
        .I4(\p_Result_4_reg_2511_reg[0]_i_18_n_2 ),
        .I5(tmp40_fu_1765_p2[8]),
        .O(\p_Result_4_reg_2511[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_50 
       (.I0(src_kernel_win_2_va_37_reg_2459[1]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_6 ),
        .O(\p_Result_4_reg_2511[0]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_4_reg_2511[0]_i_51 
       (.I0(src_kernel_win_2_va_37_reg_2459[0]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_7 ),
        .O(\p_Result_4_reg_2511[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_4_reg_2511[0]_i_53 
       (.I0(src_kernel_win_2_va_39_reg_2473[7]),
        .I1(src_kernel_win_2_va_33_fu_292[7]),
        .O(\p_Result_4_reg_2511[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_4_reg_2511[0]_i_54 
       (.I0(src_kernel_win_2_va_39_reg_2473[6]),
        .I1(src_kernel_win_2_va_33_fu_292[6]),
        .O(\p_Result_4_reg_2511[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_4_reg_2511[0]_i_55 
       (.I0(src_kernel_win_2_va_39_reg_2473[5]),
        .I1(src_kernel_win_2_va_33_fu_292[5]),
        .O(\p_Result_4_reg_2511[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_4_reg_2511[0]_i_56 
       (.I0(src_kernel_win_2_va_39_reg_2473[4]),
        .I1(src_kernel_win_2_va_33_fu_292[4]),
        .O(\p_Result_4_reg_2511[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_4_reg_2511[0]_i_7 
       (.I0(\p_Result_4_reg_2511[0]_i_28_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[7]),
        .I2(\p_Result_4_reg_2511[0]_i_29_n_0 ),
        .I3(tmp40_fu_1765_p2[6]),
        .I4(tmp_125_fu_1733_p2[6]),
        .O(\p_Result_4_reg_2511[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_4_reg_2511[0]_i_8 
       (.I0(\p_Result_4_reg_2511[0]_i_30_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[6]),
        .I2(\p_Result_4_reg_2511[0]_i_31_n_0 ),
        .I3(tmp40_fu_1765_p2[5]),
        .I4(tmp_125_fu_1733_p2[5]),
        .O(\p_Result_4_reg_2511[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_4_reg_2511[0]_i_9 
       (.I0(\p_Result_4_reg_2511[0]_i_32_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[5]),
        .I2(\p_Result_4_reg_2511[0]_i_33_n_0 ),
        .O(\p_Result_4_reg_2511[0]_i_9_n_0 ));
  FDRE \p_Result_4_reg_2511_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_31_fu_1781_p2),
        .Q(p_Result_4_reg_2511),
        .R(1'b0));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_1 
       (.CI(\p_Result_4_reg_2511_reg[0]_i_2_n_0 ),
        .CO({\NLW_p_Result_4_reg_2511_reg[0]_i_1_CO_UNCONNECTED [3:1],\p_Result_4_reg_2511_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_4_reg_2511[0]_i_3_n_0 }),
        .O({\NLW_p_Result_4_reg_2511_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_31_fu_1781_p2,p_Val2_31_fu_1781_p2__0[9]}),
        .S({1'b0,1'b0,\p_Result_4_reg_2511[0]_i_4_n_0 ,\p_Result_4_reg_2511[0]_i_5_n_0 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_17 
       (.CI(\p_Result_4_reg_2511_reg[0]_i_38_n_0 ),
        .CO({\p_Result_4_reg_2511_reg[0]_i_17_n_0 ,\p_Result_4_reg_2511_reg[0]_i_17_n_1 ,\p_Result_4_reg_2511_reg[0]_i_17_n_2 ,\p_Result_4_reg_2511_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_37_reg_2459[7:4]),
        .O(tmp40_fu_1765_p2[7:4]),
        .S({\p_Result_4_reg_2511[0]_i_39_n_0 ,\p_Result_4_reg_2511[0]_i_40_n_0 ,\p_Result_4_reg_2511[0]_i_41_n_0 ,\p_Result_4_reg_2511[0]_i_42_n_0 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_18 
       (.CI(\p_Result_4_reg_2511_reg[0]_i_17_n_0 ),
        .CO({\NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED [3:2],\p_Result_4_reg_2511_reg[0]_i_18_n_2 ,\NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_p_Result_4_reg_2511_reg[0]_i_18_O_UNCONNECTED [3:1],tmp40_fu_1765_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_4_reg_2511_reg[0]_i_43_n_7 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_2 
       (.CI(\p_Result_4_reg_2511_reg[0]_i_6_n_0 ),
        .CO({\p_Result_4_reg_2511_reg[0]_i_2_n_0 ,\p_Result_4_reg_2511_reg[0]_i_2_n_1 ,\p_Result_4_reg_2511_reg[0]_i_2_n_2 ,\p_Result_4_reg_2511_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_4_reg_2511[0]_i_7_n_0 ,\p_Result_4_reg_2511[0]_i_8_n_0 ,\p_Result_4_reg_2511[0]_i_9_n_0 ,\p_Result_4_reg_2511[0]_i_10_n_0 }),
        .O({p_Val2_31_fu_1781_p2__0[8],\NLW_p_Result_4_reg_2511_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({\p_Result_4_reg_2511[0]_i_11_n_0 ,\p_Result_4_reg_2511[0]_i_12_n_0 ,\p_Result_4_reg_2511[0]_i_13_n_0 ,\p_Result_4_reg_2511[0]_i_14_n_0 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\p_Result_4_reg_2511_reg[0]_i_38_n_0 ,\p_Result_4_reg_2511_reg[0]_i_38_n_1 ,\p_Result_4_reg_2511_reg[0]_i_38_n_2 ,\p_Result_4_reg_2511_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_37_reg_2459[3:0]),
        .O(tmp40_fu_1765_p2[3:0]),
        .S({\p_Result_4_reg_2511[0]_i_48_n_0 ,\p_Result_4_reg_2511[0]_i_49_n_0 ,\p_Result_4_reg_2511[0]_i_50_n_0 ,\p_Result_4_reg_2511[0]_i_51_n_0 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_43 
       (.CI(\p_Result_4_reg_2511_reg[0]_i_52_n_0 ),
        .CO(\NLW_p_Result_4_reg_2511_reg[0]_i_43_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_4_reg_2511_reg[0]_i_43_O_UNCONNECTED [3:1],\p_Result_4_reg_2511_reg[0]_i_43_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_52 
       (.CI(\p_Val2_32_reg_2517_reg[3]_i_9_n_0 ),
        .CO({\p_Result_4_reg_2511_reg[0]_i_52_n_0 ,\p_Result_4_reg_2511_reg[0]_i_52_n_1 ,\p_Result_4_reg_2511_reg[0]_i_52_n_2 ,\p_Result_4_reg_2511_reg[0]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_2_va_39_reg_2473[7:4]),
        .O({\p_Result_4_reg_2511_reg[0]_i_52_n_4 ,\p_Result_4_reg_2511_reg[0]_i_52_n_5 ,\p_Result_4_reg_2511_reg[0]_i_52_n_6 ,\p_Result_4_reg_2511_reg[0]_i_52_n_7 }),
        .S({\p_Result_4_reg_2511[0]_i_53_n_0 ,\p_Result_4_reg_2511[0]_i_54_n_0 ,\p_Result_4_reg_2511[0]_i_55_n_0 ,\p_Result_4_reg_2511[0]_i_56_n_0 }));
  CARRY4 \p_Result_4_reg_2511_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\p_Result_4_reg_2511_reg[0]_i_6_n_0 ,\p_Result_4_reg_2511_reg[0]_i_6_n_1 ,\p_Result_4_reg_2511_reg[0]_i_6_n_2 ,\p_Result_4_reg_2511_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_4_reg_2511[0]_i_21_n_0 ,\p_Result_4_reg_2511[0]_i_22_n_0 ,\p_Result_4_reg_2511[0]_i_23_n_0 ,1'b0}),
        .O(\NLW_p_Result_4_reg_2511_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_Result_4_reg_2511[0]_i_24_n_0 ,\p_Result_4_reg_2511[0]_i_25_n_0 ,\p_Result_4_reg_2511[0]_i_26_n_0 ,\p_Result_4_reg_2511[0]_i_27_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Result_s_reg_2479[0]_i_1 
       (.I0(or_cond_i_reg_2379_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(not_i_i3_reg_25060));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_s_reg_2479[0]_i_10 
       (.I0(\p_Result_s_reg_2479[0]_i_33_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[5]),
        .I2(\p_Result_s_reg_2479[0]_i_34_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \p_Result_s_reg_2479[0]_i_11 
       (.I0(\p_Result_s_reg_2479[0]_i_35_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[4]),
        .I2(\p_Result_s_reg_2479[0]_i_36_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Result_s_reg_2479[0]_i_12 
       (.I0(\p_Result_s_reg_2479[0]_i_8_n_0 ),
        .I1(\p_Result_s_reg_2479[0]_i_16_n_0 ),
        .I2(\src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ),
        .I3(\p_Result_s_reg_2479[0]_i_20_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_s_reg_2479[0]_i_13 
       (.I0(\p_Result_s_reg_2479[0]_i_37_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[6]),
        .I2(\p_Result_s_reg_2479[0]_i_31_n_0 ),
        .I3(\p_Result_s_reg_2479[0]_i_29_n_0 ),
        .I4(src_kernel_win_0_va_29_fu_228[7]),
        .I5(\p_Result_s_reg_2479[0]_i_38_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_s_reg_2479[0]_i_14 
       (.I0(\p_Result_s_reg_2479[0]_i_34_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[5]),
        .I2(\p_Result_s_reg_2479[0]_i_33_n_0 ),
        .I3(\p_Result_s_reg_2479[0]_i_31_n_0 ),
        .I4(src_kernel_win_0_va_29_fu_228[6]),
        .I5(\p_Result_s_reg_2479[0]_i_37_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_s_reg_2479[0]_i_15 
       (.I0(\p_Result_s_reg_2479[0]_i_36_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[4]),
        .I2(\p_Result_s_reg_2479[0]_i_35_n_0 ),
        .I3(\p_Result_s_reg_2479[0]_i_33_n_0 ),
        .I4(src_kernel_win_0_va_29_fu_228[5]),
        .I5(\p_Result_s_reg_2479[0]_i_34_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \p_Result_s_reg_2479[0]_i_16 
       (.I0(p_shl_cast_fu_1364_p1[8]),
        .I1(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I2(p_shl_cast_fu_1364_p1[7]),
        .I3(tmp24_fu_1429_p2[8]),
        .O(\p_Result_s_reg_2479[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_Result_s_reg_2479[0]_i_17 
       (.I0(p_shl_cast_fu_1364_p1[5]),
        .I1(p_shl_cast_fu_1364_p1[3]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .I3(p_shl_cast_fu_1364_p1[2]),
        .I4(p_shl_cast_fu_1364_p1[4]),
        .I5(p_shl_cast_fu_1364_p1[6]),
        .O(\p_Result_s_reg_2479[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_s_reg_2479[0]_i_20 
       (.I0(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I1(p_shl_cast_fu_1364_p1[7]),
        .I2(tmp24_fu_1429_p2[7]),
        .I3(tmp_109_fu_1397_p2[7]),
        .O(\p_Result_s_reg_2479[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Result_s_reg_2479[0]_i_21 
       (.I0(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I1(p_shl_cast_fu_1364_p1[7]),
        .O(\p_Result_s_reg_2479[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_s_reg_2479[0]_i_22 
       (.I0(\p_Result_s_reg_2479[0]_i_45_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[3]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .I3(p_shl_cast_fu_1364_p1[2]),
        .I4(tmp24_fu_1429_p2[2]),
        .I5(tmp_109_fu_1397_p2[2]),
        .O(\p_Result_s_reg_2479[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hBBB2B222)) 
    \p_Result_s_reg_2479[0]_i_23 
       (.I0(\p_Result_s_reg_2479[0]_i_46_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[2]),
        .I2(tmp_109_fu_1397_p2[1]),
        .I3(tmp24_fu_1429_p2[1]),
        .I4(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Result_s_reg_2479[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hD77D4114D77DD77D)) 
    \p_Result_s_reg_2479[0]_i_24 
       (.I0(src_kernel_win_0_va_29_fu_228[1]),
        .I1(tmp_109_fu_1397_p2[1]),
        .I2(tmp24_fu_1429_p2[1]),
        .I3(p_shl_cast_fu_1364_p1[1]),
        .I4(tmp24_fu_1429_p2[0]),
        .I5(src_kernel_win_0_va_29_fu_228[0]),
        .O(\p_Result_s_reg_2479[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_s_reg_2479[0]_i_25 
       (.I0(\p_Result_s_reg_2479[0]_i_47_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[3]),
        .I2(\p_Result_s_reg_2479[0]_i_45_n_0 ),
        .I3(\p_Result_s_reg_2479[0]_i_35_n_0 ),
        .I4(src_kernel_win_0_va_29_fu_228[4]),
        .I5(\p_Result_s_reg_2479[0]_i_36_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \p_Result_s_reg_2479[0]_i_26 
       (.I0(\p_Result_s_reg_2479[0]_i_48_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[2]),
        .I2(\p_Result_s_reg_2479[0]_i_46_n_0 ),
        .I3(\p_Result_s_reg_2479[0]_i_45_n_0 ),
        .I4(src_kernel_win_0_va_29_fu_228[3]),
        .I5(\p_Result_s_reg_2479[0]_i_47_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    \p_Result_s_reg_2479[0]_i_27 
       (.I0(\p_Result_s_reg_2479[0]_i_24_n_0 ),
        .I1(\p_Result_s_reg_2479[0]_i_46_n_0 ),
        .I2(src_kernel_win_0_va_29_fu_228[2]),
        .I3(tmp_109_fu_1397_p2[1]),
        .I4(tmp24_fu_1429_p2[1]),
        .I5(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Result_s_reg_2479[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h2DD2D22DD22D2DD2)) 
    \p_Result_s_reg_2479[0]_i_28 
       (.I0(src_kernel_win_0_va_29_fu_228[0]),
        .I1(tmp24_fu_1429_p2[0]),
        .I2(src_kernel_win_0_va_29_fu_228[1]),
        .I3(tmp_109_fu_1397_p2[1]),
        .I4(tmp24_fu_1429_p2[1]),
        .I5(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Result_s_reg_2479[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2479[0]_i_29 
       (.I0(tmp_109_fu_1397_p2[7]),
        .I1(tmp24_fu_1429_p2[7]),
        .I2(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I3(p_shl_cast_fu_1364_p1[7]),
        .O(\p_Result_s_reg_2479[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \p_Result_s_reg_2479[0]_i_30 
       (.I0(p_shl_cast_fu_1364_p1[5]),
        .I1(p_shl_cast_fu_1364_p1[3]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .I3(p_shl_cast_fu_1364_p1[2]),
        .I4(p_shl_cast_fu_1364_p1[4]),
        .I5(p_shl_cast_fu_1364_p1[6]),
        .O(\p_Result_s_reg_2479[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_s_reg_2479[0]_i_31 
       (.I0(tmp_109_fu_1397_p2[6]),
        .I1(tmp24_fu_1429_p2[6]),
        .I2(\p_Result_s_reg_2479[0]_i_30_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \p_Result_s_reg_2479[0]_i_32 
       (.I0(p_shl_cast_fu_1364_p1[4]),
        .I1(p_shl_cast_fu_1364_p1[2]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .I3(p_shl_cast_fu_1364_p1[3]),
        .I4(p_shl_cast_fu_1364_p1[5]),
        .O(\p_Result_s_reg_2479[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_s_reg_2479[0]_i_33 
       (.I0(tmp_109_fu_1397_p2[5]),
        .I1(tmp24_fu_1429_p2[5]),
        .I2(\p_Result_s_reg_2479[0]_i_32_n_0 ),
        .O(\p_Result_s_reg_2479[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FE01FE0000)) 
    \p_Result_s_reg_2479[0]_i_34 
       (.I0(p_shl_cast_fu_1364_p1[3]),
        .I1(p_shl_cast_fu_1364_p1[1]),
        .I2(p_shl_cast_fu_1364_p1[2]),
        .I3(p_shl_cast_fu_1364_p1[4]),
        .I4(tmp24_fu_1429_p2[4]),
        .I5(tmp_109_fu_1397_p2[4]),
        .O(\p_Result_s_reg_2479[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h6666666999999996)) 
    \p_Result_s_reg_2479[0]_i_35 
       (.I0(tmp_109_fu_1397_p2[4]),
        .I1(tmp24_fu_1429_p2[4]),
        .I2(p_shl_cast_fu_1364_p1[3]),
        .I3(p_shl_cast_fu_1364_p1[1]),
        .I4(p_shl_cast_fu_1364_p1[2]),
        .I5(p_shl_cast_fu_1364_p1[4]),
        .O(\p_Result_s_reg_2479[0]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_s_reg_2479[0]_i_36 
       (.I0(p_shl_cast_fu_1364_p1[2]),
        .I1(p_shl_cast_fu_1364_p1[1]),
        .I2(p_shl_cast_fu_1364_p1[3]),
        .I3(tmp24_fu_1429_p2[3]),
        .I4(tmp_109_fu_1397_p2[3]),
        .O(\p_Result_s_reg_2479[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_s_reg_2479[0]_i_37 
       (.I0(\p_Result_s_reg_2479[0]_i_32_n_0 ),
        .I1(tmp24_fu_1429_p2[5]),
        .I2(tmp_109_fu_1397_p2[5]),
        .O(\p_Result_s_reg_2479[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Result_s_reg_2479[0]_i_38 
       (.I0(\p_Result_s_reg_2479[0]_i_30_n_0 ),
        .I1(tmp24_fu_1429_p2[6]),
        .I2(tmp_109_fu_1397_p2[6]),
        .O(\p_Result_s_reg_2479[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB2BB22BB22222)) 
    \p_Result_s_reg_2479[0]_i_4 
       (.I0(\src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ),
        .I1(\p_Result_s_reg_2479[0]_i_16_n_0 ),
        .I2(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I3(p_shl_cast_fu_1364_p1[7]),
        .I4(tmp24_fu_1429_p2[7]),
        .I5(tmp_109_fu_1397_p2[7]),
        .O(\p_Result_s_reg_2479[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_40 
       (.I0(src_kernel_win_0_va_34_reg_2419[7]),
        .I1(\p_Result_s_reg_2479_reg[0]_i_53_n_4 ),
        .O(\p_Result_s_reg_2479[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_41 
       (.I0(src_kernel_win_0_va_34_reg_2419[6]),
        .I1(\p_Result_s_reg_2479_reg[0]_i_53_n_5 ),
        .O(\p_Result_s_reg_2479[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_42 
       (.I0(src_kernel_win_0_va_34_reg_2419[5]),
        .I1(\p_Result_s_reg_2479_reg[0]_i_53_n_6 ),
        .O(\p_Result_s_reg_2479[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_43 
       (.I0(src_kernel_win_0_va_34_reg_2419[4]),
        .I1(\p_Result_s_reg_2479_reg[0]_i_53_n_7 ),
        .O(\p_Result_s_reg_2479[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h66699996)) 
    \p_Result_s_reg_2479[0]_i_45 
       (.I0(tmp_109_fu_1397_p2[3]),
        .I1(tmp24_fu_1429_p2[3]),
        .I2(p_shl_cast_fu_1364_p1[2]),
        .I3(p_shl_cast_fu_1364_p1[1]),
        .I4(p_shl_cast_fu_1364_p1[3]),
        .O(\p_Result_s_reg_2479[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2479[0]_i_46 
       (.I0(tmp_109_fu_1397_p2[2]),
        .I1(tmp24_fu_1429_p2[2]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .I3(p_shl_cast_fu_1364_p1[2]),
        .O(\p_Result_s_reg_2479[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_s_reg_2479[0]_i_47 
       (.I0(p_shl_cast_fu_1364_p1[1]),
        .I1(p_shl_cast_fu_1364_p1[2]),
        .I2(tmp24_fu_1429_p2[2]),
        .I3(tmp_109_fu_1397_p2[2]),
        .O(\p_Result_s_reg_2479[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2479[0]_i_48 
       (.I0(tmp_109_fu_1397_p2[1]),
        .I1(tmp24_fu_1429_p2[1]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Result_s_reg_2479[0]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_49 
       (.I0(src_kernel_win_0_va_34_reg_2419[3]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_4 ),
        .O(\p_Result_s_reg_2479[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFFFF7)) 
    \p_Result_s_reg_2479[0]_i_5 
       (.I0(tmp24_fu_1429_p2[8]),
        .I1(\p_Result_s_reg_2479_reg[0]_i_19_n_2 ),
        .I2(p_shl_cast_fu_1364_p1[7]),
        .I3(\p_Result_s_reg_2479[0]_i_17_n_0 ),
        .I4(p_shl_cast_fu_1364_p1[8]),
        .O(\p_Result_s_reg_2479[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_50 
       (.I0(src_kernel_win_0_va_34_reg_2419[2]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_5 ),
        .O(\p_Result_s_reg_2479[0]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_51 
       (.I0(src_kernel_win_0_va_34_reg_2419[1]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_6 ),
        .O(\p_Result_s_reg_2479[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2479[0]_i_52 
       (.I0(src_kernel_win_0_va_34_reg_2419[0]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_7 ),
        .O(\p_Result_s_reg_2479[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_s_reg_2479[0]_i_54 
       (.I0(src_kernel_win_0_va_36_reg_2433[7]),
        .I1(src_kernel_win_0_va_33_fu_244[7]),
        .O(\p_Result_s_reg_2479[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_s_reg_2479[0]_i_55 
       (.I0(src_kernel_win_0_va_36_reg_2433[6]),
        .I1(src_kernel_win_0_va_33_fu_244[6]),
        .O(\p_Result_s_reg_2479[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_s_reg_2479[0]_i_56 
       (.I0(src_kernel_win_0_va_36_reg_2433[5]),
        .I1(src_kernel_win_0_va_33_fu_244[5]),
        .O(\p_Result_s_reg_2479[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Result_s_reg_2479[0]_i_57 
       (.I0(src_kernel_win_0_va_36_reg_2433[4]),
        .I1(src_kernel_win_0_va_33_fu_244[4]),
        .O(\p_Result_s_reg_2479[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h71188EE7E771188E)) 
    \p_Result_s_reg_2479[0]_i_6 
       (.I0(\p_Result_s_reg_2479[0]_i_20_n_0 ),
        .I1(\src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ),
        .I2(p_shl_cast_fu_1364_p1[8]),
        .I3(\p_Result_s_reg_2479[0]_i_21_n_0 ),
        .I4(\p_Result_s_reg_2479_reg[0]_i_19_n_2 ),
        .I5(tmp24_fu_1429_p2[8]),
        .O(\p_Result_s_reg_2479[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_s_reg_2479[0]_i_8 
       (.I0(\p_Result_s_reg_2479[0]_i_29_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[7]),
        .I2(\p_Result_s_reg_2479[0]_i_30_n_0 ),
        .I3(tmp24_fu_1429_p2[6]),
        .I4(tmp_109_fu_1397_p2[6]),
        .O(\p_Result_s_reg_2479[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBB2B2B22)) 
    \p_Result_s_reg_2479[0]_i_9 
       (.I0(\p_Result_s_reg_2479[0]_i_31_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[6]),
        .I2(\p_Result_s_reg_2479[0]_i_32_n_0 ),
        .I3(tmp24_fu_1429_p2[5]),
        .I4(tmp_109_fu_1397_p2[5]),
        .O(\p_Result_s_reg_2479[0]_i_9_n_0 ));
  FDRE \p_Result_s_reg_2479_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_0_in),
        .Q(p_Result_s_reg_2479),
        .R(1'b0));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_18 
       (.CI(\p_Result_s_reg_2479_reg[0]_i_39_n_0 ),
        .CO({\p_Result_s_reg_2479_reg[0]_i_18_n_0 ,\p_Result_s_reg_2479_reg[0]_i_18_n_1 ,\p_Result_s_reg_2479_reg[0]_i_18_n_2 ,\p_Result_s_reg_2479_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_34_reg_2419[7:4]),
        .O(tmp24_fu_1429_p2[7:4]),
        .S({\p_Result_s_reg_2479[0]_i_40_n_0 ,\p_Result_s_reg_2479[0]_i_41_n_0 ,\p_Result_s_reg_2479[0]_i_42_n_0 ,\p_Result_s_reg_2479[0]_i_43_n_0 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_19 
       (.CI(\p_Result_s_reg_2479_reg[0]_i_18_n_0 ),
        .CO({\NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED [3:2],\p_Result_s_reg_2479_reg[0]_i_19_n_2 ,\NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_p_Result_s_reg_2479_reg[0]_i_19_O_UNCONNECTED [3:1],tmp24_fu_1429_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_s_reg_2479_reg[0]_i_44_n_7 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_2 
       (.CI(\p_Result_s_reg_2479_reg[0]_i_3_n_0 ),
        .CO({\NLW_p_Result_s_reg_2479_reg[0]_i_2_CO_UNCONNECTED [3:1],\p_Result_s_reg_2479_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_s_reg_2479[0]_i_4_n_0 }),
        .O({\NLW_p_Result_s_reg_2479_reg[0]_i_2_O_UNCONNECTED [3:2],p_0_in,\p_Result_s_reg_2479_reg[0]_i_2_n_7 }),
        .S({1'b0,1'b0,\p_Result_s_reg_2479[0]_i_5_n_0 ,\p_Result_s_reg_2479[0]_i_6_n_0 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_3 
       (.CI(\p_Result_s_reg_2479_reg[0]_i_7_n_0 ),
        .CO({\p_Result_s_reg_2479_reg[0]_i_3_n_0 ,\p_Result_s_reg_2479_reg[0]_i_3_n_1 ,\p_Result_s_reg_2479_reg[0]_i_3_n_2 ,\p_Result_s_reg_2479_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2479[0]_i_8_n_0 ,\p_Result_s_reg_2479[0]_i_9_n_0 ,\p_Result_s_reg_2479[0]_i_10_n_0 ,\p_Result_s_reg_2479[0]_i_11_n_0 }),
        .O({\p_Result_s_reg_2479_reg[0]_i_3_n_4 ,\NLW_p_Result_s_reg_2479_reg[0]_i_3_O_UNCONNECTED [2:0]}),
        .S({\p_Result_s_reg_2479[0]_i_12_n_0 ,\p_Result_s_reg_2479[0]_i_13_n_0 ,\p_Result_s_reg_2479[0]_i_14_n_0 ,\p_Result_s_reg_2479[0]_i_15_n_0 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_39 
       (.CI(1'b0),
        .CO({\p_Result_s_reg_2479_reg[0]_i_39_n_0 ,\p_Result_s_reg_2479_reg[0]_i_39_n_1 ,\p_Result_s_reg_2479_reg[0]_i_39_n_2 ,\p_Result_s_reg_2479_reg[0]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_34_reg_2419[3:0]),
        .O(tmp24_fu_1429_p2[3:0]),
        .S({\p_Result_s_reg_2479[0]_i_49_n_0 ,\p_Result_s_reg_2479[0]_i_50_n_0 ,\p_Result_s_reg_2479[0]_i_51_n_0 ,\p_Result_s_reg_2479[0]_i_52_n_0 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_44 
       (.CI(\p_Result_s_reg_2479_reg[0]_i_53_n_0 ),
        .CO(\NLW_p_Result_s_reg_2479_reg[0]_i_44_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_s_reg_2479_reg[0]_i_44_O_UNCONNECTED [3:1],\p_Result_s_reg_2479_reg[0]_i_44_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_53 
       (.CI(\p_Val2_26_reg_2485_reg[3]_i_9_n_0 ),
        .CO({\p_Result_s_reg_2479_reg[0]_i_53_n_0 ,\p_Result_s_reg_2479_reg[0]_i_53_n_1 ,\p_Result_s_reg_2479_reg[0]_i_53_n_2 ,\p_Result_s_reg_2479_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_36_reg_2433[7:4]),
        .O({\p_Result_s_reg_2479_reg[0]_i_53_n_4 ,\p_Result_s_reg_2479_reg[0]_i_53_n_5 ,\p_Result_s_reg_2479_reg[0]_i_53_n_6 ,\p_Result_s_reg_2479_reg[0]_i_53_n_7 }),
        .S({\p_Result_s_reg_2479[0]_i_54_n_0 ,\p_Result_s_reg_2479[0]_i_55_n_0 ,\p_Result_s_reg_2479[0]_i_56_n_0 ,\p_Result_s_reg_2479[0]_i_57_n_0 }));
  CARRY4 \p_Result_s_reg_2479_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\p_Result_s_reg_2479_reg[0]_i_7_n_0 ,\p_Result_s_reg_2479_reg[0]_i_7_n_1 ,\p_Result_s_reg_2479_reg[0]_i_7_n_2 ,\p_Result_s_reg_2479_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2479[0]_i_22_n_0 ,\p_Result_s_reg_2479[0]_i_23_n_0 ,\p_Result_s_reg_2479[0]_i_24_n_0 ,1'b0}),
        .O(\NLW_p_Result_s_reg_2479_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_Result_s_reg_2479[0]_i_25_n_0 ,\p_Result_s_reg_2479[0]_i_26_n_0 ,\p_Result_s_reg_2479[0]_i_27_n_0 ,\p_Result_s_reg_2479[0]_i_28_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_26_reg_2485[3]_i_10 
       (.I0(src_kernel_win_0_va_36_reg_2433[3]),
        .I1(src_kernel_win_0_va_33_fu_244[3]),
        .O(\p_Val2_26_reg_2485[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_26_reg_2485[3]_i_11 
       (.I0(src_kernel_win_0_va_36_reg_2433[2]),
        .I1(src_kernel_win_0_va_33_fu_244[2]),
        .O(\p_Val2_26_reg_2485[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_26_reg_2485[3]_i_12 
       (.I0(src_kernel_win_0_va_36_reg_2433[1]),
        .I1(src_kernel_win_0_va_33_fu_244[1]),
        .O(\p_Val2_26_reg_2485[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_26_reg_2485[3]_i_13 
       (.I0(src_kernel_win_0_va_36_reg_2433[0]),
        .I1(src_kernel_win_0_va_33_fu_244[0]),
        .O(\p_Val2_26_reg_2485[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[3]_i_2 
       (.I0(src_kernel_win_0_va_34_reg_2419[2]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_0_va_29_fu_228[2]),
        .O(\p_Val2_26_reg_2485[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[3]_i_3 
       (.I0(src_kernel_win_0_va_34_reg_2419[1]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_0_va_29_fu_228[1]),
        .O(\p_Val2_26_reg_2485[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \p_Val2_26_reg_2485[3]_i_4 
       (.I0(src_kernel_win_0_va_34_reg_2419[0]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_0_va_29_fu_228[0]),
        .O(\p_Val2_26_reg_2485[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[3]_i_5 
       (.I0(src_kernel_win_0_va_34_reg_2419[3]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_0_va_29_fu_228[3]),
        .I3(\p_Val2_26_reg_2485[3]_i_2_n_0 ),
        .O(\p_Val2_26_reg_2485[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[3]_i_6 
       (.I0(src_kernel_win_0_va_34_reg_2419[2]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_0_va_29_fu_228[2]),
        .I3(\p_Val2_26_reg_2485[3]_i_3_n_0 ),
        .O(\p_Val2_26_reg_2485[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[3]_i_7 
       (.I0(src_kernel_win_0_va_34_reg_2419[1]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_0_va_29_fu_228[1]),
        .I3(\p_Val2_26_reg_2485[3]_i_4_n_0 ),
        .O(\p_Val2_26_reg_2485[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_26_reg_2485[3]_i_8 
       (.I0(src_kernel_win_0_va_34_reg_2419[0]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_0_va_29_fu_228[0]),
        .O(\p_Val2_26_reg_2485[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_11 
       (.I0(\p_Result_s_reg_2479_reg[0]_i_53_n_6 ),
        .I1(tmp_109_fu_1397_p2[5]),
        .I2(p_shl_cast_fu_1364_p1[5]),
        .O(\p_Val2_26_reg_2485[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_12 
       (.I0(\p_Result_s_reg_2479_reg[0]_i_53_n_7 ),
        .I1(tmp_109_fu_1397_p2[4]),
        .I2(p_shl_cast_fu_1364_p1[4]),
        .O(\p_Val2_26_reg_2485[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_26_reg_2485[7]_i_13 
       (.I0(p_shl_cast_fu_1364_p1[6]),
        .I1(tmp_109_fu_1397_p2[6]),
        .I2(\p_Result_s_reg_2479_reg[0]_i_53_n_5 ),
        .I3(tmp_109_fu_1397_p2[7]),
        .I4(\p_Result_s_reg_2479_reg[0]_i_53_n_4 ),
        .I5(p_shl_cast_fu_1364_p1[7]),
        .O(\p_Val2_26_reg_2485[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_14 
       (.I0(\p_Val2_26_reg_2485[7]_i_11_n_0 ),
        .I1(tmp_109_fu_1397_p2[6]),
        .I2(\p_Result_s_reg_2479_reg[0]_i_53_n_5 ),
        .I3(p_shl_cast_fu_1364_p1[6]),
        .O(\p_Val2_26_reg_2485[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_15 
       (.I0(\p_Result_s_reg_2479_reg[0]_i_53_n_6 ),
        .I1(tmp_109_fu_1397_p2[5]),
        .I2(p_shl_cast_fu_1364_p1[5]),
        .I3(\p_Val2_26_reg_2485[7]_i_12_n_0 ),
        .O(\p_Val2_26_reg_2485[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_16 
       (.I0(\p_Val2_26_reg_2485_reg[3]_i_9_n_4 ),
        .I1(tmp_109_fu_1397_p2[3]),
        .I2(p_shl_cast_fu_1364_p1[3]),
        .O(\p_Val2_26_reg_2485[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_17 
       (.I0(\p_Val2_26_reg_2485_reg[3]_i_9_n_5 ),
        .I1(tmp_109_fu_1397_p2[2]),
        .I2(p_shl_cast_fu_1364_p1[2]),
        .O(\p_Val2_26_reg_2485[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_26_reg_2485[7]_i_18 
       (.I0(p_shl_cast_fu_1364_p1[2]),
        .I1(\p_Val2_26_reg_2485_reg[3]_i_9_n_5 ),
        .I2(tmp_109_fu_1397_p2[2]),
        .O(\p_Val2_26_reg_2485[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_26_reg_2485[7]_i_19 
       (.I0(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Val2_26_reg_2485[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_26_reg_2485[7]_i_2 
       (.I0(src_kernel_win_0_va_29_fu_228[5]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_0_va_34_reg_2419[5]),
        .O(\p_Val2_26_reg_2485[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_20 
       (.I0(\p_Result_s_reg_2479_reg[0]_i_53_n_7 ),
        .I1(tmp_109_fu_1397_p2[4]),
        .I2(p_shl_cast_fu_1364_p1[4]),
        .I3(\p_Val2_26_reg_2485[7]_i_16_n_0 ),
        .O(\p_Val2_26_reg_2485[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_21 
       (.I0(\p_Val2_26_reg_2485_reg[3]_i_9_n_4 ),
        .I1(tmp_109_fu_1397_p2[3]),
        .I2(p_shl_cast_fu_1364_p1[3]),
        .I3(\p_Val2_26_reg_2485[7]_i_17_n_0 ),
        .O(\p_Val2_26_reg_2485[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h96696969)) 
    \p_Val2_26_reg_2485[7]_i_22 
       (.I0(\p_Val2_26_reg_2485_reg[3]_i_9_n_5 ),
        .I1(tmp_109_fu_1397_p2[2]),
        .I2(p_shl_cast_fu_1364_p1[2]),
        .I3(\p_Val2_26_reg_2485_reg[3]_i_9_n_6 ),
        .I4(tmp_109_fu_1397_p2[1]),
        .O(\p_Val2_26_reg_2485[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_26_reg_2485[7]_i_23 
       (.I0(\p_Val2_26_reg_2485_reg[3]_i_9_n_6 ),
        .I1(tmp_109_fu_1397_p2[1]),
        .I2(p_shl_cast_fu_1364_p1[1]),
        .O(\p_Val2_26_reg_2485[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_3 
       (.I0(src_kernel_win_0_va_34_reg_2419[4]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_0_va_29_fu_228[4]),
        .O(\p_Val2_26_reg_2485[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_26_reg_2485[7]_i_4 
       (.I0(src_kernel_win_0_va_34_reg_2419[3]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_0_va_29_fu_228[3]),
        .O(\p_Val2_26_reg_2485[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_26_reg_2485[7]_i_5 
       (.I0(src_kernel_win_0_va_29_fu_228[6]),
        .I1(src_kernel_win_0_va_34_reg_2419[6]),
        .I2(\p_Val2_26_reg_2485_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_0_va_29_fu_228[7]),
        .I4(\p_Val2_26_reg_2485_reg[7]_i_9_n_5 ),
        .I5(src_kernel_win_0_va_34_reg_2419[7]),
        .O(\p_Val2_26_reg_2485[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_6 
       (.I0(\p_Val2_26_reg_2485[7]_i_2_n_0 ),
        .I1(src_kernel_win_0_va_29_fu_228[6]),
        .I2(\p_Val2_26_reg_2485_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_0_va_34_reg_2419[6]),
        .O(\p_Val2_26_reg_2485[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_7 
       (.I0(src_kernel_win_0_va_29_fu_228[5]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_0_va_34_reg_2419[5]),
        .I3(\p_Val2_26_reg_2485[7]_i_3_n_0 ),
        .O(\p_Val2_26_reg_2485[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_26_reg_2485[7]_i_8 
       (.I0(src_kernel_win_0_va_34_reg_2419[4]),
        .I1(\p_Val2_26_reg_2485_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_0_va_29_fu_228[4]),
        .I3(\p_Val2_26_reg_2485[7]_i_4_n_0 ),
        .O(\p_Val2_26_reg_2485[7]_i_8_n_0 ));
  FDRE \p_Val2_26_reg_2485_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[0]),
        .Q(p_Val2_26_reg_2485[0]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[1]),
        .Q(p_Val2_26_reg_2485[1]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[2]),
        .Q(p_Val2_26_reg_2485[2]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[3]),
        .Q(p_Val2_26_reg_2485[3]),
        .R(1'b0));
  CARRY4 \p_Val2_26_reg_2485_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_26_reg_2485_reg[3]_i_1_n_0 ,\p_Val2_26_reg_2485_reg[3]_i_1_n_1 ,\p_Val2_26_reg_2485_reg[3]_i_1_n_2 ,\p_Val2_26_reg_2485_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\p_Val2_26_reg_2485[3]_i_2_n_0 ,\p_Val2_26_reg_2485[3]_i_3_n_0 ,\p_Val2_26_reg_2485[3]_i_4_n_0 ,1'b1}),
        .O(p_Val2_26_fu_1476_p2[3:0]),
        .S({\p_Val2_26_reg_2485[3]_i_5_n_0 ,\p_Val2_26_reg_2485[3]_i_6_n_0 ,\p_Val2_26_reg_2485[3]_i_7_n_0 ,\p_Val2_26_reg_2485[3]_i_8_n_0 }));
  CARRY4 \p_Val2_26_reg_2485_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\p_Val2_26_reg_2485_reg[3]_i_9_n_0 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_1 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_2 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI(src_kernel_win_0_va_36_reg_2433[3:0]),
        .O({\p_Val2_26_reg_2485_reg[3]_i_9_n_4 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_5 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_6 ,\p_Val2_26_reg_2485_reg[3]_i_9_n_7 }),
        .S({\p_Val2_26_reg_2485[3]_i_10_n_0 ,\p_Val2_26_reg_2485[3]_i_11_n_0 ,\p_Val2_26_reg_2485[3]_i_12_n_0 ,\p_Val2_26_reg_2485[3]_i_13_n_0 }));
  FDRE \p_Val2_26_reg_2485_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[4]),
        .Q(p_Val2_26_reg_2485[4]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[5]),
        .Q(p_Val2_26_reg_2485[5]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[6]),
        .Q(p_Val2_26_reg_2485[6]),
        .R(1'b0));
  FDRE \p_Val2_26_reg_2485_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_26_fu_1476_p2[7]),
        .Q(p_Val2_26_reg_2485[7]),
        .R(1'b0));
  CARRY4 \p_Val2_26_reg_2485_reg[7]_i_1 
       (.CI(\p_Val2_26_reg_2485_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_26_reg_2485_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_26_reg_2485_reg[7]_i_1_n_1 ,\p_Val2_26_reg_2485_reg[7]_i_1_n_2 ,\p_Val2_26_reg_2485_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_26_reg_2485[7]_i_2_n_0 ,\p_Val2_26_reg_2485[7]_i_3_n_0 ,\p_Val2_26_reg_2485[7]_i_4_n_0 }),
        .O(p_Val2_26_fu_1476_p2[7:4]),
        .S({\p_Val2_26_reg_2485[7]_i_5_n_0 ,\p_Val2_26_reg_2485[7]_i_6_n_0 ,\p_Val2_26_reg_2485[7]_i_7_n_0 ,\p_Val2_26_reg_2485[7]_i_8_n_0 }));
  CARRY4 \p_Val2_26_reg_2485_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\p_Val2_26_reg_2485_reg[7]_i_10_n_0 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_1 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_2 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_3 }),
        .CYINIT(\p_Val2_26_reg_2485_reg[3]_i_9_n_7 ),
        .DI({\p_Val2_26_reg_2485[7]_i_16_n_0 ,\p_Val2_26_reg_2485[7]_i_17_n_0 ,\p_Val2_26_reg_2485[7]_i_18_n_0 ,\p_Val2_26_reg_2485[7]_i_19_n_0 }),
        .O({\p_Val2_26_reg_2485_reg[7]_i_10_n_4 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_5 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_6 ,\p_Val2_26_reg_2485_reg[7]_i_10_n_7 }),
        .S({\p_Val2_26_reg_2485[7]_i_20_n_0 ,\p_Val2_26_reg_2485[7]_i_21_n_0 ,\p_Val2_26_reg_2485[7]_i_22_n_0 ,\p_Val2_26_reg_2485[7]_i_23_n_0 }));
  CARRY4 \p_Val2_26_reg_2485_reg[7]_i_9 
       (.CI(\p_Val2_26_reg_2485_reg[7]_i_10_n_0 ),
        .CO({\NLW_p_Val2_26_reg_2485_reg[7]_i_9_CO_UNCONNECTED [3:2],\p_Val2_26_reg_2485_reg[7]_i_9_n_2 ,\p_Val2_26_reg_2485_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_26_reg_2485[7]_i_11_n_0 ,\p_Val2_26_reg_2485[7]_i_12_n_0 }),
        .O({\NLW_p_Val2_26_reg_2485_reg[7]_i_9_O_UNCONNECTED [3],\p_Val2_26_reg_2485_reg[7]_i_9_n_5 ,\p_Val2_26_reg_2485_reg[7]_i_9_n_6 ,\p_Val2_26_reg_2485_reg[7]_i_9_n_7 }),
        .S({1'b0,\p_Val2_26_reg_2485[7]_i_13_n_0 ,\p_Val2_26_reg_2485[7]_i_14_n_0 ,\p_Val2_26_reg_2485[7]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_29_reg_2501[3]_i_10 
       (.I0(src_kernel_win_1_va_36_reg_2453[3]),
        .I1(src_kernel_win_1_va_33_fu_268[3]),
        .O(\p_Val2_29_reg_2501[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_29_reg_2501[3]_i_11 
       (.I0(src_kernel_win_1_va_36_reg_2453[2]),
        .I1(src_kernel_win_1_va_33_fu_268[2]),
        .O(\p_Val2_29_reg_2501[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_29_reg_2501[3]_i_12 
       (.I0(src_kernel_win_1_va_36_reg_2453[1]),
        .I1(src_kernel_win_1_va_33_fu_268[1]),
        .O(\p_Val2_29_reg_2501[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_29_reg_2501[3]_i_13 
       (.I0(src_kernel_win_1_va_36_reg_2453[0]),
        .I1(src_kernel_win_1_va_33_fu_268[0]),
        .O(\p_Val2_29_reg_2501[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[3]_i_2 
       (.I0(src_kernel_win_1_va_34_reg_2439[2]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_1_va_29_fu_252[2]),
        .O(\p_Val2_29_reg_2501[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[3]_i_3 
       (.I0(src_kernel_win_1_va_34_reg_2439[1]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_1_va_29_fu_252[1]),
        .O(\p_Val2_29_reg_2501[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \p_Val2_29_reg_2501[3]_i_4 
       (.I0(src_kernel_win_1_va_34_reg_2439[0]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_1_va_29_fu_252[0]),
        .O(\p_Val2_29_reg_2501[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[3]_i_5 
       (.I0(src_kernel_win_1_va_34_reg_2439[3]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_1_va_29_fu_252[3]),
        .I3(\p_Val2_29_reg_2501[3]_i_2_n_0 ),
        .O(\p_Val2_29_reg_2501[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[3]_i_6 
       (.I0(src_kernel_win_1_va_34_reg_2439[2]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_1_va_29_fu_252[2]),
        .I3(\p_Val2_29_reg_2501[3]_i_3_n_0 ),
        .O(\p_Val2_29_reg_2501[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[3]_i_7 
       (.I0(src_kernel_win_1_va_34_reg_2439[1]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_1_va_29_fu_252[1]),
        .I3(\p_Val2_29_reg_2501[3]_i_4_n_0 ),
        .O(\p_Val2_29_reg_2501[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_29_reg_2501[3]_i_8 
       (.I0(src_kernel_win_1_va_34_reg_2439[0]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_1_va_29_fu_252[0]),
        .O(\p_Val2_29_reg_2501[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_11 
       (.I0(\p_Result_3_reg_2495_reg[0]_i_52_n_6 ),
        .I1(tmp_117_fu_1565_p2[5]),
        .I2(p_shl3_cast_fu_1532_p1[5]),
        .O(\p_Val2_29_reg_2501[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_12 
       (.I0(\p_Result_3_reg_2495_reg[0]_i_52_n_7 ),
        .I1(tmp_117_fu_1565_p2[4]),
        .I2(p_shl3_cast_fu_1532_p1[4]),
        .O(\p_Val2_29_reg_2501[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_29_reg_2501[7]_i_13 
       (.I0(p_shl3_cast_fu_1532_p1[6]),
        .I1(tmp_117_fu_1565_p2[6]),
        .I2(\p_Result_3_reg_2495_reg[0]_i_52_n_5 ),
        .I3(tmp_117_fu_1565_p2[7]),
        .I4(\p_Result_3_reg_2495_reg[0]_i_52_n_4 ),
        .I5(p_shl3_cast_fu_1532_p1[7]),
        .O(\p_Val2_29_reg_2501[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_14 
       (.I0(\p_Val2_29_reg_2501[7]_i_11_n_0 ),
        .I1(tmp_117_fu_1565_p2[6]),
        .I2(\p_Result_3_reg_2495_reg[0]_i_52_n_5 ),
        .I3(p_shl3_cast_fu_1532_p1[6]),
        .O(\p_Val2_29_reg_2501[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_15 
       (.I0(\p_Result_3_reg_2495_reg[0]_i_52_n_6 ),
        .I1(tmp_117_fu_1565_p2[5]),
        .I2(p_shl3_cast_fu_1532_p1[5]),
        .I3(\p_Val2_29_reg_2501[7]_i_12_n_0 ),
        .O(\p_Val2_29_reg_2501[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_16 
       (.I0(\p_Val2_29_reg_2501_reg[3]_i_9_n_4 ),
        .I1(tmp_117_fu_1565_p2[3]),
        .I2(p_shl3_cast_fu_1532_p1[3]),
        .O(\p_Val2_29_reg_2501[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_17 
       (.I0(\p_Val2_29_reg_2501_reg[3]_i_9_n_5 ),
        .I1(tmp_117_fu_1565_p2[2]),
        .I2(p_shl3_cast_fu_1532_p1[2]),
        .O(\p_Val2_29_reg_2501[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_29_reg_2501[7]_i_18 
       (.I0(p_shl3_cast_fu_1532_p1[2]),
        .I1(\p_Val2_29_reg_2501_reg[3]_i_9_n_5 ),
        .I2(tmp_117_fu_1565_p2[2]),
        .O(\p_Val2_29_reg_2501[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_29_reg_2501[7]_i_19 
       (.I0(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Val2_29_reg_2501[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_29_reg_2501[7]_i_2 
       (.I0(src_kernel_win_1_va_29_fu_252[5]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_1_va_34_reg_2439[5]),
        .O(\p_Val2_29_reg_2501[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_20 
       (.I0(\p_Result_3_reg_2495_reg[0]_i_52_n_7 ),
        .I1(tmp_117_fu_1565_p2[4]),
        .I2(p_shl3_cast_fu_1532_p1[4]),
        .I3(\p_Val2_29_reg_2501[7]_i_16_n_0 ),
        .O(\p_Val2_29_reg_2501[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_21 
       (.I0(\p_Val2_29_reg_2501_reg[3]_i_9_n_4 ),
        .I1(tmp_117_fu_1565_p2[3]),
        .I2(p_shl3_cast_fu_1532_p1[3]),
        .I3(\p_Val2_29_reg_2501[7]_i_17_n_0 ),
        .O(\p_Val2_29_reg_2501[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h96696969)) 
    \p_Val2_29_reg_2501[7]_i_22 
       (.I0(\p_Val2_29_reg_2501_reg[3]_i_9_n_5 ),
        .I1(tmp_117_fu_1565_p2[2]),
        .I2(p_shl3_cast_fu_1532_p1[2]),
        .I3(\p_Val2_29_reg_2501_reg[3]_i_9_n_6 ),
        .I4(tmp_117_fu_1565_p2[1]),
        .O(\p_Val2_29_reg_2501[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_29_reg_2501[7]_i_23 
       (.I0(\p_Val2_29_reg_2501_reg[3]_i_9_n_6 ),
        .I1(tmp_117_fu_1565_p2[1]),
        .I2(p_shl3_cast_fu_1532_p1[1]),
        .O(\p_Val2_29_reg_2501[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_3 
       (.I0(src_kernel_win_1_va_34_reg_2439[4]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_1_va_29_fu_252[4]),
        .O(\p_Val2_29_reg_2501[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_29_reg_2501[7]_i_4 
       (.I0(src_kernel_win_1_va_34_reg_2439[3]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_1_va_29_fu_252[3]),
        .O(\p_Val2_29_reg_2501[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_29_reg_2501[7]_i_5 
       (.I0(src_kernel_win_1_va_29_fu_252[6]),
        .I1(src_kernel_win_1_va_34_reg_2439[6]),
        .I2(\p_Val2_29_reg_2501_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_1_va_29_fu_252[7]),
        .I4(\p_Val2_29_reg_2501_reg[7]_i_9_n_5 ),
        .I5(src_kernel_win_1_va_34_reg_2439[7]),
        .O(\p_Val2_29_reg_2501[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_6 
       (.I0(\p_Val2_29_reg_2501[7]_i_2_n_0 ),
        .I1(src_kernel_win_1_va_29_fu_252[6]),
        .I2(\p_Val2_29_reg_2501_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_1_va_34_reg_2439[6]),
        .O(\p_Val2_29_reg_2501[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_7 
       (.I0(src_kernel_win_1_va_29_fu_252[5]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_1_va_34_reg_2439[5]),
        .I3(\p_Val2_29_reg_2501[7]_i_3_n_0 ),
        .O(\p_Val2_29_reg_2501[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_29_reg_2501[7]_i_8 
       (.I0(src_kernel_win_1_va_34_reg_2439[4]),
        .I1(\p_Val2_29_reg_2501_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_1_va_29_fu_252[4]),
        .I3(\p_Val2_29_reg_2501[7]_i_4_n_0 ),
        .O(\p_Val2_29_reg_2501[7]_i_8_n_0 ));
  FDRE \p_Val2_29_reg_2501_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[0]),
        .Q(p_Val2_29_reg_2501[0]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[1]),
        .Q(p_Val2_29_reg_2501[1]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[2]),
        .Q(p_Val2_29_reg_2501[2]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[3]),
        .Q(p_Val2_29_reg_2501[3]),
        .R(1'b0));
  CARRY4 \p_Val2_29_reg_2501_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_29_reg_2501_reg[3]_i_1_n_0 ,\p_Val2_29_reg_2501_reg[3]_i_1_n_1 ,\p_Val2_29_reg_2501_reg[3]_i_1_n_2 ,\p_Val2_29_reg_2501_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\p_Val2_29_reg_2501[3]_i_2_n_0 ,\p_Val2_29_reg_2501[3]_i_3_n_0 ,\p_Val2_29_reg_2501[3]_i_4_n_0 ,1'b1}),
        .O(p_Val2_29_fu_1644_p2[3:0]),
        .S({\p_Val2_29_reg_2501[3]_i_5_n_0 ,\p_Val2_29_reg_2501[3]_i_6_n_0 ,\p_Val2_29_reg_2501[3]_i_7_n_0 ,\p_Val2_29_reg_2501[3]_i_8_n_0 }));
  CARRY4 \p_Val2_29_reg_2501_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\p_Val2_29_reg_2501_reg[3]_i_9_n_0 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_1 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_2 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI(src_kernel_win_1_va_36_reg_2453[3:0]),
        .O({\p_Val2_29_reg_2501_reg[3]_i_9_n_4 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_5 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_6 ,\p_Val2_29_reg_2501_reg[3]_i_9_n_7 }),
        .S({\p_Val2_29_reg_2501[3]_i_10_n_0 ,\p_Val2_29_reg_2501[3]_i_11_n_0 ,\p_Val2_29_reg_2501[3]_i_12_n_0 ,\p_Val2_29_reg_2501[3]_i_13_n_0 }));
  FDRE \p_Val2_29_reg_2501_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[4]),
        .Q(p_Val2_29_reg_2501[4]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[5]),
        .Q(p_Val2_29_reg_2501[5]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[6]),
        .Q(p_Val2_29_reg_2501[6]),
        .R(1'b0));
  FDRE \p_Val2_29_reg_2501_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_29_fu_1644_p2[7]),
        .Q(p_Val2_29_reg_2501[7]),
        .R(1'b0));
  CARRY4 \p_Val2_29_reg_2501_reg[7]_i_1 
       (.CI(\p_Val2_29_reg_2501_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_29_reg_2501_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_29_reg_2501_reg[7]_i_1_n_1 ,\p_Val2_29_reg_2501_reg[7]_i_1_n_2 ,\p_Val2_29_reg_2501_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_29_reg_2501[7]_i_2_n_0 ,\p_Val2_29_reg_2501[7]_i_3_n_0 ,\p_Val2_29_reg_2501[7]_i_4_n_0 }),
        .O(p_Val2_29_fu_1644_p2[7:4]),
        .S({\p_Val2_29_reg_2501[7]_i_5_n_0 ,\p_Val2_29_reg_2501[7]_i_6_n_0 ,\p_Val2_29_reg_2501[7]_i_7_n_0 ,\p_Val2_29_reg_2501[7]_i_8_n_0 }));
  CARRY4 \p_Val2_29_reg_2501_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\p_Val2_29_reg_2501_reg[7]_i_10_n_0 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_1 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_2 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_3 }),
        .CYINIT(\p_Val2_29_reg_2501_reg[3]_i_9_n_7 ),
        .DI({\p_Val2_29_reg_2501[7]_i_16_n_0 ,\p_Val2_29_reg_2501[7]_i_17_n_0 ,\p_Val2_29_reg_2501[7]_i_18_n_0 ,\p_Val2_29_reg_2501[7]_i_19_n_0 }),
        .O({\p_Val2_29_reg_2501_reg[7]_i_10_n_4 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_5 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_6 ,\p_Val2_29_reg_2501_reg[7]_i_10_n_7 }),
        .S({\p_Val2_29_reg_2501[7]_i_20_n_0 ,\p_Val2_29_reg_2501[7]_i_21_n_0 ,\p_Val2_29_reg_2501[7]_i_22_n_0 ,\p_Val2_29_reg_2501[7]_i_23_n_0 }));
  CARRY4 \p_Val2_29_reg_2501_reg[7]_i_9 
       (.CI(\p_Val2_29_reg_2501_reg[7]_i_10_n_0 ),
        .CO({\NLW_p_Val2_29_reg_2501_reg[7]_i_9_CO_UNCONNECTED [3:2],\p_Val2_29_reg_2501_reg[7]_i_9_n_2 ,\p_Val2_29_reg_2501_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_29_reg_2501[7]_i_11_n_0 ,\p_Val2_29_reg_2501[7]_i_12_n_0 }),
        .O({\NLW_p_Val2_29_reg_2501_reg[7]_i_9_O_UNCONNECTED [3],\p_Val2_29_reg_2501_reg[7]_i_9_n_5 ,\p_Val2_29_reg_2501_reg[7]_i_9_n_6 ,\p_Val2_29_reg_2501_reg[7]_i_9_n_7 }),
        .S({1'b0,\p_Val2_29_reg_2501[7]_i_13_n_0 ,\p_Val2_29_reg_2501[7]_i_14_n_0 ,\p_Val2_29_reg_2501[7]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_32_reg_2517[3]_i_10 
       (.I0(src_kernel_win_2_va_39_reg_2473[3]),
        .I1(src_kernel_win_2_va_33_fu_292[3]),
        .O(\p_Val2_32_reg_2517[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_32_reg_2517[3]_i_11 
       (.I0(src_kernel_win_2_va_39_reg_2473[2]),
        .I1(src_kernel_win_2_va_33_fu_292[2]),
        .O(\p_Val2_32_reg_2517[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_32_reg_2517[3]_i_12 
       (.I0(src_kernel_win_2_va_39_reg_2473[1]),
        .I1(src_kernel_win_2_va_33_fu_292[1]),
        .O(\p_Val2_32_reg_2517[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_32_reg_2517[3]_i_13 
       (.I0(src_kernel_win_2_va_39_reg_2473[0]),
        .I1(src_kernel_win_2_va_33_fu_292[0]),
        .O(\p_Val2_32_reg_2517[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[3]_i_2 
       (.I0(src_kernel_win_2_va_37_reg_2459[2]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_2_va_29_fu_276[2]),
        .O(\p_Val2_32_reg_2517[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[3]_i_3 
       (.I0(src_kernel_win_2_va_37_reg_2459[1]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_2_va_29_fu_276[1]),
        .O(\p_Val2_32_reg_2517[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \p_Val2_32_reg_2517[3]_i_4 
       (.I0(src_kernel_win_2_va_37_reg_2459[0]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_2_va_29_fu_276[0]),
        .O(\p_Val2_32_reg_2517[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[3]_i_5 
       (.I0(src_kernel_win_2_va_37_reg_2459[3]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_2_va_29_fu_276[3]),
        .I3(\p_Val2_32_reg_2517[3]_i_2_n_0 ),
        .O(\p_Val2_32_reg_2517[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[3]_i_6 
       (.I0(src_kernel_win_2_va_37_reg_2459[2]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_6 ),
        .I2(src_kernel_win_2_va_29_fu_276[2]),
        .I3(\p_Val2_32_reg_2517[3]_i_3_n_0 ),
        .O(\p_Val2_32_reg_2517[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[3]_i_7 
       (.I0(src_kernel_win_2_va_37_reg_2459[1]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_7 ),
        .I2(src_kernel_win_2_va_29_fu_276[1]),
        .I3(\p_Val2_32_reg_2517[3]_i_4_n_0 ),
        .O(\p_Val2_32_reg_2517[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_32_reg_2517[3]_i_8 
       (.I0(src_kernel_win_2_va_37_reg_2459[0]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_7 ),
        .I2(src_kernel_win_2_va_29_fu_276[0]),
        .O(\p_Val2_32_reg_2517[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_11 
       (.I0(\p_Result_4_reg_2511_reg[0]_i_52_n_6 ),
        .I1(tmp_125_fu_1733_p2[5]),
        .I2(p_shl4_cast_fu_1700_p1[5]),
        .O(\p_Val2_32_reg_2517[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_12 
       (.I0(\p_Result_4_reg_2511_reg[0]_i_52_n_7 ),
        .I1(tmp_125_fu_1733_p2[4]),
        .I2(p_shl4_cast_fu_1700_p1[4]),
        .O(\p_Val2_32_reg_2517[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_32_reg_2517[7]_i_13 
       (.I0(p_shl4_cast_fu_1700_p1[6]),
        .I1(tmp_125_fu_1733_p2[6]),
        .I2(\p_Result_4_reg_2511_reg[0]_i_52_n_5 ),
        .I3(tmp_125_fu_1733_p2[7]),
        .I4(\p_Result_4_reg_2511_reg[0]_i_52_n_4 ),
        .I5(p_shl4_cast_fu_1700_p1[7]),
        .O(\p_Val2_32_reg_2517[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_14 
       (.I0(\p_Val2_32_reg_2517[7]_i_11_n_0 ),
        .I1(tmp_125_fu_1733_p2[6]),
        .I2(\p_Result_4_reg_2511_reg[0]_i_52_n_5 ),
        .I3(p_shl4_cast_fu_1700_p1[6]),
        .O(\p_Val2_32_reg_2517[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_15 
       (.I0(\p_Result_4_reg_2511_reg[0]_i_52_n_6 ),
        .I1(tmp_125_fu_1733_p2[5]),
        .I2(p_shl4_cast_fu_1700_p1[5]),
        .I3(\p_Val2_32_reg_2517[7]_i_12_n_0 ),
        .O(\p_Val2_32_reg_2517[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_16 
       (.I0(\p_Val2_32_reg_2517_reg[3]_i_9_n_4 ),
        .I1(tmp_125_fu_1733_p2[3]),
        .I2(p_shl4_cast_fu_1700_p1[3]),
        .O(\p_Val2_32_reg_2517[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_17 
       (.I0(\p_Val2_32_reg_2517_reg[3]_i_9_n_5 ),
        .I1(tmp_125_fu_1733_p2[2]),
        .I2(p_shl4_cast_fu_1700_p1[2]),
        .O(\p_Val2_32_reg_2517[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_32_reg_2517[7]_i_18 
       (.I0(p_shl4_cast_fu_1700_p1[2]),
        .I1(\p_Val2_32_reg_2517_reg[3]_i_9_n_5 ),
        .I2(tmp_125_fu_1733_p2[2]),
        .O(\p_Val2_32_reg_2517[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_32_reg_2517[7]_i_19 
       (.I0(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Val2_32_reg_2517[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \p_Val2_32_reg_2517[7]_i_2 
       (.I0(src_kernel_win_2_va_29_fu_276[5]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_2_va_37_reg_2459[5]),
        .O(\p_Val2_32_reg_2517[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_20 
       (.I0(\p_Result_4_reg_2511_reg[0]_i_52_n_7 ),
        .I1(tmp_125_fu_1733_p2[4]),
        .I2(p_shl4_cast_fu_1700_p1[4]),
        .I3(\p_Val2_32_reg_2517[7]_i_16_n_0 ),
        .O(\p_Val2_32_reg_2517[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_21 
       (.I0(\p_Val2_32_reg_2517_reg[3]_i_9_n_4 ),
        .I1(tmp_125_fu_1733_p2[3]),
        .I2(p_shl4_cast_fu_1700_p1[3]),
        .I3(\p_Val2_32_reg_2517[7]_i_17_n_0 ),
        .O(\p_Val2_32_reg_2517[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h96696969)) 
    \p_Val2_32_reg_2517[7]_i_22 
       (.I0(\p_Val2_32_reg_2517_reg[3]_i_9_n_5 ),
        .I1(tmp_125_fu_1733_p2[2]),
        .I2(p_shl4_cast_fu_1700_p1[2]),
        .I3(\p_Val2_32_reg_2517_reg[3]_i_9_n_6 ),
        .I4(tmp_125_fu_1733_p2[1]),
        .O(\p_Val2_32_reg_2517[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_32_reg_2517[7]_i_23 
       (.I0(\p_Val2_32_reg_2517_reg[3]_i_9_n_6 ),
        .I1(tmp_125_fu_1733_p2[1]),
        .I2(p_shl4_cast_fu_1700_p1[1]),
        .O(\p_Val2_32_reg_2517[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_3 
       (.I0(src_kernel_win_2_va_37_reg_2459[4]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_2_va_29_fu_276[4]),
        .O(\p_Val2_32_reg_2517[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_32_reg_2517[7]_i_4 
       (.I0(src_kernel_win_2_va_37_reg_2459[3]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_5 ),
        .I2(src_kernel_win_2_va_29_fu_276[3]),
        .O(\p_Val2_32_reg_2517[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \p_Val2_32_reg_2517[7]_i_5 
       (.I0(src_kernel_win_2_va_29_fu_276[6]),
        .I1(src_kernel_win_2_va_37_reg_2459[6]),
        .I2(\p_Val2_32_reg_2517_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_2_va_29_fu_276[7]),
        .I4(\p_Val2_32_reg_2517_reg[7]_i_9_n_5 ),
        .I5(src_kernel_win_2_va_37_reg_2459[7]),
        .O(\p_Val2_32_reg_2517[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_6 
       (.I0(\p_Val2_32_reg_2517[7]_i_2_n_0 ),
        .I1(src_kernel_win_2_va_29_fu_276[6]),
        .I2(\p_Val2_32_reg_2517_reg[7]_i_9_n_6 ),
        .I3(src_kernel_win_2_va_37_reg_2459[6]),
        .O(\p_Val2_32_reg_2517[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_7 
       (.I0(src_kernel_win_2_va_29_fu_276[5]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_9_n_7 ),
        .I2(src_kernel_win_2_va_37_reg_2459[5]),
        .I3(\p_Val2_32_reg_2517[7]_i_3_n_0 ),
        .O(\p_Val2_32_reg_2517[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_32_reg_2517[7]_i_8 
       (.I0(src_kernel_win_2_va_37_reg_2459[4]),
        .I1(\p_Val2_32_reg_2517_reg[7]_i_10_n_4 ),
        .I2(src_kernel_win_2_va_29_fu_276[4]),
        .I3(\p_Val2_32_reg_2517[7]_i_4_n_0 ),
        .O(\p_Val2_32_reg_2517[7]_i_8_n_0 ));
  FDRE \p_Val2_32_reg_2517_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[0]),
        .Q(p_Val2_32_reg_2517[0]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[1]),
        .Q(p_Val2_32_reg_2517[1]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[2]),
        .Q(p_Val2_32_reg_2517[2]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[3]),
        .Q(p_Val2_32_reg_2517[3]),
        .R(1'b0));
  CARRY4 \p_Val2_32_reg_2517_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_32_reg_2517_reg[3]_i_1_n_0 ,\p_Val2_32_reg_2517_reg[3]_i_1_n_1 ,\p_Val2_32_reg_2517_reg[3]_i_1_n_2 ,\p_Val2_32_reg_2517_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\p_Val2_32_reg_2517[3]_i_2_n_0 ,\p_Val2_32_reg_2517[3]_i_3_n_0 ,\p_Val2_32_reg_2517[3]_i_4_n_0 ,1'b1}),
        .O(p_Val2_32_fu_1812_p2[3:0]),
        .S({\p_Val2_32_reg_2517[3]_i_5_n_0 ,\p_Val2_32_reg_2517[3]_i_6_n_0 ,\p_Val2_32_reg_2517[3]_i_7_n_0 ,\p_Val2_32_reg_2517[3]_i_8_n_0 }));
  CARRY4 \p_Val2_32_reg_2517_reg[3]_i_9 
       (.CI(1'b0),
        .CO({\p_Val2_32_reg_2517_reg[3]_i_9_n_0 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_1 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_2 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI(src_kernel_win_2_va_39_reg_2473[3:0]),
        .O({\p_Val2_32_reg_2517_reg[3]_i_9_n_4 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_5 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_6 ,\p_Val2_32_reg_2517_reg[3]_i_9_n_7 }),
        .S({\p_Val2_32_reg_2517[3]_i_10_n_0 ,\p_Val2_32_reg_2517[3]_i_11_n_0 ,\p_Val2_32_reg_2517[3]_i_12_n_0 ,\p_Val2_32_reg_2517[3]_i_13_n_0 }));
  FDRE \p_Val2_32_reg_2517_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[4]),
        .Q(p_Val2_32_reg_2517[4]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[5]),
        .Q(p_Val2_32_reg_2517[5]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[6]),
        .Q(p_Val2_32_reg_2517[6]),
        .R(1'b0));
  FDRE \p_Val2_32_reg_2517_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i3_reg_25060),
        .D(p_Val2_32_fu_1812_p2[7]),
        .Q(p_Val2_32_reg_2517[7]),
        .R(1'b0));
  CARRY4 \p_Val2_32_reg_2517_reg[7]_i_1 
       (.CI(\p_Val2_32_reg_2517_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_32_reg_2517_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_32_reg_2517_reg[7]_i_1_n_1 ,\p_Val2_32_reg_2517_reg[7]_i_1_n_2 ,\p_Val2_32_reg_2517_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_32_reg_2517[7]_i_2_n_0 ,\p_Val2_32_reg_2517[7]_i_3_n_0 ,\p_Val2_32_reg_2517[7]_i_4_n_0 }),
        .O(p_Val2_32_fu_1812_p2[7:4]),
        .S({\p_Val2_32_reg_2517[7]_i_5_n_0 ,\p_Val2_32_reg_2517[7]_i_6_n_0 ,\p_Val2_32_reg_2517[7]_i_7_n_0 ,\p_Val2_32_reg_2517[7]_i_8_n_0 }));
  CARRY4 \p_Val2_32_reg_2517_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\p_Val2_32_reg_2517_reg[7]_i_10_n_0 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_1 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_2 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_3 }),
        .CYINIT(\p_Val2_32_reg_2517_reg[3]_i_9_n_7 ),
        .DI({\p_Val2_32_reg_2517[7]_i_16_n_0 ,\p_Val2_32_reg_2517[7]_i_17_n_0 ,\p_Val2_32_reg_2517[7]_i_18_n_0 ,\p_Val2_32_reg_2517[7]_i_19_n_0 }),
        .O({\p_Val2_32_reg_2517_reg[7]_i_10_n_4 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_5 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_6 ,\p_Val2_32_reg_2517_reg[7]_i_10_n_7 }),
        .S({\p_Val2_32_reg_2517[7]_i_20_n_0 ,\p_Val2_32_reg_2517[7]_i_21_n_0 ,\p_Val2_32_reg_2517[7]_i_22_n_0 ,\p_Val2_32_reg_2517[7]_i_23_n_0 }));
  CARRY4 \p_Val2_32_reg_2517_reg[7]_i_9 
       (.CI(\p_Val2_32_reg_2517_reg[7]_i_10_n_0 ),
        .CO({\NLW_p_Val2_32_reg_2517_reg[7]_i_9_CO_UNCONNECTED [3:2],\p_Val2_32_reg_2517_reg[7]_i_9_n_2 ,\p_Val2_32_reg_2517_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_32_reg_2517[7]_i_11_n_0 ,\p_Val2_32_reg_2517[7]_i_12_n_0 }),
        .O({\NLW_p_Val2_32_reg_2517_reg[7]_i_9_O_UNCONNECTED [3],\p_Val2_32_reg_2517_reg[7]_i_9_n_5 ,\p_Val2_32_reg_2517_reg[7]_i_9_n_6 ,\p_Val2_32_reg_2517_reg[7]_i_9_n_7 }),
        .S({1'b0,\p_Val2_32_reg_2517[7]_i_13_n_0 ,\p_Val2_32_reg_2517[7]_i_14_n_0 ,\p_Val2_32_reg_2517[7]_i_15_n_0 }));
  FDRE \right_border_buf_0_29_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[0]),
        .Q(right_border_buf_0_29_fu_300[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[1]),
        .Q(right_border_buf_0_29_fu_300[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[2]),
        .Q(right_border_buf_0_29_fu_300[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[3]),
        .Q(right_border_buf_0_29_fu_300[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[4]),
        .Q(right_border_buf_0_29_fu_300[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[5]),
        .Q(right_border_buf_0_29_fu_300[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[6]),
        .Q(right_border_buf_0_29_fu_300[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_29_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_s_fu_296[7]),
        .Q(right_border_buf_0_29_fu_300[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[0]),
        .Q(right_border_buf_0_30_fu_308[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[1]),
        .Q(right_border_buf_0_30_fu_308[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[2]),
        .Q(right_border_buf_0_30_fu_308[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[3]),
        .Q(right_border_buf_0_30_fu_308[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[4]),
        .Q(right_border_buf_0_30_fu_308[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[5]),
        .Q(right_border_buf_0_30_fu_308[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[6]),
        .Q(right_border_buf_0_30_fu_308[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_30_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_1_0_fu_893_p3[7]),
        .Q(right_border_buf_0_30_fu_308[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[0]),
        .Q(right_border_buf_0_31_fu_312[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[1]),
        .Q(right_border_buf_0_31_fu_312[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[2]),
        .Q(right_border_buf_0_31_fu_312[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[3]),
        .Q(right_border_buf_0_31_fu_312[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[4]),
        .Q(right_border_buf_0_31_fu_312[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[5]),
        .Q(right_border_buf_0_31_fu_312[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[6]),
        .Q(right_border_buf_0_31_fu_312[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_31_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_30_fu_308[7]),
        .Q(right_border_buf_0_31_fu_312[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[0]),
        .Q(right_border_buf_0_32_fu_320[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[1]),
        .Q(right_border_buf_0_32_fu_320[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[2]),
        .Q(right_border_buf_0_32_fu_320[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[3]),
        .Q(right_border_buf_0_32_fu_320[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[4]),
        .Q(right_border_buf_0_32_fu_320[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[5]),
        .Q(right_border_buf_0_32_fu_320[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[6]),
        .Q(right_border_buf_0_32_fu_320[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_32_fu_320_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_2_0_fu_912_p3[7]),
        .Q(right_border_buf_0_32_fu_320[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[0]),
        .Q(right_border_buf_0_33_fu_324[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[1]),
        .Q(right_border_buf_0_33_fu_324[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[2]),
        .Q(right_border_buf_0_33_fu_324[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[3]),
        .Q(right_border_buf_0_33_fu_324[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[4]),
        .Q(right_border_buf_0_33_fu_324[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[5]),
        .Q(right_border_buf_0_33_fu_324[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[6]),
        .Q(right_border_buf_0_33_fu_324[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_33_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_0_32_fu_320[7]),
        .Q(right_border_buf_0_33_fu_324[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[0]),
        .Q(right_border_buf_0_s_fu_296[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[1]),
        .Q(right_border_buf_0_s_fu_296[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[2]),
        .Q(right_border_buf_0_s_fu_296[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[3]),
        .Q(right_border_buf_0_s_fu_296[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[4]),
        .Q(right_border_buf_0_s_fu_296[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[5]),
        .Q(right_border_buf_0_s_fu_296[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[6]),
        .Q(right_border_buf_0_s_fu_296[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_0_val_0_0_fu_874_p3[7]),
        .Q(right_border_buf_0_s_fu_296[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[0]),
        .Q(right_border_buf_1_29_fu_336[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[1]),
        .Q(right_border_buf_1_29_fu_336[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[2]),
        .Q(right_border_buf_1_29_fu_336[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[3]),
        .Q(right_border_buf_1_29_fu_336[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[4]),
        .Q(right_border_buf_1_29_fu_336[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[5]),
        .Q(right_border_buf_1_29_fu_336[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[6]),
        .Q(right_border_buf_1_29_fu_336[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_29_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_s_fu_332[7]),
        .Q(right_border_buf_1_29_fu_336[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[0]),
        .Q(right_border_buf_1_30_fu_344[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[1]),
        .Q(right_border_buf_1_30_fu_344[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[2]),
        .Q(right_border_buf_1_30_fu_344[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[3]),
        .Q(right_border_buf_1_30_fu_344[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[4]),
        .Q(right_border_buf_1_30_fu_344[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[5]),
        .Q(right_border_buf_1_30_fu_344[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[6]),
        .Q(right_border_buf_1_30_fu_344[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_30_fu_344_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_1_0_fu_1061_p3[7]),
        .Q(right_border_buf_1_30_fu_344[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[0]),
        .Q(right_border_buf_1_31_fu_348[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[1]),
        .Q(right_border_buf_1_31_fu_348[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[2]),
        .Q(right_border_buf_1_31_fu_348[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[3]),
        .Q(right_border_buf_1_31_fu_348[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[4]),
        .Q(right_border_buf_1_31_fu_348[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[5]),
        .Q(right_border_buf_1_31_fu_348[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[6]),
        .Q(right_border_buf_1_31_fu_348[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_31_fu_348_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_30_fu_344[7]),
        .Q(right_border_buf_1_31_fu_348[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[0]),
        .Q(right_border_buf_1_32_fu_356[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[1]),
        .Q(right_border_buf_1_32_fu_356[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[2]),
        .Q(right_border_buf_1_32_fu_356[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[3]),
        .Q(right_border_buf_1_32_fu_356[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[4]),
        .Q(right_border_buf_1_32_fu_356[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[5]),
        .Q(right_border_buf_1_32_fu_356[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[6]),
        .Q(right_border_buf_1_32_fu_356[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_32_fu_356_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_2_0_fu_1080_p3[7]),
        .Q(right_border_buf_1_32_fu_356[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[0]),
        .Q(right_border_buf_1_33_fu_360[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[1]),
        .Q(right_border_buf_1_33_fu_360[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[2]),
        .Q(right_border_buf_1_33_fu_360[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[3]),
        .Q(right_border_buf_1_33_fu_360[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[4]),
        .Q(right_border_buf_1_33_fu_360[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[5]),
        .Q(right_border_buf_1_33_fu_360[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[6]),
        .Q(right_border_buf_1_33_fu_360[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_33_fu_360_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_1_32_fu_356[7]),
        .Q(right_border_buf_1_33_fu_360[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[0]),
        .Q(right_border_buf_1_s_fu_332[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[1]),
        .Q(right_border_buf_1_s_fu_332[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[2]),
        .Q(right_border_buf_1_s_fu_332[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[3]),
        .Q(right_border_buf_1_s_fu_332[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[4]),
        .Q(right_border_buf_1_s_fu_332[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[5]),
        .Q(right_border_buf_1_s_fu_332[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[6]),
        .Q(right_border_buf_1_s_fu_332[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_1_val_0_0_fu_1042_p3[7]),
        .Q(right_border_buf_1_s_fu_332[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[0]),
        .Q(right_border_buf_2_23_fu_316[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[1]),
        .Q(right_border_buf_2_23_fu_316[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[2]),
        .Q(right_border_buf_2_23_fu_316[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[3]),
        .Q(right_border_buf_2_23_fu_316[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[4]),
        .Q(right_border_buf_2_23_fu_316[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[5]),
        .Q(right_border_buf_2_23_fu_316[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[6]),
        .Q(right_border_buf_2_23_fu_316[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_23_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_2_0_fu_1239_p3[7]),
        .Q(right_border_buf_2_23_fu_316[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[0]),
        .Q(right_border_buf_2_24_fu_328[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[1]),
        .Q(right_border_buf_2_24_fu_328[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[2]),
        .Q(right_border_buf_2_24_fu_328[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[3]),
        .Q(right_border_buf_2_24_fu_328[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[4]),
        .Q(right_border_buf_2_24_fu_328[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[5]),
        .Q(right_border_buf_2_24_fu_328[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[6]),
        .Q(right_border_buf_2_24_fu_328[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_24_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_25_fu_340[7]),
        .Q(right_border_buf_2_24_fu_328[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[0]),
        .Q(right_border_buf_2_25_fu_340[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[1]),
        .Q(right_border_buf_2_25_fu_340[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[2]),
        .Q(right_border_buf_2_25_fu_340[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[3]),
        .Q(right_border_buf_2_25_fu_340[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[4]),
        .Q(right_border_buf_2_25_fu_340[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[5]),
        .Q(right_border_buf_2_25_fu_340[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[6]),
        .Q(right_border_buf_2_25_fu_340[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_25_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_1_0_fu_1220_p3[7]),
        .Q(right_border_buf_2_25_fu_340[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[0]),
        .Q(right_border_buf_2_26_fu_352[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[1]),
        .Q(right_border_buf_2_26_fu_352[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[2]),
        .Q(right_border_buf_2_26_fu_352[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[3]),
        .Q(right_border_buf_2_26_fu_352[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[4]),
        .Q(right_border_buf_2_26_fu_352[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[5]),
        .Q(right_border_buf_2_26_fu_352[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[6]),
        .Q(right_border_buf_2_26_fu_352[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_26_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_27_fu_364[7]),
        .Q(right_border_buf_2_26_fu_352[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[0]),
        .Q(right_border_buf_2_27_fu_364[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[1]),
        .Q(right_border_buf_2_27_fu_364[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[2]),
        .Q(right_border_buf_2_27_fu_364[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[3]),
        .Q(right_border_buf_2_27_fu_364[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[4]),
        .Q(right_border_buf_2_27_fu_364[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[5]),
        .Q(right_border_buf_2_27_fu_364[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[6]),
        .Q(right_border_buf_2_27_fu_364[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_27_fu_364_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(col_buf_2_val_0_0_fu_1201_p3[7]),
        .Q(right_border_buf_2_27_fu_364[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[0]),
        .Q(right_border_buf_2_s_fu_304[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[1]),
        .Q(right_border_buf_2_s_fu_304[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[2]),
        .Q(right_border_buf_2_s_fu_304[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[3]),
        .Q(right_border_buf_2_s_fu_304[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[4]),
        .Q(right_border_buf_2_s_fu_304[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[5]),
        .Q(right_border_buf_2_s_fu_304[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[6]),
        .Q(right_border_buf_2_s_fu_304[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(p_src_data_stream_0_V_read1),
        .D(right_border_buf_2_23_fu_316[7]),
        .Q(right_border_buf_2_s_fu_304[7]),
        .R(1'b0));
  FDRE \row_assign_8_0_1_t_reg_2316_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(i_V_fu_617_p2[0]),
        .Q(row_assign_8_0_1_t_reg_2316[0]),
        .R(1'b0));
  FDRE \row_assign_8_0_1_t_reg_2316_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(\t_V_reg_577_reg_n_0_[1] ),
        .Q(row_assign_8_0_1_t_reg_2316[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_0_2_t_reg_2323[1]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[0] ),
        .I1(\t_V_reg_577_reg_n_0_[1] ),
        .O(row_assign_8_0_2_t_fu_679_p2));
  FDRE \row_assign_8_0_2_t_reg_2323_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(\t_V_reg_577_reg_n_0_[0] ),
        .Q(row_assign_8_0_2_t_reg_2323[0]),
        .R(1'b0));
  FDRE \row_assign_8_0_2_t_reg_2323_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(row_assign_8_0_2_t_fu_679_p2),
        .Q(row_assign_8_0_2_t_reg_2323[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[0]),
        .Q(src_kernel_win_0_va_29_fu_228[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[1]),
        .Q(src_kernel_win_0_va_29_fu_228[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[2]),
        .Q(src_kernel_win_0_va_29_fu_228[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[3]),
        .Q(src_kernel_win_0_va_29_fu_228[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[4]),
        .Q(src_kernel_win_0_va_29_fu_228[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[5]),
        .Q(src_kernel_win_0_va_29_fu_228[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[6]),
        .Q(src_kernel_win_0_va_29_fu_228[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_29_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_fu_224[7]),
        .Q(src_kernel_win_0_va_29_fu_228[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[1]),
        .Q(src_kernel_win_0_va_30_fu_232[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[2]),
        .Q(src_kernel_win_0_va_30_fu_232[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[3]),
        .Q(src_kernel_win_0_va_30_fu_232[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[4]),
        .Q(src_kernel_win_0_va_30_fu_232[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[5]),
        .Q(src_kernel_win_0_va_30_fu_232[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[6]),
        .Q(src_kernel_win_0_va_30_fu_232[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_109_fu_1397_p2[7]),
        .Q(src_kernel_win_0_va_30_fu_232[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_30_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(\src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_30_fu_232[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[0]),
        .Q(p_shl_cast_fu_1364_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[1]),
        .Q(p_shl_cast_fu_1364_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[2]),
        .Q(p_shl_cast_fu_1364_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[3]),
        .Q(p_shl_cast_fu_1364_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[4]),
        .Q(p_shl_cast_fu_1364_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[5]),
        .Q(p_shl_cast_fu_1364_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[6]),
        .Q(p_shl_cast_fu_1364_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_31_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_30_fu_232[7]),
        .Q(p_shl_cast_fu_1364_p1[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_32_fu_240[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond461_i_reg_2330_pp0_iter1_reg),
        .O(src_kernel_win_0_va_29_fu_2280));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[0]),
        .Q(src_kernel_win_0_va_32_fu_240[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[1]),
        .Q(src_kernel_win_0_va_32_fu_240[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[2]),
        .Q(src_kernel_win_0_va_32_fu_240[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[3]),
        .Q(src_kernel_win_0_va_32_fu_240[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[4]),
        .Q(src_kernel_win_0_va_32_fu_240[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[5]),
        .Q(src_kernel_win_0_va_32_fu_240[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[6]),
        .Q(src_kernel_win_0_va_32_fu_240[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_32_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_36_reg_2433[7]),
        .Q(src_kernel_win_0_va_32_fu_240[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[0]),
        .Q(src_kernel_win_0_va_33_fu_244[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[1]),
        .Q(src_kernel_win_0_va_33_fu_244[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[2]),
        .Q(src_kernel_win_0_va_33_fu_244[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[3]),
        .Q(src_kernel_win_0_va_33_fu_244[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[4]),
        .Q(src_kernel_win_0_va_33_fu_244[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[5]),
        .Q(src_kernel_win_0_va_33_fu_244[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[6]),
        .Q(src_kernel_win_0_va_33_fu_244[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_33_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_32_fu_240[7]),
        .Q(src_kernel_win_0_va_33_fu_244[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[0]),
        .Q(src_kernel_win_0_va_34_reg_2419[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[1]),
        .Q(src_kernel_win_0_va_34_reg_2419[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[2]),
        .Q(src_kernel_win_0_va_34_reg_2419[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[3]),
        .Q(src_kernel_win_0_va_34_reg_2419[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[4]),
        .Q(src_kernel_win_0_va_34_reg_2419[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[5]),
        .Q(src_kernel_win_0_va_34_reg_2419[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[6]),
        .Q(src_kernel_win_0_va_34_reg_2419[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_34_reg_2419_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_34_fu_969_p3[7]),
        .Q(src_kernel_win_0_va_34_reg_2419[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[0]),
        .Q(tmp_109_fu_1397_p2[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[1]),
        .Q(tmp_109_fu_1397_p2[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[2]),
        .Q(tmp_109_fu_1397_p2[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[3]),
        .Q(tmp_109_fu_1397_p2[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[4]),
        .Q(tmp_109_fu_1397_p2[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[5]),
        .Q(tmp_109_fu_1397_p2[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[6]),
        .Q(tmp_109_fu_1397_p2[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_35_reg_2426_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_35_fu_987_p3[7]),
        .Q(\src_kernel_win_0_va_35_reg_2426_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_0_va_36_reg_2433[7]_i_1 
       (.I0(exitcond461_i_reg_23300),
        .I1(\exitcond461_i_reg_2330_reg_n_0_[0] ),
        .O(src_kernel_win_0_va_34_reg_24190));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[0]),
        .Q(src_kernel_win_0_va_36_reg_2433[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[1]),
        .Q(src_kernel_win_0_va_36_reg_2433[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[2]),
        .Q(src_kernel_win_0_va_36_reg_2433[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[3]),
        .Q(src_kernel_win_0_va_36_reg_2433[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[4]),
        .Q(src_kernel_win_0_va_36_reg_2433[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[5]),
        .Q(src_kernel_win_0_va_36_reg_2433[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[6]),
        .Q(src_kernel_win_0_va_36_reg_2433[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_36_reg_2433_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_0_va_36_fu_1005_p3[7]),
        .Q(src_kernel_win_0_va_36_reg_2433[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[0]),
        .Q(src_kernel_win_0_va_fu_224[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[1]),
        .Q(src_kernel_win_0_va_fu_224[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[2]),
        .Q(src_kernel_win_0_va_fu_224[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[3]),
        .Q(src_kernel_win_0_va_fu_224[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[4]),
        .Q(src_kernel_win_0_va_fu_224[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[5]),
        .Q(src_kernel_win_0_va_fu_224[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[6]),
        .Q(src_kernel_win_0_va_fu_224[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_0_va_34_reg_2419[7]),
        .Q(src_kernel_win_0_va_fu_224[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[0]),
        .Q(src_kernel_win_1_va_29_fu_252[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[1]),
        .Q(src_kernel_win_1_va_29_fu_252[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[2]),
        .Q(src_kernel_win_1_va_29_fu_252[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[3]),
        .Q(src_kernel_win_1_va_29_fu_252[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[4]),
        .Q(src_kernel_win_1_va_29_fu_252[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[5]),
        .Q(src_kernel_win_1_va_29_fu_252[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[6]),
        .Q(src_kernel_win_1_va_29_fu_252[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_29_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_fu_248[7]),
        .Q(src_kernel_win_1_va_29_fu_252[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[1]),
        .Q(src_kernel_win_1_va_30_fu_256[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[2]),
        .Q(src_kernel_win_1_va_30_fu_256[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[3]),
        .Q(src_kernel_win_1_va_30_fu_256[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[4]),
        .Q(src_kernel_win_1_va_30_fu_256[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[5]),
        .Q(src_kernel_win_1_va_30_fu_256[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[6]),
        .Q(src_kernel_win_1_va_30_fu_256[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_117_fu_1565_p2[7]),
        .Q(src_kernel_win_1_va_30_fu_256[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_30_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(\src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ),
        .Q(src_kernel_win_1_va_30_fu_256[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[0]),
        .Q(p_shl3_cast_fu_1532_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[1]),
        .Q(p_shl3_cast_fu_1532_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[2]),
        .Q(p_shl3_cast_fu_1532_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[3]),
        .Q(p_shl3_cast_fu_1532_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[4]),
        .Q(p_shl3_cast_fu_1532_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[5]),
        .Q(p_shl3_cast_fu_1532_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[6]),
        .Q(p_shl3_cast_fu_1532_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_31_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_30_fu_256[7]),
        .Q(p_shl3_cast_fu_1532_p1[8]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[0]),
        .Q(src_kernel_win_1_va_32_fu_264[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[1]),
        .Q(src_kernel_win_1_va_32_fu_264[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[2]),
        .Q(src_kernel_win_1_va_32_fu_264[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[3]),
        .Q(src_kernel_win_1_va_32_fu_264[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[4]),
        .Q(src_kernel_win_1_va_32_fu_264[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[5]),
        .Q(src_kernel_win_1_va_32_fu_264[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[6]),
        .Q(src_kernel_win_1_va_32_fu_264[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_32_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_36_reg_2453[7]),
        .Q(src_kernel_win_1_va_32_fu_264[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[0]),
        .Q(src_kernel_win_1_va_33_fu_268[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[1]),
        .Q(src_kernel_win_1_va_33_fu_268[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[2]),
        .Q(src_kernel_win_1_va_33_fu_268[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[3]),
        .Q(src_kernel_win_1_va_33_fu_268[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[4]),
        .Q(src_kernel_win_1_va_33_fu_268[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[5]),
        .Q(src_kernel_win_1_va_33_fu_268[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[6]),
        .Q(src_kernel_win_1_va_33_fu_268[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_33_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_32_fu_264[7]),
        .Q(src_kernel_win_1_va_33_fu_268[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[0]),
        .Q(src_kernel_win_1_va_34_reg_2439[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[1]),
        .Q(src_kernel_win_1_va_34_reg_2439[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[2]),
        .Q(src_kernel_win_1_va_34_reg_2439[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[3]),
        .Q(src_kernel_win_1_va_34_reg_2439[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[4]),
        .Q(src_kernel_win_1_va_34_reg_2439[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[5]),
        .Q(src_kernel_win_1_va_34_reg_2439[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[6]),
        .Q(src_kernel_win_1_va_34_reg_2439[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_34_reg_2439_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_34_fu_1137_p3[7]),
        .Q(src_kernel_win_1_va_34_reg_2439[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[0]),
        .Q(tmp_117_fu_1565_p2[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[1]),
        .Q(tmp_117_fu_1565_p2[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[2]),
        .Q(tmp_117_fu_1565_p2[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[3]),
        .Q(tmp_117_fu_1565_p2[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[4]),
        .Q(tmp_117_fu_1565_p2[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[5]),
        .Q(tmp_117_fu_1565_p2[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[6]),
        .Q(tmp_117_fu_1565_p2[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_35_reg_2446_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_35_fu_1155_p3[7]),
        .Q(\src_kernel_win_1_va_35_reg_2446_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[0]),
        .Q(src_kernel_win_1_va_36_reg_2453[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[1]),
        .Q(src_kernel_win_1_va_36_reg_2453[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[2]),
        .Q(src_kernel_win_1_va_36_reg_2453[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[3]),
        .Q(src_kernel_win_1_va_36_reg_2453[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[4]),
        .Q(src_kernel_win_1_va_36_reg_2453[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[5]),
        .Q(src_kernel_win_1_va_36_reg_2453[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[6]),
        .Q(src_kernel_win_1_va_36_reg_2453[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_36_reg_2453_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_1_va_36_fu_1173_p3[7]),
        .Q(src_kernel_win_1_va_36_reg_2453[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[0]),
        .Q(src_kernel_win_1_va_fu_248[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[1]),
        .Q(src_kernel_win_1_va_fu_248[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[2]),
        .Q(src_kernel_win_1_va_fu_248[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[3]),
        .Q(src_kernel_win_1_va_fu_248[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[4]),
        .Q(src_kernel_win_1_va_fu_248[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[5]),
        .Q(src_kernel_win_1_va_fu_248[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[6]),
        .Q(src_kernel_win_1_va_fu_248[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_1_va_34_reg_2439[7]),
        .Q(src_kernel_win_1_va_fu_248[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[0]),
        .Q(src_kernel_win_2_va_29_fu_276[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[1]),
        .Q(src_kernel_win_2_va_29_fu_276[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[2]),
        .Q(src_kernel_win_2_va_29_fu_276[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[3]),
        .Q(src_kernel_win_2_va_29_fu_276[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[4]),
        .Q(src_kernel_win_2_va_29_fu_276[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[5]),
        .Q(src_kernel_win_2_va_29_fu_276[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[6]),
        .Q(src_kernel_win_2_va_29_fu_276[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_29_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_fu_272[7]),
        .Q(src_kernel_win_2_va_29_fu_276[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[1]),
        .Q(src_kernel_win_2_va_30_fu_280[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[2]),
        .Q(src_kernel_win_2_va_30_fu_280[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[3]),
        .Q(src_kernel_win_2_va_30_fu_280[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[4]),
        .Q(src_kernel_win_2_va_30_fu_280[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[5]),
        .Q(src_kernel_win_2_va_30_fu_280[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[6]),
        .Q(src_kernel_win_2_va_30_fu_280[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(tmp_125_fu_1733_p2[7]),
        .Q(src_kernel_win_2_va_30_fu_280[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_30_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(\src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ),
        .Q(src_kernel_win_2_va_30_fu_280[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[0]),
        .Q(p_shl4_cast_fu_1700_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[1]),
        .Q(p_shl4_cast_fu_1700_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[2]),
        .Q(p_shl4_cast_fu_1700_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[3]),
        .Q(p_shl4_cast_fu_1700_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[4]),
        .Q(p_shl4_cast_fu_1700_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[5]),
        .Q(p_shl4_cast_fu_1700_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[6]),
        .Q(p_shl4_cast_fu_1700_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_31_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_30_fu_280[7]),
        .Q(p_shl4_cast_fu_1700_p1[8]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[0]),
        .Q(src_kernel_win_2_va_32_fu_288[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[1]),
        .Q(src_kernel_win_2_va_32_fu_288[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[2]),
        .Q(src_kernel_win_2_va_32_fu_288[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[3]),
        .Q(src_kernel_win_2_va_32_fu_288[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[4]),
        .Q(src_kernel_win_2_va_32_fu_288[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[5]),
        .Q(src_kernel_win_2_va_32_fu_288[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[6]),
        .Q(src_kernel_win_2_va_32_fu_288[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_32_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_39_reg_2473[7]),
        .Q(src_kernel_win_2_va_32_fu_288[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[0]),
        .Q(src_kernel_win_2_va_33_fu_292[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[1]),
        .Q(src_kernel_win_2_va_33_fu_292[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[2]),
        .Q(src_kernel_win_2_va_33_fu_292[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[3]),
        .Q(src_kernel_win_2_va_33_fu_292[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[4]),
        .Q(src_kernel_win_2_va_33_fu_292[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[5]),
        .Q(src_kernel_win_2_va_33_fu_292[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[6]),
        .Q(src_kernel_win_2_va_33_fu_292[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_33_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_32_fu_288[7]),
        .Q(src_kernel_win_2_va_33_fu_292[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[0]),
        .Q(src_kernel_win_2_va_37_reg_2459[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[1]),
        .Q(src_kernel_win_2_va_37_reg_2459[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[2]),
        .Q(src_kernel_win_2_va_37_reg_2459[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[3]),
        .Q(src_kernel_win_2_va_37_reg_2459[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[4]),
        .Q(src_kernel_win_2_va_37_reg_2459[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[5]),
        .Q(src_kernel_win_2_va_37_reg_2459[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[6]),
        .Q(src_kernel_win_2_va_37_reg_2459[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_37_reg_2459_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_37_fu_1287_p3[7]),
        .Q(src_kernel_win_2_va_37_reg_2459[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[0]),
        .Q(tmp_125_fu_1733_p2[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[1]),
        .Q(tmp_125_fu_1733_p2[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[2]),
        .Q(tmp_125_fu_1733_p2[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[3]),
        .Q(tmp_125_fu_1733_p2[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[4]),
        .Q(tmp_125_fu_1733_p2[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[5]),
        .Q(tmp_125_fu_1733_p2[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[6]),
        .Q(tmp_125_fu_1733_p2[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_38_reg_2466_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_38_fu_1305_p3[7]),
        .Q(\src_kernel_win_2_va_38_reg_2466_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[0]),
        .Q(src_kernel_win_2_va_39_reg_2473[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[1]),
        .Q(src_kernel_win_2_va_39_reg_2473[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[2]),
        .Q(src_kernel_win_2_va_39_reg_2473[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[3]),
        .Q(src_kernel_win_2_va_39_reg_2473[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[4]),
        .Q(src_kernel_win_2_va_39_reg_2473[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[5]),
        .Q(src_kernel_win_2_va_39_reg_2473[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[6]),
        .Q(src_kernel_win_2_va_39_reg_2473[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_39_reg_2473_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_34_reg_24190),
        .D(src_kernel_win_2_va_39_fu_1323_p3[7]),
        .Q(src_kernel_win_2_va_39_reg_2473[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[0]),
        .Q(src_kernel_win_2_va_fu_272[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[1]),
        .Q(src_kernel_win_2_va_fu_272[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[2]),
        .Q(src_kernel_win_2_va_fu_272[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[3]),
        .Q(src_kernel_win_2_va_fu_272[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[4]),
        .Q(src_kernel_win_2_va_fu_272[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[5]),
        .Q(src_kernel_win_2_va_fu_272[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[6]),
        .Q(src_kernel_win_2_va_fu_272[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_29_fu_2280),
        .D(src_kernel_win_2_va_37_reg_2459[7]),
        .Q(src_kernel_win_2_va_fu_272[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_588[1]_i_1 
       (.I0(t_V_3_reg_588_reg__0__0),
        .I1(t_V_3_reg_588_reg__0[1]),
        .O(j_V_fu_695_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_588[2]_i_1 
       (.I0(t_V_3_reg_588_reg__0[2]),
        .I1(t_V_3_reg_588_reg__0[1]),
        .I2(t_V_3_reg_588_reg__0__0),
        .O(j_V_fu_695_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_588[3]_i_1 
       (.I0(t_V_3_reg_588_reg__0[3]),
        .I1(t_V_3_reg_588_reg__0[2]),
        .I2(t_V_3_reg_588_reg__0__0),
        .I3(t_V_3_reg_588_reg__0[1]),
        .O(j_V_fu_695_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_588[4]_i_1 
       (.I0(t_V_3_reg_588_reg__0[4]),
        .I1(t_V_3_reg_588_reg__0[3]),
        .I2(t_V_3_reg_588_reg__0[1]),
        .I3(t_V_3_reg_588_reg__0__0),
        .I4(t_V_3_reg_588_reg__0[2]),
        .O(j_V_fu_695_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_588[5]_i_1 
       (.I0(t_V_3_reg_588_reg__0[5]),
        .I1(t_V_3_reg_588_reg__0[4]),
        .I2(t_V_3_reg_588_reg__0[2]),
        .I3(t_V_3_reg_588_reg__0__0),
        .I4(t_V_3_reg_588_reg__0[1]),
        .I5(t_V_3_reg_588_reg__0[3]),
        .O(j_V_fu_695_p2[5]));
  LUT6 #(
    .INIT(64'hFF0000007F000000)) 
    \t_V_3_reg_588[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I5(exitcond461_i_fu_689_p2),
        .O(t_V_3_reg_588));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_3_reg_588[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond461_i_fu_689_p2),
        .O(t_V_3_reg_5880));
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_588[6]_i_3 
       (.I0(t_V_3_reg_588_reg__0[6]),
        .I1(\t_V_3_reg_588[6]_i_4_n_0 ),
        .I2(t_V_3_reg_588_reg__0[5]),
        .O(j_V_fu_695_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \t_V_3_reg_588[6]_i_4 
       (.I0(t_V_3_reg_588_reg__0[3]),
        .I1(t_V_3_reg_588_reg__0[1]),
        .I2(t_V_3_reg_588_reg__0__0),
        .I3(t_V_3_reg_588_reg__0[2]),
        .I4(t_V_3_reg_588_reg__0[4]),
        .O(\t_V_3_reg_588[6]_i_4_n_0 ));
  FDRE \t_V_3_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(p_2_in__0),
        .Q(t_V_3_reg_588_reg__0__0),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[1]),
        .Q(t_V_3_reg_588_reg__0[1]),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[2]),
        .Q(t_V_3_reg_588_reg__0[2]),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[3]),
        .Q(t_V_3_reg_588_reg__0[3]),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[4]),
        .Q(t_V_3_reg_588_reg__0[4]),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[5]),
        .Q(t_V_3_reg_588_reg__0[5]),
        .R(t_V_3_reg_588));
  FDRE \t_V_3_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5880),
        .D(j_V_fu_695_p2[6]),
        .Q(t_V_3_reg_588_reg__0[6]),
        .R(t_V_3_reg_588));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_reg_577[6]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_12_reg_566[0]),
        .I2(tmp_12_reg_566[1]),
        .O(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[0]),
        .Q(\t_V_reg_577_reg_n_0_[0] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[1]),
        .Q(\t_V_reg_577_reg_n_0_[1] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[2]),
        .Q(\t_V_reg_577_reg_n_0_[2] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[3]),
        .Q(\t_V_reg_577_reg_n_0_[3] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[4]),
        .Q(\t_V_reg_577_reg_n_0_[4] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[5]),
        .Q(\t_V_reg_577_reg_n_0_[5] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2269[6]),
        .Q(\t_V_reg_577_reg_n_0_[6] ),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h707070F8)) 
    \tmp_102_0_1_reg_2292[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(\tmp_102_0_1_reg_2292_reg_n_0_[0] ),
        .I3(icmp_fu_645_p2),
        .I4(\t_V_reg_577_reg_n_0_[0] ),
        .O(\tmp_102_0_1_reg_2292[0]_i_1_n_0 ));
  FDRE \tmp_102_0_1_reg_2292_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_102_0_1_reg_2292[0]_i_1_n_0 ),
        .Q(\tmp_102_0_1_reg_2292_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_104_reg_2343_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(p_2_in__0),
        .Q(tmp_104_reg_2343[0]),
        .R(1'b0));
  FDRE \tmp_104_reg_2343_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_23480),
        .D(addr0[1]),
        .Q(tmp_104_reg_2343[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \tmp_12_reg_566[0]_i_1 
       (.I0(tmp_12_reg_566[0]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_12_reg_566[1]),
        .I3(Filter2D_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_12_reg_566[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_12_reg_566[1]_i_1 
       (.I0(tmp_12_reg_566[1]),
        .I1(tmp_12_reg_566[0]),
        .I2(ap_CS_fsm_state2),
        .I3(Filter2D_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_12_reg_566[1]_i_1_n_0 ));
  FDRE \tmp_12_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_12_reg_566[0]_i_1_n_0 ),
        .Q(tmp_12_reg_566[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_12_reg_566[1]_i_1_n_0 ),
        .Q(tmp_12_reg_566[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7777777F)) 
    \tmp_18_reg_2274[0]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[5] ),
        .I1(\t_V_reg_577_reg_n_0_[6] ),
        .I2(\t_V_reg_577_reg_n_0_[2] ),
        .I3(\t_V_reg_577_reg_n_0_[4] ),
        .I4(\t_V_reg_577_reg_n_0_[3] ),
        .O(tmp_18_fu_623_p2));
  FDRE \tmp_18_reg_2274_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(tmp_18_fu_623_p2),
        .Q(tmp_18_reg_2274),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h70F87070)) 
    \tmp_20_reg_2288[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__3_n_0 ),
        .I2(\tmp_20_reg_2288_reg_n_0_[0] ),
        .I3(icmp_fu_645_p2),
        .I4(\t_V_reg_577_reg_n_0_[0] ),
        .O(\tmp_20_reg_2288[0]_i_1_n_0 ));
  FDRE \tmp_20_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_20_reg_2288[0]_i_1_n_0 ),
        .Q(\tmp_20_reg_2288_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \tmp_21_reg_2296[0]_i_1 
       (.I0(tmp_58_0_0_not_fu_629_p2),
        .I1(\t_V_reg_577_reg_n_0_[3] ),
        .I2(\t_V_reg_577_reg_n_0_[4] ),
        .I3(\t_V_reg_577_reg_n_0_[1] ),
        .I4(\t_V_reg_577_reg_n_0_[0] ),
        .O(tmp_21_fu_663_p2));
  FDRE \tmp_21_reg_2296_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(tmp_21_fu_663_p2),
        .Q(tmp_21_reg_2296),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \tmp_58_0_0_not_reg_2278[0]_i_1 
       (.I0(\t_V_reg_577_reg_n_0_[3] ),
        .I1(\t_V_reg_577_reg_n_0_[4] ),
        .I2(\t_V_reg_577_reg_n_0_[2] ),
        .I3(\t_V_reg_577_reg_n_0_[6] ),
        .I4(\t_V_reg_577_reg_n_0_[5] ),
        .O(tmp_58_0_0_not_fu_629_p2));
  FDRE \tmp_58_0_0_not_reg_2278_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2283[0]_i_1_n_0 ),
        .D(tmp_58_0_0_not_fu_629_p2),
        .Q(tmp_58_0_0_not_reg_2278),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93
   (start_once_reg,
    Filter2D93_U0_ap_ready,
    \icmp_reg_2202_reg[0]_0 ,
    Filter2D93_U0_p_src_data_stream_V2_read,
    q0,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    shiftReg_ce,
    ap_enable_reg_pp0_iter3_reg_0,
    shiftReg_ce_0,
    ap_enable_reg_pp0_iter3_reg_1,
    shiftReg_ce_1,
    ap_enable_reg_pp0_iter3_reg_2,
    \not_i_i_reg_2388_reg[0]_0 ,
    \not_i_i_reg_2388_reg[0]_1 ,
    \not_i_i_reg_2388_reg[0]_2 ,
    \not_i_i_reg_2388_reg[0]_3 ,
    \not_i_i_reg_2388_reg[0]_4 ,
    \not_i_i_reg_2388_reg[0]_5 ,
    \not_i_i_reg_2388_reg[0]_6 ,
    \not_i_i_reg_2388_reg[0]_7 ,
    \p_Result_s_reg_2377_reg[0]_0 ,
    \not_i_i1_reg_2414_reg[0]_0 ,
    \not_i_i1_reg_2414_reg[0]_1 ,
    \not_i_i1_reg_2414_reg[0]_2 ,
    \not_i_i1_reg_2414_reg[0]_3 ,
    \not_i_i1_reg_2414_reg[0]_4 ,
    \not_i_i1_reg_2414_reg[0]_5 ,
    \not_i_i1_reg_2414_reg[0]_6 ,
    \not_i_i1_reg_2414_reg[0]_7 ,
    \p_Result_1_reg_2403_reg[0]_0 ,
    \not_i_i2_reg_2440_reg[0]_0 ,
    \not_i_i2_reg_2440_reg[0]_1 ,
    \not_i_i2_reg_2440_reg[0]_2 ,
    \not_i_i2_reg_2440_reg[0]_3 ,
    \not_i_i2_reg_2440_reg[0]_4 ,
    \not_i_i2_reg_2440_reg[0]_5 ,
    \not_i_i2_reg_2440_reg[0]_6 ,
    \not_i_i2_reg_2440_reg[0]_7 ,
    \p_Result_2_reg_2429_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Filter2D93_U0_ap_start,
    start_for_addSobel_U0_full_n,
    \tmp_5_reg_542_reg[1]_0 ,
    dup_1_data_stream_2_empty_n,
    dup_1_data_stream_1_empty_n,
    dup_1_data_stream_0_empty_n,
    dstc_data_stream_0_s_full_n,
    dstc_data_stream_2_s_full_n,
    dstc_data_stream_1_s_full_n,
    ap_rst_n,
    p_src_data_stream_V_dout,
    d1,
    \q0_reg[7]_4 ,
    p_src_data_stream_V1_dout,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    p_src_data_stream_V2_dout,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 );
  output start_once_reg;
  output Filter2D93_U0_ap_ready;
  output \icmp_reg_2202_reg[0]_0 ;
  output Filter2D93_U0_p_src_data_stream_V2_read;
  output [7:0]q0;
  output [7:0]\q0_reg[7] ;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\q0_reg[7]_1 ;
  output [7:0]\q0_reg[7]_2 ;
  output [7:0]\q0_reg[7]_3 ;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter3_reg_0;
  output shiftReg_ce_0;
  output ap_enable_reg_pp0_iter3_reg_1;
  output shiftReg_ce_1;
  output ap_enable_reg_pp0_iter3_reg_2;
  output \not_i_i_reg_2388_reg[0]_0 ;
  output \not_i_i_reg_2388_reg[0]_1 ;
  output \not_i_i_reg_2388_reg[0]_2 ;
  output \not_i_i_reg_2388_reg[0]_3 ;
  output \not_i_i_reg_2388_reg[0]_4 ;
  output \not_i_i_reg_2388_reg[0]_5 ;
  output \not_i_i_reg_2388_reg[0]_6 ;
  output \not_i_i_reg_2388_reg[0]_7 ;
  output \p_Result_s_reg_2377_reg[0]_0 ;
  output \not_i_i1_reg_2414_reg[0]_0 ;
  output \not_i_i1_reg_2414_reg[0]_1 ;
  output \not_i_i1_reg_2414_reg[0]_2 ;
  output \not_i_i1_reg_2414_reg[0]_3 ;
  output \not_i_i1_reg_2414_reg[0]_4 ;
  output \not_i_i1_reg_2414_reg[0]_5 ;
  output \not_i_i1_reg_2414_reg[0]_6 ;
  output \not_i_i1_reg_2414_reg[0]_7 ;
  output \p_Result_1_reg_2403_reg[0]_0 ;
  output \not_i_i2_reg_2440_reg[0]_0 ;
  output \not_i_i2_reg_2440_reg[0]_1 ;
  output \not_i_i2_reg_2440_reg[0]_2 ;
  output \not_i_i2_reg_2440_reg[0]_3 ;
  output \not_i_i2_reg_2440_reg[0]_4 ;
  output \not_i_i2_reg_2440_reg[0]_5 ;
  output \not_i_i2_reg_2440_reg[0]_6 ;
  output \not_i_i2_reg_2440_reg[0]_7 ;
  output \p_Result_2_reg_2429_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input Filter2D93_U0_ap_start;
  input start_for_addSobel_U0_full_n;
  input \tmp_5_reg_542_reg[1]_0 ;
  input dup_1_data_stream_2_empty_n;
  input dup_1_data_stream_1_empty_n;
  input dup_1_data_stream_0_empty_n;
  input dstc_data_stream_0_s_full_n;
  input dstc_data_stream_2_s_full_n;
  input dstc_data_stream_1_s_full_n;
  input ap_rst_n;
  input [7:0]p_src_data_stream_V_dout;
  input [7:0]d1;
  input [7:0]\q0_reg[7]_4 ;
  input [7:0]p_src_data_stream_V1_dout;
  input [7:0]\q0_reg[7]_5 ;
  input [7:0]\q0_reg[7]_6 ;
  input [7:0]p_src_data_stream_V2_dout;
  input [7:0]\q0_reg[7]_7 ;
  input [7:0]\q0_reg[7]_8 ;

  wire Filter2D93_U0_ap_ready;
  wire Filter2D93_U0_ap_start;
  wire Filter2D93_U0_p_src_data_stream_V2_read;
  wire \SRL_SIG[0][3]_i_3__0_n_0 ;
  wire \SRL_SIG[0][3]_i_3__1_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][3]_i_4__0_n_0 ;
  wire \SRL_SIG[0][3]_i_4__1_n_0 ;
  wire \SRL_SIG[0][3]_i_4_n_0 ;
  wire \SRL_SIG[0][3]_i_5__0_n_0 ;
  wire \SRL_SIG[0][3]_i_5__1_n_0 ;
  wire \SRL_SIG[0][3]_i_5_n_0 ;
  wire \SRL_SIG[0][3]_i_6__0_n_0 ;
  wire \SRL_SIG[0][3]_i_6__1_n_0 ;
  wire \SRL_SIG[0][3]_i_6_n_0 ;
  wire \SRL_SIG[0][3]_i_7__0_n_0 ;
  wire \SRL_SIG[0][3]_i_7__1_n_0 ;
  wire \SRL_SIG[0][3]_i_7_n_0 ;
  wire \SRL_SIG[0][3]_i_8__0_n_0 ;
  wire \SRL_SIG[0][3]_i_8__1_n_0 ;
  wire \SRL_SIG[0][3]_i_8_n_0 ;
  wire \SRL_SIG[0][3]_i_9__0_n_0 ;
  wire \SRL_SIG[0][3]_i_9__1_n_0 ;
  wire \SRL_SIG[0][3]_i_9_n_0 ;
  wire \SRL_SIG[0][7]_i_10__0_n_0 ;
  wire \SRL_SIG[0][7]_i_10__1_n_0 ;
  wire \SRL_SIG[0][7]_i_10_n_0 ;
  wire \SRL_SIG[0][7]_i_11__0_n_0 ;
  wire \SRL_SIG[0][7]_i_11__1_n_0 ;
  wire \SRL_SIG[0][7]_i_11_n_0 ;
  wire \SRL_SIG[0][7]_i_5__0_n_0 ;
  wire \SRL_SIG[0][7]_i_5__1_n_0 ;
  wire \SRL_SIG[0][7]_i_5_n_0 ;
  wire \SRL_SIG[0][7]_i_6__0_n_0 ;
  wire \SRL_SIG[0][7]_i_6__1_n_0 ;
  wire \SRL_SIG[0][7]_i_6_n_0 ;
  wire \SRL_SIG[0][7]_i_7__0_n_0 ;
  wire \SRL_SIG[0][7]_i_7__1_n_0 ;
  wire \SRL_SIG[0][7]_i_7_n_0 ;
  wire \SRL_SIG[0][7]_i_8__0_n_0 ;
  wire \SRL_SIG[0][7]_i_8__1_n_0 ;
  wire \SRL_SIG[0][7]_i_8_n_0 ;
  wire \SRL_SIG[0][7]_i_9__0_n_0 ;
  wire \SRL_SIG[0][7]_i_9__1_n_0 ;
  wire \SRL_SIG[0][7]_i_9_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_2__0_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_2__0_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_2__0_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_2__0_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_2__1_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_2__1_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_2__1_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_2__1_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_0 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_1 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_4__0_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_4__0_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_4__0_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_4__1_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_4__1_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_4__1_n_3 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_1 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_2 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_3 ;
  wire [6:1]addr0;
  wire \ap_CS_fsm[3]_i_2__2_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_reg_2257;
  wire brmerge_reg_22570;
  wire \brmerge_reg_2257[0]_i_1_n_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_844_p3;
  wire [7:0]col_buf_0_val_1_0_fu_863_p3;
  wire [7:0]col_buf_0_val_2_0_fu_882_p3;
  wire [7:0]col_buf_1_val_0_0_fu_994_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1013_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1032_p3;
  wire [7:0]col_buf_2_val_0_0_fu_1135_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1154_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1173_p3;
  wire [7:0]d1;
  wire dstc_data_stream_0_s_full_n;
  wire dstc_data_stream_1_s_full_n;
  wire dstc_data_stream_2_s_full_n;
  wire dup_1_data_stream_0_empty_n;
  wire dup_1_data_stream_1_empty_n;
  wire dup_1_data_stream_2_empty_n;
  wire exitcond461_i_fu_659_p2;
  wire exitcond461_i_reg_22390;
  wire \exitcond461_i_reg_2239[0]_i_1_n_0 ;
  wire exitcond461_i_reg_2239_pp0_iter1_reg;
  wire \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond461_i_reg_2239_reg_n_0_[0] ;
  wire [6:0]i_V_fu_593_p2;
  wire [6:0]i_V_reg_2188;
  wire \i_V_reg_2188[6]_i_2_n_0 ;
  wire icmp_fu_621_p2;
  wire \icmp_reg_2202[0]_i_1_n_0 ;
  wire \icmp_reg_2202_reg[0]_0 ;
  wire \icmp_reg_2202_reg_n_0_[0] ;
  wire [6:1]j_V_fu_665_p2;
  wire k_buf_0_val_3_U_n_16;
  wire k_buf_0_val_3_ce0;
  wire k_buf_1_val_4_U_n_19;
  wire k_buf_2_val_3_U_n_16;
  wire k_buf_2_val_4_U_n_23;
  wire k_buf_2_val_4_U_n_5;
  wire k_buf_2_val_4_U_n_6;
  wire k_buf_2_val_5_U_n_1;
  wire k_buf_2_val_5_U_n_26;
  wire [6:2]k_buf_2_val_5_addr_reg_2322;
  wire not_i_i1_fu_1602_p2;
  wire not_i_i1_reg_2414;
  wire not_i_i1_reg_24140;
  wire \not_i_i1_reg_2414_reg[0]_0 ;
  wire \not_i_i1_reg_2414_reg[0]_1 ;
  wire \not_i_i1_reg_2414_reg[0]_2 ;
  wire \not_i_i1_reg_2414_reg[0]_3 ;
  wire \not_i_i1_reg_2414_reg[0]_4 ;
  wire \not_i_i1_reg_2414_reg[0]_5 ;
  wire \not_i_i1_reg_2414_reg[0]_6 ;
  wire \not_i_i1_reg_2414_reg[0]_7 ;
  wire not_i_i2_fu_1783_p2;
  wire not_i_i2_reg_2440;
  wire \not_i_i2_reg_2440_reg[0]_0 ;
  wire \not_i_i2_reg_2440_reg[0]_1 ;
  wire \not_i_i2_reg_2440_reg[0]_2 ;
  wire \not_i_i2_reg_2440_reg[0]_3 ;
  wire \not_i_i2_reg_2440_reg[0]_4 ;
  wire \not_i_i2_reg_2440_reg[0]_5 ;
  wire \not_i_i2_reg_2440_reg[0]_6 ;
  wire \not_i_i2_reg_2440_reg[0]_7 ;
  wire not_i_i_fu_1421_p2;
  wire not_i_i_reg_2388;
  wire \not_i_i_reg_2388_reg[0]_0 ;
  wire \not_i_i_reg_2388_reg[0]_1 ;
  wire \not_i_i_reg_2388_reg[0]_2 ;
  wire \not_i_i_reg_2388_reg[0]_3 ;
  wire \not_i_i_reg_2388_reg[0]_4 ;
  wire \not_i_i_reg_2388_reg[0]_5 ;
  wire \not_i_i_reg_2388_reg[0]_6 ;
  wire \not_i_i_reg_2388_reg[0]_7 ;
  wire or_cond_i_fu_795_p2;
  wire or_cond_i_i_reg_2248;
  wire or_cond_i_reg_2288;
  wire or_cond_i_reg_2288_pp0_iter1_reg;
  wire \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0 ;
  wire or_cond_i_reg_2288_pp0_iter2_reg;
  wire \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0 ;
  wire [8:0]p_0_in3_in;
  wire [8:0]p_0_in3_in__0;
  wire [8:0]p_0_in3_in__1;
  wire p_1_in;
  wire p_Result_1_reg_2403;
  wire \p_Result_1_reg_2403[0]_i_10_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_11_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_12_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_13_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_14_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_15_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_16_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_21_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_22_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_24_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_25_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_26_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_27_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_29_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_30_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_31_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_32_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_33_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_34_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_35_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_36_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_37_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_38_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_39_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_3_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_40_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_41_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_42_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_43_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_44_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_45_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_46_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_47_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_48_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_49_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_4_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_50_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_51_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_52_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_53_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_54_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_55_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_56_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_57_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_58_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_59_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_5_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_60_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_61_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_6_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_7_n_0 ;
  wire \p_Result_1_reg_2403[0]_i_9_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_17_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_18_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_19_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_19_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_19_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_19_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_1_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_1_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_20_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_20_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_20_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_20_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_23_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_23_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_23_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_23_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_28_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_28_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_28_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_28_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_2_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_2_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_2_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_2_n_3 ;
  wire \p_Result_1_reg_2403_reg[0]_i_8_n_0 ;
  wire \p_Result_1_reg_2403_reg[0]_i_8_n_1 ;
  wire \p_Result_1_reg_2403_reg[0]_i_8_n_2 ;
  wire \p_Result_1_reg_2403_reg[0]_i_8_n_3 ;
  wire p_Result_2_reg_2429;
  wire \p_Result_2_reg_2429[0]_i_10_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_11_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_12_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_13_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_14_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_15_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_16_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_21_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_22_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_24_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_25_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_26_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_27_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_29_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_30_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_31_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_32_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_33_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_34_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_35_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_36_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_37_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_38_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_39_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_3_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_40_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_41_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_42_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_43_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_44_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_45_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_46_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_47_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_48_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_49_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_4_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_50_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_51_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_52_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_53_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_54_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_55_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_56_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_57_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_58_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_59_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_5_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_60_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_61_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_6_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_7_n_0 ;
  wire \p_Result_2_reg_2429[0]_i_9_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_17_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_18_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_19_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_19_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_19_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_19_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_1_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_1_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_20_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_20_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_20_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_20_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_23_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_23_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_23_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_23_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_28_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_28_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_28_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_28_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_2_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_2_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_2_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_2_n_3 ;
  wire \p_Result_2_reg_2429_reg[0]_i_8_n_0 ;
  wire \p_Result_2_reg_2429_reg[0]_i_8_n_1 ;
  wire \p_Result_2_reg_2429_reg[0]_i_8_n_2 ;
  wire \p_Result_2_reg_2429_reg[0]_i_8_n_3 ;
  wire p_Result_s_reg_2377;
  wire \p_Result_s_reg_2377[0]_i_10_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_11_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_12_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_13_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_14_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_15_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_16_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_17_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_22_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_23_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_25_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_26_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_27_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_28_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_30_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_31_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_32_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_33_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_34_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_35_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_36_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_37_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_38_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_39_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_40_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_41_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_42_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_43_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_44_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_45_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_46_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_47_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_48_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_49_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_4_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_50_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_51_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_52_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_53_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_54_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_55_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_56_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_57_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_58_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_59_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_5_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_60_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_61_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_62_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_6_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_7_n_0 ;
  wire \p_Result_s_reg_2377[0]_i_8_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_18_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_19_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_20_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_20_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_20_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_20_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_21_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_21_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_21_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_21_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_24_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_24_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_24_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_24_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_29_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_29_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_29_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_29_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_2_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_2_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_3_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_3_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_3_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_3_n_3 ;
  wire \p_Result_s_reg_2377_reg[0]_i_9_n_0 ;
  wire \p_Result_s_reg_2377_reg[0]_i_9_n_1 ;
  wire \p_Result_s_reg_2377_reg[0]_i_9_n_2 ;
  wire \p_Result_s_reg_2377_reg[0]_i_9_n_3 ;
  wire [7:0]p_Val2_1_fu_1865_p2;
  wire [10:10]p_Val2_3_fu_1572_p2;
  wire [9:8]p_Val2_3_fu_1572_p2__0;
  wire [7:0]p_Val2_4_fu_1906_p2;
  wire [10:10]p_Val2_6_fu_1753_p2;
  wire [9:8]p_Val2_6_fu_1753_p2__0;
  wire [7:0]p_Val2_7_fu_1947_p2;
  wire [10:10]p_Val2_s_fu_1391_p2;
  wire [9:8]p_Val2_s_fu_1391_p2__0;
  wire [7:1]p_shl1_cast_fu_1521_p1;
  wire [7:1]p_shl2_cast_fu_1702_p1;
  wire [7:1]p_shl_cast_fu_1340_p1;
  wire [7:0]p_src_data_stream_V1_dout;
  wire [7:0]p_src_data_stream_V2_dout;
  wire [7:0]p_src_data_stream_V_dout;
  wire [7:0]q0;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [7:0]\q0_reg[7]_5 ;
  wire [7:0]\q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [7:0]\q0_reg[7]_8 ;
  wire [7:0]right_border_buf_0_1_fu_276;
  wire right_border_buf_0_1_fu_2760;
  wire [7:0]right_border_buf_0_2_fu_284;
  wire [7:0]right_border_buf_0_3_fu_288;
  wire [7:0]right_border_buf_0_4_fu_296;
  wire [7:0]right_border_buf_0_5_fu_300;
  wire [7:0]right_border_buf_0_s_fu_272;
  wire [7:0]right_border_buf_1_1_fu_312;
  wire [7:0]right_border_buf_1_2_fu_320;
  wire [7:0]right_border_buf_1_3_fu_324;
  wire [7:0]right_border_buf_1_4_fu_332;
  wire [7:0]right_border_buf_1_5_fu_336;
  wire [7:0]right_border_buf_1_s_fu_308;
  wire [7:0]right_border_buf_2_1_fu_292;
  wire [7:0]right_border_buf_2_2_fu_304;
  wire [7:0]right_border_buf_2_3_fu_316;
  wire [7:0]right_border_buf_2_4_fu_328;
  wire [7:0]right_border_buf_2_5_fu_340;
  wire [7:0]right_border_buf_2_s_fu_280;
  wire [1:1]row_assign_8_0_2_t_fu_649_p2;
  wire [1:1]row_assign_8_0_2_t_reg_2232;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]src_kernel_win_0_va_1_fu_228;
  wire src_kernel_win_0_va_1_fu_2280;
  wire [7:0]src_kernel_win_0_va_3_fu_236;
  wire [7:0]src_kernel_win_0_va_4_fu_939_p3;
  wire [7:0]src_kernel_win_0_va_4_reg_2328;
  wire src_kernel_win_0_va_4_reg_23280;
  wire [7:0]src_kernel_win_0_va_5_fu_957_p3;
  wire [7:0]src_kernel_win_0_va_5_reg_2334;
  wire \src_kernel_win_0_va_fu_224_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_1_va_1_fu_244;
  wire [7:0]src_kernel_win_1_va_3_fu_252;
  wire [7:0]src_kernel_win_1_va_4_fu_1089_p3;
  wire [7:0]src_kernel_win_1_va_4_reg_2341;
  wire [7:0]src_kernel_win_1_va_5_fu_1107_p3;
  wire [7:0]src_kernel_win_1_va_5_reg_2347;
  wire \src_kernel_win_1_va_fu_240_reg_n_0_[7] ;
  wire [7:0]src_kernel_win_2_va_1_fu_260;
  wire [7:0]src_kernel_win_2_va_3_fu_268;
  wire [7:0]src_kernel_win_2_va_6_fu_1221_p3;
  wire [7:0]src_kernel_win_2_va_6_reg_2354;
  wire [7:0]src_kernel_win_2_va_7_fu_1239_p3;
  wire [7:0]src_kernel_win_2_va_7_reg_2360;
  wire \src_kernel_win_2_va_fu_256_reg_n_0_[7] ;
  wire start_for_addSobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_0;
  wire t_V_2_reg_564;
  wire t_V_2_reg_5640;
  wire \t_V_2_reg_564[2]_i_1_n_0 ;
  wire \t_V_2_reg_564[3]_i_1_n_0 ;
  wire \t_V_2_reg_564[4]_i_1_n_0 ;
  wire \t_V_2_reg_564[6]_i_4_n_0 ;
  wire [6:1]t_V_2_reg_564_reg__0;
  wire [0:0]t_V_2_reg_564_reg__0__0;
  wire \t_V_reg_553_reg_n_0_[0] ;
  wire \t_V_reg_553_reg_n_0_[1] ;
  wire \t_V_reg_553_reg_n_0_[2] ;
  wire \t_V_reg_553_reg_n_0_[3] ;
  wire \t_V_reg_553_reg_n_0_[4] ;
  wire \t_V_reg_553_reg_n_0_[5] ;
  wire \t_V_reg_553_reg_n_0_[6] ;
  wire [8:0]tmp23_fu_1381_p2;
  wire [7:0]tmp24_fu_1405_p2;
  wire [7:0]tmp24_reg_2383;
  wire \tmp24_reg_2383[3]_i_2_n_0 ;
  wire \tmp24_reg_2383[3]_i_3_n_0 ;
  wire \tmp24_reg_2383[3]_i_4_n_0 ;
  wire \tmp24_reg_2383[3]_i_5_n_0 ;
  wire \tmp24_reg_2383[3]_i_6_n_0 ;
  wire \tmp24_reg_2383[3]_i_7_n_0 ;
  wire \tmp24_reg_2383[3]_i_8_n_0 ;
  wire \tmp24_reg_2383[3]_i_9_n_0 ;
  wire \tmp24_reg_2383[7]_i_10_n_0 ;
  wire \tmp24_reg_2383[7]_i_11_n_0 ;
  wire \tmp24_reg_2383[7]_i_12_n_0 ;
  wire \tmp24_reg_2383[7]_i_13_n_0 ;
  wire \tmp24_reg_2383[7]_i_14_n_0 ;
  wire \tmp24_reg_2383[7]_i_2_n_0 ;
  wire \tmp24_reg_2383[7]_i_3_n_0 ;
  wire \tmp24_reg_2383[7]_i_4_n_0 ;
  wire \tmp24_reg_2383[7]_i_5_n_0 ;
  wire \tmp24_reg_2383[7]_i_6_n_0 ;
  wire \tmp24_reg_2383[7]_i_7_n_0 ;
  wire \tmp24_reg_2383[7]_i_8_n_0 ;
  wire \tmp24_reg_2383[7]_i_9_n_0 ;
  wire \tmp24_reg_2383_reg[3]_i_1_n_0 ;
  wire \tmp24_reg_2383_reg[3]_i_1_n_1 ;
  wire \tmp24_reg_2383_reg[3]_i_1_n_2 ;
  wire \tmp24_reg_2383_reg[3]_i_1_n_3 ;
  wire \tmp24_reg_2383_reg[7]_i_1_n_1 ;
  wire \tmp24_reg_2383_reg[7]_i_1_n_2 ;
  wire \tmp24_reg_2383_reg[7]_i_1_n_3 ;
  wire [8:0]tmp29_fu_1562_p2;
  wire [7:0]tmp30_fu_1586_p2;
  wire [7:0]tmp30_reg_2409;
  wire \tmp30_reg_2409[3]_i_2_n_0 ;
  wire \tmp30_reg_2409[3]_i_3_n_0 ;
  wire \tmp30_reg_2409[3]_i_4_n_0 ;
  wire \tmp30_reg_2409[3]_i_5_n_0 ;
  wire \tmp30_reg_2409[3]_i_6_n_0 ;
  wire \tmp30_reg_2409[3]_i_7_n_0 ;
  wire \tmp30_reg_2409[3]_i_8_n_0 ;
  wire \tmp30_reg_2409[3]_i_9_n_0 ;
  wire \tmp30_reg_2409[7]_i_10_n_0 ;
  wire \tmp30_reg_2409[7]_i_11_n_0 ;
  wire \tmp30_reg_2409[7]_i_12_n_0 ;
  wire \tmp30_reg_2409[7]_i_13_n_0 ;
  wire \tmp30_reg_2409[7]_i_14_n_0 ;
  wire \tmp30_reg_2409[7]_i_2_n_0 ;
  wire \tmp30_reg_2409[7]_i_3_n_0 ;
  wire \tmp30_reg_2409[7]_i_4_n_0 ;
  wire \tmp30_reg_2409[7]_i_5_n_0 ;
  wire \tmp30_reg_2409[7]_i_6_n_0 ;
  wire \tmp30_reg_2409[7]_i_7_n_0 ;
  wire \tmp30_reg_2409[7]_i_8_n_0 ;
  wire \tmp30_reg_2409[7]_i_9_n_0 ;
  wire \tmp30_reg_2409_reg[3]_i_1_n_0 ;
  wire \tmp30_reg_2409_reg[3]_i_1_n_1 ;
  wire \tmp30_reg_2409_reg[3]_i_1_n_2 ;
  wire \tmp30_reg_2409_reg[3]_i_1_n_3 ;
  wire \tmp30_reg_2409_reg[7]_i_1_n_1 ;
  wire \tmp30_reg_2409_reg[7]_i_1_n_2 ;
  wire \tmp30_reg_2409_reg[7]_i_1_n_3 ;
  wire [8:0]tmp35_fu_1743_p2;
  wire [7:0]tmp36_fu_1767_p2;
  wire [7:0]tmp36_reg_2435;
  wire \tmp36_reg_2435[3]_i_2_n_0 ;
  wire \tmp36_reg_2435[3]_i_3_n_0 ;
  wire \tmp36_reg_2435[3]_i_4_n_0 ;
  wire \tmp36_reg_2435[3]_i_5_n_0 ;
  wire \tmp36_reg_2435[3]_i_6_n_0 ;
  wire \tmp36_reg_2435[3]_i_7_n_0 ;
  wire \tmp36_reg_2435[3]_i_8_n_0 ;
  wire \tmp36_reg_2435[3]_i_9_n_0 ;
  wire \tmp36_reg_2435[7]_i_10_n_0 ;
  wire \tmp36_reg_2435[7]_i_11_n_0 ;
  wire \tmp36_reg_2435[7]_i_12_n_0 ;
  wire \tmp36_reg_2435[7]_i_13_n_0 ;
  wire \tmp36_reg_2435[7]_i_14_n_0 ;
  wire \tmp36_reg_2435[7]_i_2_n_0 ;
  wire \tmp36_reg_2435[7]_i_3_n_0 ;
  wire \tmp36_reg_2435[7]_i_4_n_0 ;
  wire \tmp36_reg_2435[7]_i_5_n_0 ;
  wire \tmp36_reg_2435[7]_i_6_n_0 ;
  wire \tmp36_reg_2435[7]_i_7_n_0 ;
  wire \tmp36_reg_2435[7]_i_8_n_0 ;
  wire \tmp36_reg_2435[7]_i_9_n_0 ;
  wire \tmp36_reg_2435_reg[3]_i_1_n_0 ;
  wire \tmp36_reg_2435_reg[3]_i_1_n_1 ;
  wire \tmp36_reg_2435_reg[3]_i_1_n_2 ;
  wire \tmp36_reg_2435_reg[3]_i_1_n_3 ;
  wire \tmp36_reg_2435_reg[7]_i_1_n_1 ;
  wire \tmp36_reg_2435_reg[7]_i_1_n_2 ;
  wire \tmp36_reg_2435_reg[7]_i_1_n_3 ;
  wire \tmp_102_0_1_reg_2211[0]_i_1_n_0 ;
  wire \tmp_102_0_1_reg_2211_reg_n_0_[0] ;
  wire [8:1]tmp_144_0_0_cast_fu_1270_p1;
  wire [8:1]tmp_144_1_0_cast_fu_1451_p1;
  wire [8:1]tmp_144_2_0_cast_fu_1632_p1;
  wire tmp_1_fu_599_p2;
  wire tmp_1_reg_2193;
  wire [1:0]tmp_37_reg_2225;
  wire [1:0]tmp_49_reg_2252;
  wire [7:1]tmp_56_reg_2367;
  wire \tmp_56_reg_2367[2]_i_1_n_0 ;
  wire \tmp_56_reg_2367[3]_i_1_n_0 ;
  wire \tmp_56_reg_2367[4]_i_1_n_0 ;
  wire \tmp_56_reg_2367[5]_i_1_n_0 ;
  wire \tmp_56_reg_2367[6]_i_1_n_0 ;
  wire \tmp_56_reg_2367[7]_i_1_n_0 ;
  wire \tmp_56_reg_2367[7]_i_2_n_0 ;
  wire tmp_58_0_0_not_fu_605_p2;
  wire tmp_58_0_0_not_reg_2197;
  wire [7:0]tmp_58_reg_2372;
  wire \tmp_58_reg_2372[1]_i_1_n_0 ;
  wire \tmp_58_reg_2372[2]_i_1_n_0 ;
  wire \tmp_58_reg_2372[3]_i_1_n_0 ;
  wire \tmp_58_reg_2372[4]_i_1_n_0 ;
  wire \tmp_58_reg_2372[5]_i_1_n_0 ;
  wire \tmp_58_reg_2372[6]_i_1_n_0 ;
  wire \tmp_58_reg_2372[7]_i_1_n_0 ;
  wire \tmp_58_reg_2372[7]_i_2_n_0 ;
  wire [1:0]tmp_5_reg_542;
  wire \tmp_5_reg_542[0]_i_1_n_0 ;
  wire \tmp_5_reg_542[1]_i_1_n_0 ;
  wire \tmp_5_reg_542_reg[1]_0 ;
  wire \tmp_65_reg_2393[2]_i_1_n_0 ;
  wire \tmp_65_reg_2393[3]_i_1_n_0 ;
  wire \tmp_65_reg_2393[4]_i_1_n_0 ;
  wire \tmp_65_reg_2393[5]_i_1_n_0 ;
  wire \tmp_65_reg_2393[6]_i_1_n_0 ;
  wire \tmp_65_reg_2393[7]_i_1_n_0 ;
  wire \tmp_65_reg_2393[7]_i_2_n_0 ;
  wire [6:0]tmp_65_reg_2393_reg__0;
  wire [7:0]tmp_66_reg_2398;
  wire \tmp_66_reg_2398[1]_i_1_n_0 ;
  wire \tmp_66_reg_2398[2]_i_1_n_0 ;
  wire \tmp_66_reg_2398[3]_i_1_n_0 ;
  wire \tmp_66_reg_2398[4]_i_1_n_0 ;
  wire \tmp_66_reg_2398[5]_i_1_n_0 ;
  wire \tmp_66_reg_2398[6]_i_1_n_0 ;
  wire \tmp_66_reg_2398[7]_i_1_n_0 ;
  wire \tmp_66_reg_2398[7]_i_2_n_0 ;
  wire \tmp_73_reg_2419[2]_i_1_n_0 ;
  wire \tmp_73_reg_2419[3]_i_1_n_0 ;
  wire \tmp_73_reg_2419[4]_i_1_n_0 ;
  wire \tmp_73_reg_2419[5]_i_1_n_0 ;
  wire \tmp_73_reg_2419[6]_i_1_n_0 ;
  wire \tmp_73_reg_2419[7]_i_1_n_0 ;
  wire \tmp_73_reg_2419[7]_i_2_n_0 ;
  wire [6:0]tmp_73_reg_2419_reg__0;
  wire [7:0]tmp_74_reg_2424;
  wire \tmp_74_reg_2424[1]_i_1_n_0 ;
  wire \tmp_74_reg_2424[2]_i_1_n_0 ;
  wire \tmp_74_reg_2424[3]_i_1_n_0 ;
  wire \tmp_74_reg_2424[4]_i_1_n_0 ;
  wire \tmp_74_reg_2424[5]_i_1_n_0 ;
  wire \tmp_74_reg_2424[6]_i_1_n_0 ;
  wire \tmp_74_reg_2424[7]_i_1_n_0 ;
  wire \tmp_74_reg_2424[7]_i_2_n_0 ;
  wire tmp_8_fu_639_p2;
  wire tmp_8_reg_2215;
  wire \tmp_9_reg_2207[0]_i_1_n_0 ;
  wire \tmp_9_reg_2207_reg_n_0_[0] ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_4__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_1_reg_2403_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_1_reg_2403_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_1_reg_2403_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_1_reg_2403_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_1_reg_2403_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_1_reg_2403_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_2_reg_2429_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_2_reg_2429_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_2_reg_2429_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_2_reg_2429_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_2_reg_2429_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_2_reg_2429_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_s_reg_2377_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_s_reg_2377_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_s_reg_2377_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_s_reg_2377_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2377_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_s_reg_2377_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp24_reg_2383_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp30_reg_2409_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp36_reg_2435_reg[7]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[0]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[0]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[0]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[1]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[1]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[1]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[2]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[2]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[2]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[3]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[3]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[3]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_56_reg_2367[2]),
        .I1(tmp_58_reg_2372[2]),
        .I2(tmp24_reg_2383[2]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_3__0 
       (.I0(tmp_65_reg_2393_reg__0[1]),
        .I1(tmp_66_reg_2398[2]),
        .I2(tmp30_reg_2409[2]),
        .O(\SRL_SIG[0][3]_i_3__0_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_3__1 
       (.I0(tmp_73_reg_2419_reg__0[1]),
        .I1(tmp_74_reg_2424[2]),
        .I2(tmp36_reg_2435[2]),
        .O(\SRL_SIG[0][3]_i_3__1_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_4 
       (.I0(tmp_56_reg_2367[1]),
        .I1(tmp_58_reg_2372[1]),
        .I2(tmp24_reg_2383[1]),
        .O(\SRL_SIG[0][3]_i_4_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_4__0 
       (.I0(tmp_65_reg_2393_reg__0[0]),
        .I1(tmp_66_reg_2398[1]),
        .I2(tmp30_reg_2409[1]),
        .O(\SRL_SIG[0][3]_i_4__0_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_4__1 
       (.I0(tmp_73_reg_2419_reg__0[0]),
        .I1(tmp_74_reg_2424[1]),
        .I2(tmp36_reg_2435[1]),
        .O(\SRL_SIG[0][3]_i_4__1_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][3]_i_5 
       (.I0(tmp_58_reg_2372[0]),
        .I1(tmp24_reg_2383[0]),
        .O(\SRL_SIG[0][3]_i_5_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][3]_i_5__0 
       (.I0(tmp_66_reg_2398[0]),
        .I1(tmp30_reg_2409[0]),
        .O(\SRL_SIG[0][3]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][3]_i_5__1 
       (.I0(tmp_74_reg_2424[0]),
        .I1(tmp36_reg_2435[0]),
        .O(\SRL_SIG[0][3]_i_5__1_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_6 
       (.I0(tmp_56_reg_2367[3]),
        .I1(tmp_58_reg_2372[3]),
        .I2(tmp24_reg_2383[3]),
        .I3(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\SRL_SIG[0][3]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_6__0 
       (.I0(tmp_65_reg_2393_reg__0[2]),
        .I1(tmp_66_reg_2398[3]),
        .I2(tmp30_reg_2409[3]),
        .I3(\SRL_SIG[0][3]_i_3__0_n_0 ),
        .O(\SRL_SIG[0][3]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_6__1 
       (.I0(tmp_73_reg_2419_reg__0[2]),
        .I1(tmp_74_reg_2424[3]),
        .I2(tmp36_reg_2435[3]),
        .I3(\SRL_SIG[0][3]_i_3__1_n_0 ),
        .O(\SRL_SIG[0][3]_i_6__1_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_7 
       (.I0(tmp_56_reg_2367[2]),
        .I1(tmp_58_reg_2372[2]),
        .I2(tmp24_reg_2383[2]),
        .I3(\SRL_SIG[0][3]_i_4_n_0 ),
        .O(\SRL_SIG[0][3]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_7__0 
       (.I0(tmp_65_reg_2393_reg__0[1]),
        .I1(tmp_66_reg_2398[2]),
        .I2(tmp30_reg_2409[2]),
        .I3(\SRL_SIG[0][3]_i_4__0_n_0 ),
        .O(\SRL_SIG[0][3]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_7__1 
       (.I0(tmp_73_reg_2419_reg__0[1]),
        .I1(tmp_74_reg_2424[2]),
        .I2(tmp36_reg_2435[2]),
        .I3(\SRL_SIG[0][3]_i_4__1_n_0 ),
        .O(\SRL_SIG[0][3]_i_7__1_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_8 
       (.I0(tmp_56_reg_2367[1]),
        .I1(tmp_58_reg_2372[1]),
        .I2(tmp24_reg_2383[1]),
        .I3(\SRL_SIG[0][3]_i_5_n_0 ),
        .O(\SRL_SIG[0][3]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_8__0 
       (.I0(tmp_65_reg_2393_reg__0[0]),
        .I1(tmp_66_reg_2398[1]),
        .I2(tmp30_reg_2409[1]),
        .I3(\SRL_SIG[0][3]_i_5__0_n_0 ),
        .O(\SRL_SIG[0][3]_i_8__0_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][3]_i_8__1 
       (.I0(tmp_73_reg_2419_reg__0[0]),
        .I1(tmp_74_reg_2424[1]),
        .I2(tmp36_reg_2435[1]),
        .I3(\SRL_SIG[0][3]_i_5__1_n_0 ),
        .O(\SRL_SIG[0][3]_i_8__1_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_9 
       (.I0(tmp_58_reg_2372[0]),
        .I1(tmp24_reg_2383[0]),
        .O(\SRL_SIG[0][3]_i_9_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_9__0 
       (.I0(tmp_66_reg_2398[0]),
        .I1(tmp30_reg_2409[0]),
        .O(\SRL_SIG[0][3]_i_9__0_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_9__1 
       (.I0(tmp_74_reg_2424[0]),
        .I1(tmp36_reg_2435[0]),
        .O(\SRL_SIG[0][3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[4]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[4]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[4]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[5]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[5]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[5]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(p_Val2_1_fu_1865_p2[6]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(p_Val2_4_fu_1906_p2[6]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(p_Val2_7_fu_1947_p2[6]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_6 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(tmp_56_reg_2367[5]),
        .I1(tmp_58_reg_2372[5]),
        .I2(tmp24_reg_2383[5]),
        .I3(\SRL_SIG[0][7]_i_6_n_0 ),
        .O(\SRL_SIG[0][7]_i_10_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_10__0 
       (.I0(tmp_65_reg_2393_reg__0[4]),
        .I1(tmp_66_reg_2398[5]),
        .I2(tmp30_reg_2409[5]),
        .I3(\SRL_SIG[0][7]_i_6__0_n_0 ),
        .O(\SRL_SIG[0][7]_i_10__0_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_10__1 
       (.I0(tmp_73_reg_2419_reg__0[4]),
        .I1(tmp_74_reg_2424[5]),
        .I2(tmp36_reg_2435[5]),
        .I3(\SRL_SIG[0][7]_i_6__1_n_0 ),
        .O(\SRL_SIG[0][7]_i_10__1_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_11 
       (.I0(tmp_56_reg_2367[4]),
        .I1(tmp_58_reg_2372[4]),
        .I2(tmp24_reg_2383[4]),
        .I3(\SRL_SIG[0][7]_i_7_n_0 ),
        .O(\SRL_SIG[0][7]_i_11_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_11__0 
       (.I0(tmp_65_reg_2393_reg__0[3]),
        .I1(tmp_66_reg_2398[4]),
        .I2(tmp30_reg_2409[4]),
        .I3(\SRL_SIG[0][7]_i_7__0_n_0 ),
        .O(\SRL_SIG[0][7]_i_11__0_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_11__1 
       (.I0(tmp_73_reg_2419_reg__0[3]),
        .I1(tmp_74_reg_2424[4]),
        .I2(tmp36_reg_2435[4]),
        .I3(\SRL_SIG[0][7]_i_7__1_n_0 ),
        .O(\SRL_SIG[0][7]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__17 
       (.I0(p_Result_s_reg_2377),
        .I1(not_i_i_reg_2388),
        .I2(dstc_data_stream_0_s_full_n),
        .I3(or_cond_i_reg_2288_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(\p_Result_s_reg_2377_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__18 
       (.I0(p_Result_1_reg_2403),
        .I1(not_i_i1_reg_2414),
        .I2(dstc_data_stream_1_s_full_n),
        .I3(or_cond_i_reg_2288_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(\p_Result_1_reg_2403_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__19 
       (.I0(p_Result_2_reg_2429),
        .I1(not_i_i2_reg_2440),
        .I2(dstc_data_stream_2_s_full_n),
        .I3(or_cond_i_reg_2288_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone2_in),
        .O(\p_Result_2_reg_2429_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__5 
       (.I0(dstc_data_stream_0_s_full_n),
        .I1(or_cond_i_reg_2288_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__6 
       (.I0(dstc_data_stream_1_s_full_n),
        .I1(or_cond_i_reg_2288_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_2__7 
       (.I0(dstc_data_stream_2_s_full_n),
        .I1(or_cond_i_reg_2288_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__2 
       (.I0(p_Val2_1_fu_1865_p2[7]),
        .I1(not_i_i_reg_2388),
        .I2(p_Result_s_reg_2377),
        .O(\not_i_i_reg_2388_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__3 
       (.I0(p_Val2_4_fu_1906_p2[7]),
        .I1(not_i_i1_reg_2414),
        .I2(p_Result_1_reg_2403),
        .O(\not_i_i1_reg_2414_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \SRL_SIG[0][7]_i_3__4 
       (.I0(p_Val2_7_fu_1947_p2[7]),
        .I1(not_i_i2_reg_2440),
        .I2(p_Result_2_reg_2429),
        .O(\not_i_i2_reg_2440_reg[0]_7 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_56_reg_2367[5]),
        .I1(tmp_58_reg_2372[5]),
        .I2(tmp24_reg_2383[5]),
        .O(\SRL_SIG[0][7]_i_5_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_5__0 
       (.I0(tmp_65_reg_2393_reg__0[4]),
        .I1(tmp_66_reg_2398[5]),
        .I2(tmp30_reg_2409[5]),
        .O(\SRL_SIG[0][7]_i_5__0_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_5__1 
       (.I0(tmp_73_reg_2419_reg__0[4]),
        .I1(tmp_74_reg_2424[5]),
        .I2(tmp36_reg_2435[5]),
        .O(\SRL_SIG[0][7]_i_5__1_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(tmp_56_reg_2367[4]),
        .I1(tmp_58_reg_2372[4]),
        .I2(tmp24_reg_2383[4]),
        .O(\SRL_SIG[0][7]_i_6_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_6__0 
       (.I0(tmp_65_reg_2393_reg__0[3]),
        .I1(tmp_66_reg_2398[4]),
        .I2(tmp30_reg_2409[4]),
        .O(\SRL_SIG[0][7]_i_6__0_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_6__1 
       (.I0(tmp_73_reg_2419_reg__0[3]),
        .I1(tmp_74_reg_2424[4]),
        .I2(tmp36_reg_2435[4]),
        .O(\SRL_SIG[0][7]_i_6__1_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(tmp_56_reg_2367[3]),
        .I1(tmp_58_reg_2372[3]),
        .I2(tmp24_reg_2383[3]),
        .O(\SRL_SIG[0][7]_i_7_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_7__0 
       (.I0(tmp_65_reg_2393_reg__0[2]),
        .I1(tmp_66_reg_2398[3]),
        .I2(tmp30_reg_2409[3]),
        .O(\SRL_SIG[0][7]_i_7__0_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_7__1 
       (.I0(tmp_73_reg_2419_reg__0[2]),
        .I1(tmp_74_reg_2424[3]),
        .I2(tmp36_reg_2435[3]),
        .O(\SRL_SIG[0][7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(tmp24_reg_2383[6]),
        .I1(tmp_58_reg_2372[6]),
        .I2(tmp_56_reg_2367[6]),
        .I3(tmp_58_reg_2372[7]),
        .I4(tmp_56_reg_2367[7]),
        .I5(tmp24_reg_2383[7]),
        .O(\SRL_SIG[0][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][7]_i_8__0 
       (.I0(tmp30_reg_2409[6]),
        .I1(tmp_66_reg_2398[6]),
        .I2(tmp_65_reg_2393_reg__0[5]),
        .I3(tmp_66_reg_2398[7]),
        .I4(tmp_65_reg_2393_reg__0[6]),
        .I5(tmp30_reg_2409[7]),
        .O(\SRL_SIG[0][7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][7]_i_8__1 
       (.I0(tmp36_reg_2435[6]),
        .I1(tmp_74_reg_2424[6]),
        .I2(tmp_73_reg_2419_reg__0[5]),
        .I3(tmp_74_reg_2424[7]),
        .I4(tmp_73_reg_2419_reg__0[6]),
        .I5(tmp36_reg_2435[7]),
        .O(\SRL_SIG[0][7]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(\SRL_SIG[0][7]_i_5_n_0 ),
        .I1(tmp_58_reg_2372[6]),
        .I2(tmp_56_reg_2367[6]),
        .I3(tmp24_reg_2383[6]),
        .O(\SRL_SIG[0][7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_9__0 
       (.I0(\SRL_SIG[0][7]_i_5__0_n_0 ),
        .I1(tmp_66_reg_2398[6]),
        .I2(tmp_65_reg_2393_reg__0[5]),
        .I3(tmp30_reg_2409[6]),
        .O(\SRL_SIG[0][7]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \SRL_SIG[0][7]_i_9__1 
       (.I0(\SRL_SIG[0][7]_i_5__1_n_0 ),
        .I1(tmp_74_reg_2424[6]),
        .I2(tmp_73_reg_2419_reg__0[5]),
        .I3(tmp36_reg_2435[6]),
        .O(\SRL_SIG[0][7]_i_9__1_n_0 ));
  CARRY4 \SRL_SIG_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_2_n_0 ,\SRL_SIG_reg[0][3]_i_2_n_1 ,\SRL_SIG_reg[0][3]_i_2_n_2 ,\SRL_SIG_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][3]_i_3_n_0 ,\SRL_SIG[0][3]_i_4_n_0 ,\SRL_SIG[0][3]_i_5_n_0 ,1'b0}),
        .O(p_Val2_1_fu_1865_p2[3:0]),
        .S({\SRL_SIG[0][3]_i_6_n_0 ,\SRL_SIG[0][3]_i_7_n_0 ,\SRL_SIG[0][3]_i_8_n_0 ,\SRL_SIG[0][3]_i_9_n_0 }));
  CARRY4 \SRL_SIG_reg[0][3]_i_2__0 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_2__0_n_0 ,\SRL_SIG_reg[0][3]_i_2__0_n_1 ,\SRL_SIG_reg[0][3]_i_2__0_n_2 ,\SRL_SIG_reg[0][3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][3]_i_3__0_n_0 ,\SRL_SIG[0][3]_i_4__0_n_0 ,\SRL_SIG[0][3]_i_5__0_n_0 ,1'b0}),
        .O(p_Val2_4_fu_1906_p2[3:0]),
        .S({\SRL_SIG[0][3]_i_6__0_n_0 ,\SRL_SIG[0][3]_i_7__0_n_0 ,\SRL_SIG[0][3]_i_8__0_n_0 ,\SRL_SIG[0][3]_i_9__0_n_0 }));
  CARRY4 \SRL_SIG_reg[0][3]_i_2__1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_2__1_n_0 ,\SRL_SIG_reg[0][3]_i_2__1_n_1 ,\SRL_SIG_reg[0][3]_i_2__1_n_2 ,\SRL_SIG_reg[0][3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][3]_i_3__1_n_0 ,\SRL_SIG[0][3]_i_4__1_n_0 ,\SRL_SIG[0][3]_i_5__1_n_0 ,1'b0}),
        .O(p_Val2_7_fu_1947_p2[3:0]),
        .S({\SRL_SIG[0][3]_i_6__1_n_0 ,\SRL_SIG[0][3]_i_7__1_n_0 ,\SRL_SIG[0][3]_i_8__1_n_0 ,\SRL_SIG[0][3]_i_9__1_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_4 
       (.CI(\SRL_SIG_reg[0][3]_i_2_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED [3],\SRL_SIG_reg[0][7]_i_4_n_1 ,\SRL_SIG_reg[0][7]_i_4_n_2 ,\SRL_SIG_reg[0][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][7]_i_5_n_0 ,\SRL_SIG[0][7]_i_6_n_0 ,\SRL_SIG[0][7]_i_7_n_0 }),
        .O(p_Val2_1_fu_1865_p2[7:4]),
        .S({\SRL_SIG[0][7]_i_8_n_0 ,\SRL_SIG[0][7]_i_9_n_0 ,\SRL_SIG[0][7]_i_10_n_0 ,\SRL_SIG[0][7]_i_11_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_4__0 
       (.CI(\SRL_SIG_reg[0][3]_i_2__0_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_4__0_CO_UNCONNECTED [3],\SRL_SIG_reg[0][7]_i_4__0_n_1 ,\SRL_SIG_reg[0][7]_i_4__0_n_2 ,\SRL_SIG_reg[0][7]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][7]_i_5__0_n_0 ,\SRL_SIG[0][7]_i_6__0_n_0 ,\SRL_SIG[0][7]_i_7__0_n_0 }),
        .O(p_Val2_4_fu_1906_p2[7:4]),
        .S({\SRL_SIG[0][7]_i_8__0_n_0 ,\SRL_SIG[0][7]_i_9__0_n_0 ,\SRL_SIG[0][7]_i_10__0_n_0 ,\SRL_SIG[0][7]_i_11__0_n_0 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_4__1 
       (.CI(\SRL_SIG_reg[0][3]_i_2__1_n_0 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_4__1_CO_UNCONNECTED [3],\SRL_SIG_reg[0][7]_i_4__1_n_1 ,\SRL_SIG_reg[0][7]_i_4__1_n_2 ,\SRL_SIG_reg[0][7]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][7]_i_5__1_n_0 ,\SRL_SIG[0][7]_i_6__1_n_0 ,\SRL_SIG[0][7]_i_7__1_n_0 }),
        .O(p_Val2_7_fu_1947_p2[7:4]),
        .S({\SRL_SIG[0][7]_i_8__1_n_0 ,\SRL_SIG[0][7]_i_9__1_n_0 ,\SRL_SIG[0][7]_i_10__1_n_0 ,\SRL_SIG[0][7]_i_11__1_n_0 }));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Filter2D93_U0_ap_ready),
        .I1(Filter2D93_U0_ap_start),
        .I2(start_for_addSobel_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(Filter2D93_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\tmp_5_reg_542_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_5_reg_542[1]),
        .I3(tmp_5_reg_542[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_5_reg_542[1]),
        .I2(tmp_5_reg_542[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(\ap_CS_fsm[3]_i_4__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(\t_V_reg_553_reg_n_0_[2] ),
        .I1(\t_V_reg_553_reg_n_0_[0] ),
        .I2(\t_V_reg_553_reg_n_0_[1] ),
        .I3(\t_V_reg_553_reg_n_0_[5] ),
        .I4(\t_V_reg_553_reg_n_0_[6] ),
        .I5(\ap_CS_fsm[3]_i_5__0_n_0 ),
        .O(\ap_CS_fsm[3]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBBBB)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(\t_V_reg_553_reg_n_0_[3] ),
        .I1(\t_V_reg_553_reg_n_0_[4] ),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0080)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(exitcond461_i_reg_22390),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .O(exitcond461_i_reg_22390));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0FFF088800000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(exitcond461_i_fu_659_p2),
        .I3(exitcond461_i_reg_22390),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF08F700FF08FF08)) 
    \brmerge_reg_2257[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond461_i_fu_659_p2),
        .I3(brmerge_reg_2257),
        .I4(tmp_58_0_0_not_reg_2197),
        .I5(k_buf_2_val_4_U_n_6),
        .O(\brmerge_reg_2257[0]_i_1_n_0 ));
  FDRE \brmerge_reg_2257_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_reg_2257[0]_i_1_n_0 ),
        .Q(brmerge_reg_2257),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond461_i_reg_2239[0]_i_1 
       (.I0(exitcond461_i_fu_659_p2),
        .I1(exitcond461_i_reg_22390),
        .I2(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .O(\exitcond461_i_reg_2239[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .I1(exitcond461_i_reg_22390),
        .I2(exitcond461_i_reg_2239_pp0_iter1_reg),
        .O(\exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond461_i_reg_2239_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond461_i_reg_2239_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond461_i_reg_2239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2239[0]_i_1_n_0 ),
        .Q(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2188[0]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[0] ),
        .O(i_V_fu_593_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2188[1]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[1] ),
        .I1(\t_V_reg_553_reg_n_0_[0] ),
        .O(i_V_fu_593_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2188[2]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[2] ),
        .I1(\t_V_reg_553_reg_n_0_[1] ),
        .I2(\t_V_reg_553_reg_n_0_[0] ),
        .O(i_V_fu_593_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2188[3]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[3] ),
        .I1(\t_V_reg_553_reg_n_0_[0] ),
        .I2(\t_V_reg_553_reg_n_0_[1] ),
        .I3(\t_V_reg_553_reg_n_0_[2] ),
        .O(i_V_fu_593_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_2188[4]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[2] ),
        .I1(\t_V_reg_553_reg_n_0_[1] ),
        .I2(\t_V_reg_553_reg_n_0_[0] ),
        .I3(\t_V_reg_553_reg_n_0_[3] ),
        .I4(\t_V_reg_553_reg_n_0_[4] ),
        .O(i_V_fu_593_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2188[5]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[5] ),
        .I1(\t_V_reg_553_reg_n_0_[2] ),
        .I2(\t_V_reg_553_reg_n_0_[1] ),
        .I3(\t_V_reg_553_reg_n_0_[0] ),
        .I4(\t_V_reg_553_reg_n_0_[3] ),
        .I5(\t_V_reg_553_reg_n_0_[4] ),
        .O(i_V_fu_593_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2188[6]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[6] ),
        .I1(\i_V_reg_2188[6]_i_2_n_0 ),
        .I2(\t_V_reg_553_reg_n_0_[5] ),
        .O(i_V_fu_593_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_2188[6]_i_2 
       (.I0(\t_V_reg_553_reg_n_0_[4] ),
        .I1(\t_V_reg_553_reg_n_0_[3] ),
        .I2(\t_V_reg_553_reg_n_0_[0] ),
        .I3(\t_V_reg_553_reg_n_0_[1] ),
        .I4(\t_V_reg_553_reg_n_0_[2] ),
        .O(\i_V_reg_2188[6]_i_2_n_0 ));
  FDRE \i_V_reg_2188_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[0]),
        .Q(i_V_reg_2188[0]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[1]),
        .Q(i_V_reg_2188[1]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[2]),
        .Q(i_V_reg_2188[2]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[3]),
        .Q(i_V_reg_2188[3]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[4]),
        .Q(i_V_reg_2188[4]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[5]),
        .Q(i_V_reg_2188[5]),
        .R(1'b0));
  FDRE \i_V_reg_2188_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_593_p2[6]),
        .Q(i_V_reg_2188[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_reg_2202[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(\icmp_reg_2202[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_2202[0]_i_2 
       (.I0(\t_V_reg_553_reg_n_0_[3] ),
        .I1(\t_V_reg_553_reg_n_0_[4] ),
        .I2(\t_V_reg_553_reg_n_0_[2] ),
        .I3(\t_V_reg_553_reg_n_0_[1] ),
        .I4(\t_V_reg_553_reg_n_0_[5] ),
        .I5(\t_V_reg_553_reg_n_0_[6] ),
        .O(icmp_fu_621_p2));
  FDRE \icmp_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(icmp_fu_621_p2),
        .Q(\icmp_reg_2202_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80 k_buf_0_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(col_buf_0_val_0_0_fu_844_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_1_fu_276),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout),
        .\q0_reg[0] ({t_V_2_reg_564_reg__0,t_V_2_reg_564_reg__0__0}),
        .\q0_reg[0]_0 (k_buf_2_val_5_addr_reg_2322[5:2]),
        .\q0_reg[0]_1 (k_buf_2_val_5_U_n_26),
        .\q0_reg[7] (\q0_reg[7]_2 ),
        .\q0_reg[7]_0 (k_buf_2_val_3_U_n_16),
        .\right_border_buf_0_s_fu_272_reg[7] (right_border_buf_0_s_fu_272),
        .\t_V_2_reg_564_reg[4] (k_buf_0_val_3_U_n_16),
        .tmp_49_reg_2252(tmp_49_reg_2252));
  LUT3 #(
    .INIT(8'hA2)) 
    \k_buf_0_val_3_addr_reg_2270[6]_i_1 
       (.I0(t_V_2_reg_564_reg__0[6]),
        .I1(k_buf_0_val_3_U_n_16),
        .I2(t_V_2_reg_564_reg__0[5]),
        .O(addr0[6]));
  FDRE \k_buf_0_val_3_addr_reg_2270_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[2]),
        .Q(k_buf_2_val_5_addr_reg_2322[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2270_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[3]),
        .Q(k_buf_2_val_5_addr_reg_2322[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2270_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[4]),
        .Q(k_buf_2_val_5_addr_reg_2322[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2270_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[5]),
        .Q(k_buf_2_val_5_addr_reg_2322[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2270_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[6]),
        .Q(k_buf_2_val_5_addr_reg_2322[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81 k_buf_0_val_4_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(col_buf_0_val_1_0_fu_863_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_3_fu_288),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .d1(d1),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[0]_1 (k_buf_1_val_4_U_n_19),
        .\q0_reg[7] (\q0_reg[7]_3 ),
        .\q0_reg[7]_0 (k_buf_2_val_4_U_n_23),
        .\q0_reg[7]_1 (k_buf_2_val_5_addr_reg_2322[5:2]),
        .\right_border_buf_0_2_fu_284_reg[7] (right_border_buf_0_2_fu_284),
        .tmp_49_reg_2252(tmp_49_reg_2252));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82 k_buf_0_val_5_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(src_kernel_win_0_va_5_fu_957_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_5_fu_300),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2322[5:2]),
        .\q0_reg[0]_2 (k_buf_2_val_5_U_n_26),
        .\q0_reg[7] (col_buf_0_val_2_0_fu_882_p3),
        .\q0_reg[7]_0 (\q0_reg[7]_4 ),
        .\q0_reg[7]_1 (k_buf_2_val_3_U_n_16),
        .\right_border_buf_0_4_fu_296_reg[7] (right_border_buf_0_4_fu_296),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_0_va_4_reg_2328_reg[7] (col_buf_0_val_1_0_fu_863_p3),
        .\src_kernel_win_0_va_4_reg_2328_reg[7]_0 (col_buf_0_val_0_0_fu_844_p3),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (src_kernel_win_0_va_4_fu_939_p3),
        .tmp_49_reg_2252(tmp_49_reg_2252),
        .tmp_8_reg_2215(tmp_8_reg_2215));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83 k_buf_1_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(col_buf_1_val_0_0_fu_994_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_1_fu_312),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .p_src_data_stream_V1_dout(p_src_data_stream_V1_dout),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[0]_1 (k_buf_2_val_5_U_n_26),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .\q0_reg[7]_0 (k_buf_2_val_3_U_n_16),
        .\q0_reg[7]_1 (k_buf_2_val_5_addr_reg_2322[5:2]),
        .\right_border_buf_1_s_fu_308_reg[7] (right_border_buf_1_s_fu_308),
        .tmp_49_reg_2252(tmp_49_reg_2252));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84 k_buf_1_val_4_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(col_buf_1_val_1_0_fu_1013_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .\ap_CS_fsm[3]_i_3__0 (ap_enable_reg_pp0_iter3_reg_n_0),
        .\ap_CS_fsm_reg[3] (Filter2D93_U0_p_src_data_stream_V2_read),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2257(brmerge_reg_2257),
        .dstc_data_stream_0_s_full_n(dstc_data_stream_0_s_full_n),
        .dstc_data_stream_1_s_full_n(dstc_data_stream_1_s_full_n),
        .dstc_data_stream_2_s_full_n(dstc_data_stream_2_s_full_n),
        .dup_1_data_stream_0_empty_n(dup_1_data_stream_0_empty_n),
        .dup_1_data_stream_1_empty_n(dup_1_data_stream_1_empty_n),
        .dup_1_data_stream_2_empty_n(dup_1_data_stream_2_empty_n),
        .\icmp_reg_2202_reg[0] (\icmp_reg_2202_reg[0]_0 ),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .or_cond_i_reg_2288_pp0_iter2_reg(or_cond_i_reg_2288_pp0_iter2_reg),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7]_5 ),
        .\q0_reg[7]_1 (k_buf_2_val_4_U_n_23),
        .ram_reg_64_127_7_7(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\tmp_102_0_1_reg_2211_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_1(k_buf_2_val_5_addr_reg_2322),
        .\right_border_buf_1_2_fu_320_reg[7] (right_border_buf_1_3_fu_324),
        .\right_border_buf_1_2_fu_320_reg[7]_0 (right_border_buf_1_2_fu_320),
        .\right_border_buf_2_s_fu_280_reg[0] (\icmp_reg_2202_reg_n_0_[0] ),
        .\tmp_102_0_1_reg_2211_reg[0] (k_buf_1_val_4_U_n_19),
        .tmp_1_reg_2193(tmp_1_reg_2193),
        .tmp_49_reg_2252(tmp_49_reg_2252));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85 k_buf_1_val_5_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(src_kernel_win_1_va_5_fu_1107_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_5_fu_336),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[0]_1 (k_buf_2_val_5_U_n_26),
        .\q0_reg[7] (col_buf_1_val_2_0_fu_1032_p3),
        .\q0_reg[7]_0 (\q0_reg[7]_6 ),
        .\q0_reg[7]_1 (k_buf_2_val_3_U_n_16),
        .\q0_reg[7]_2 (k_buf_2_val_5_addr_reg_2322[5:2]),
        .\right_border_buf_1_4_fu_332_reg[7] (right_border_buf_1_4_fu_332),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_1_va_4_reg_2341_reg[7] (col_buf_1_val_1_0_fu_1013_p3),
        .\src_kernel_win_1_va_4_reg_2341_reg[7]_0 (col_buf_1_val_0_0_fu_994_p3),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (src_kernel_win_1_va_4_fu_1089_p3),
        .tmp_49_reg_2252(tmp_49_reg_2252),
        .tmp_8_reg_2215(tmp_8_reg_2215));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86 k_buf_2_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_1}),
        .D(col_buf_2_val_0_0_fu_1135_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_2_4_fu_328),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .p_src_data_stream_V2_dout(p_src_data_stream_V2_dout),
        .q0(q0),
        .\q0_reg[0] (t_V_2_reg_564_reg__0[6:5]),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (k_buf_2_val_5_U_n_26),
        .ram_reg_0_63_0_2(\tmp_9_reg_2207_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(\icmp_reg_2202_reg[0]_0 ),
        .ram_reg_0_63_0_2_1(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_2(Filter2D93_U0_p_src_data_stream_V2_read),
        .ram_reg_0_63_0_2_3(k_buf_2_val_5_addr_reg_2322),
        .\right_border_buf_2_5_fu_340_reg[7] (right_border_buf_2_5_fu_340),
        .tmp_49_reg_2252(tmp_49_reg_2252),
        .\tmp_9_reg_2207_reg[0] (k_buf_2_val_3_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87 k_buf_2_val_4_U
       (.ADDRA(addr0[5:1]),
        .D(col_buf_2_val_1_0_fu_1154_p3),
        .E(k_buf_0_val_3_ce0),
        .Q({t_V_2_reg_564_reg__0,t_V_2_reg_564_reg__0__0}),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .\q0_reg[0] (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_7 ),
        .\q0_reg[7]_1 (k_buf_2_val_5_U_n_1),
        .\q0_reg[7]_2 (k_buf_1_val_4_U_n_19),
        .ram_reg_0_63_0_2(\tmp_102_0_1_reg_2211_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(\icmp_reg_2202_reg[0]_0 ),
        .ram_reg_0_63_0_2_1(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_2(Filter2D93_U0_p_src_data_stream_V2_read),
        .ram_reg_0_63_0_2_3(k_buf_2_val_5_addr_reg_2322),
        .\right_border_buf_2_3_fu_316_reg[7] (right_border_buf_2_2_fu_304),
        .\right_border_buf_2_3_fu_316_reg[7]_0 (right_border_buf_2_3_fu_316),
        .\t_V_2_reg_564_reg[3] (k_buf_2_val_4_U_n_5),
        .\t_V_2_reg_564_reg[5] (k_buf_2_val_4_U_n_6),
        .\tmp_102_0_1_reg_2211_reg[0] (k_buf_2_val_4_U_n_23),
        .tmp_49_reg_2252(tmp_49_reg_2252));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88 k_buf_2_val_5_U
       (.ADDRA(addr0[5:1]),
        .D(src_kernel_win_2_va_7_fu_1239_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .brmerge_reg_2257(brmerge_reg_2257),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .\q0_reg[0] ({t_V_2_reg_564_reg__0[6:5],t_V_2_reg_564_reg__0__0}),
        .\q0_reg[0]_0 (k_buf_0_val_3_U_n_16),
        .\q0_reg[7] (col_buf_2_val_2_0_fu_1173_p3),
        .\q0_reg[7]_0 (\q0_reg[7]_8 ),
        .\q0_reg[7]_1 (k_buf_2_val_3_U_n_16),
        .ram_reg_64_127_7_7(\tmp_9_reg_2207_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\icmp_reg_2202_reg[0]_0 ),
        .ram_reg_64_127_7_7_1(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_2(Filter2D93_U0_p_src_data_stream_V2_read),
        .ram_reg_64_127_7_7_3(k_buf_2_val_5_addr_reg_2322),
        .\right_border_buf_2_1_fu_292_reg[7] (right_border_buf_2_s_fu_280),
        .\right_border_buf_2_1_fu_292_reg[7]_0 (right_border_buf_2_1_fu_292),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_2_va_6_reg_2354_reg[7] (col_buf_2_val_1_0_fu_1154_p3),
        .\src_kernel_win_2_va_6_reg_2354_reg[7]_0 (col_buf_2_val_0_0_fu_1135_p3),
        .\t_V_2_reg_564_reg[0] (k_buf_2_val_5_U_n_1),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (src_kernel_win_2_va_6_fu_1221_p3),
        .tmp_49_reg_2252(tmp_49_reg_2252),
        .tmp_8_reg_2215(tmp_8_reg_2215),
        .\tmp_9_reg_2207_reg[0] (k_buf_2_val_5_U_n_26));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2288_pp0_iter2_reg),
        .I3(dstc_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2288_pp0_iter2_reg),
        .I3(dstc_data_stream_1_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2288_pp0_iter2_reg),
        .I3(dstc_data_stream_2_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i1_reg_2414[0]_i_1 
       (.I0(p_Val2_3_fu_1572_p2),
        .I1(p_Val2_3_fu_1572_p2__0[9]),
        .I2(p_Val2_3_fu_1572_p2__0[8]),
        .O(not_i_i1_fu_1602_p2));
  FDRE \not_i_i1_reg_2414_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(not_i_i1_fu_1602_p2),
        .Q(not_i_i1_reg_2414),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i2_reg_2440[0]_i_1 
       (.I0(p_Val2_6_fu_1753_p2),
        .I1(p_Val2_6_fu_1753_p2__0[9]),
        .I2(p_Val2_6_fu_1753_p2__0[8]),
        .O(not_i_i2_fu_1783_p2));
  FDRE \not_i_i2_reg_2440_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(not_i_i2_fu_1783_p2),
        .Q(not_i_i2_reg_2440),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \not_i_i_reg_2388[0]_i_1 
       (.I0(p_Val2_s_fu_1391_p2),
        .I1(p_Val2_s_fu_1391_p2__0[9]),
        .I2(p_Val2_s_fu_1391_p2__0[8]),
        .O(not_i_i_fu_1421_p2));
  FDRE \not_i_i_reg_2388_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(not_i_i_fu_1421_p2),
        .Q(not_i_i_reg_2388),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0155FFFFFFFFFFFE)) 
    \or_cond_i_i_reg_2248[0]_i_1 
       (.I0(k_buf_2_val_4_U_n_5),
        .I1(t_V_2_reg_564_reg__0__0),
        .I2(t_V_2_reg_564_reg__0[1]),
        .I3(t_V_2_reg_564_reg__0[2]),
        .I4(t_V_2_reg_564_reg__0[6]),
        .I5(t_V_2_reg_564_reg__0[5]),
        .O(p_1_in));
  FDRE \or_cond_i_i_reg_2248_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(p_1_in),
        .Q(or_cond_i_i_reg_2248),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \or_cond_i_reg_2288[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond461_i_fu_659_p2),
        .O(brmerge_reg_22570));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_i_reg_2288[0]_i_2 
       (.I0(\icmp_reg_2202_reg_n_0_[0] ),
        .I1(t_V_2_reg_564_reg__0[1]),
        .I2(t_V_2_reg_564_reg__0[2]),
        .I3(k_buf_2_val_4_U_n_5),
        .I4(t_V_2_reg_564_reg__0[6]),
        .I5(t_V_2_reg_564_reg__0[5]),
        .O(or_cond_i_fu_795_p2));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \or_cond_i_reg_2288[0]_i_3 
       (.I0(t_V_2_reg_564_reg__0[5]),
        .I1(t_V_2_reg_564_reg__0[6]),
        .I2(t_V_2_reg_564_reg__0[2]),
        .I3(k_buf_2_val_4_U_n_5),
        .I4(t_V_2_reg_564_reg__0__0),
        .I5(t_V_2_reg_564_reg__0[1]),
        .O(exitcond461_i_fu_659_p2));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1 
       (.I0(or_cond_i_reg_2288),
        .I1(exitcond461_i_reg_22390),
        .I2(or_cond_i_reg_2288_pp0_iter1_reg),
        .O(\or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2288_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2288_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1 
       (.I0(or_cond_i_reg_2288_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(or_cond_i_reg_2288_pp0_iter2_reg),
        .O(\or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2288_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2288_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(or_cond_i_fu_795_p2),
        .Q(or_cond_i_reg_2288),
        .R(1'b0));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_10 
       (.I0(tmp29_fu_1562_p2[5]),
        .I1(\tmp_65_reg_2393[5]_i_1_n_0 ),
        .I2(p_0_in3_in__0[5]),
        .O(\p_Result_1_reg_2403[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E8E8E8E8E8EE8)) 
    \p_Result_1_reg_2403[0]_i_11 
       (.I0(p_0_in3_in__0[4]),
        .I1(tmp29_fu_1562_p2[4]),
        .I2(p_shl1_cast_fu_1521_p1[4]),
        .I3(p_shl1_cast_fu_1521_p1[2]),
        .I4(p_shl1_cast_fu_1521_p1[1]),
        .I5(p_shl1_cast_fu_1521_p1[3]),
        .O(\p_Result_1_reg_2403[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBBE2228)) 
    \p_Result_1_reg_2403[0]_i_12 
       (.I0(tmp29_fu_1562_p2[3]),
        .I1(p_shl1_cast_fu_1521_p1[3]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_shl1_cast_fu_1521_p1[2]),
        .I4(p_0_in3_in__0[3]),
        .O(\p_Result_1_reg_2403[0]_i_12_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_Result_1_reg_2403[0]_i_13 
       (.I0(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I1(p_shl1_cast_fu_1521_p1[7]),
        .I2(p_0_in3_in__0[7]),
        .I3(tmp29_fu_1562_p2[7]),
        .I4(\p_Result_1_reg_2403[0]_i_9_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_13_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_14 
       (.I0(p_0_in3_in__0[6]),
        .I1(tmp29_fu_1562_p2[6]),
        .I2(\tmp_65_reg_2393[6]_i_1_n_0 ),
        .I3(\p_Result_1_reg_2403[0]_i_10_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_14_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_15 
       (.I0(tmp29_fu_1562_p2[5]),
        .I1(\tmp_65_reg_2393[5]_i_1_n_0 ),
        .I2(p_0_in3_in__0[5]),
        .I3(\p_Result_1_reg_2403[0]_i_11_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_16 
       (.I0(\p_Result_1_reg_2403[0]_i_12_n_0 ),
        .I1(tmp29_fu_1562_p2[4]),
        .I2(\tmp_65_reg_2393[4]_i_1_n_0 ),
        .I3(p_0_in3_in__0[4]),
        .O(\p_Result_1_reg_2403[0]_i_16_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    \p_Result_1_reg_2403[0]_i_21 
       (.I0(tmp29_fu_1562_p2[2]),
        .I1(p_shl1_cast_fu_1521_p1[2]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_0_in3_in__0[2]),
        .O(\p_Result_1_reg_2403[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_22 
       (.I0(p_0_in3_in__0[2]),
        .I1(p_shl1_cast_fu_1521_p1[1]),
        .I2(p_shl1_cast_fu_1521_p1[2]),
        .I3(tmp29_fu_1562_p2[2]),
        .O(\p_Result_1_reg_2403[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9696966969696996)) 
    \p_Result_1_reg_2403[0]_i_24 
       (.I0(\p_Result_1_reg_2403[0]_i_21_n_0 ),
        .I1(tmp29_fu_1562_p2[3]),
        .I2(p_shl1_cast_fu_1521_p1[3]),
        .I3(p_shl1_cast_fu_1521_p1[1]),
        .I4(p_shl1_cast_fu_1521_p1[2]),
        .I5(p_0_in3_in__0[3]),
        .O(\p_Result_1_reg_2403[0]_i_24_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT5 #(
    .INIT(32'h99666996)) 
    \p_Result_1_reg_2403[0]_i_25 
       (.I0(tmp29_fu_1562_p2[2]),
        .I1(p_shl1_cast_fu_1521_p1[2]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_0_in3_in__0[2]),
        .I4(tmp29_fu_1562_p2[1]),
        .O(\p_Result_1_reg_2403[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_1_reg_2403[0]_i_26 
       (.I0(p_shl1_cast_fu_1521_p1[1]),
        .I1(tmp29_fu_1562_p2[1]),
        .I2(p_0_in3_in__0[1]),
        .O(\p_Result_1_reg_2403[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_1_reg_2403[0]_i_27 
       (.I0(p_0_in3_in__0[0]),
        .I1(tmp29_fu_1562_p2[0]),
        .O(\p_Result_1_reg_2403[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Result_1_reg_2403[0]_i_29 
       (.I0(src_kernel_win_1_va_1_fu_244[5]),
        .I1(src_kernel_win_1_va_1_fu_244[6]),
        .I2(src_kernel_win_1_va_1_fu_244[7]),
        .I3(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_1_reg_2403[0]_i_3 
       (.I0(p_shl1_cast_fu_1521_p1[7]),
        .I1(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I2(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .I3(tmp29_fu_1562_p2[8]),
        .I4(p_0_in3_in__0[8]),
        .O(\p_Result_1_reg_2403[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \p_Result_1_reg_2403[0]_i_30 
       (.I0(\p_Result_1_reg_2403[0]_i_29_n_0 ),
        .I1(\tmp_66_reg_2398[7]_i_2_n_0 ),
        .I2(src_kernel_win_1_va_4_reg_2341[6]),
        .I3(src_kernel_win_1_va_4_reg_2341[7]),
        .O(\p_Result_1_reg_2403[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Result_1_reg_2403[0]_i_31 
       (.I0(src_kernel_win_1_va_3_fu_252[7]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[7]),
        .I2(src_kernel_win_1_va_5_reg_2347[7]),
        .I3(tmp_144_1_0_cast_fu_1451_p1[8]),
        .O(\p_Result_1_reg_2403[0]_i_31_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_32 
       (.I0(src_kernel_win_1_va_3_fu_252[6]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[6]),
        .I2(src_kernel_win_1_va_5_reg_2347[6]),
        .O(\p_Result_1_reg_2403[0]_i_32_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_33 
       (.I0(src_kernel_win_1_va_3_fu_252[5]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[5]),
        .I2(src_kernel_win_1_va_5_reg_2347[5]),
        .O(\p_Result_1_reg_2403[0]_i_33_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_34 
       (.I0(src_kernel_win_1_va_3_fu_252[4]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[4]),
        .I2(src_kernel_win_1_va_5_reg_2347[4]),
        .O(\p_Result_1_reg_2403[0]_i_34_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_35 
       (.I0(src_kernel_win_1_va_3_fu_252[3]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[3]),
        .I2(src_kernel_win_1_va_5_reg_2347[3]),
        .O(\p_Result_1_reg_2403[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_36 
       (.I0(\p_Result_1_reg_2403[0]_i_32_n_0 ),
        .I1(src_kernel_win_1_va_5_reg_2347[7]),
        .I2(src_kernel_win_1_va_3_fu_252[7]),
        .I3(tmp_144_1_0_cast_fu_1451_p1[7]),
        .O(\p_Result_1_reg_2403[0]_i_36_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_37 
       (.I0(src_kernel_win_1_va_3_fu_252[6]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[6]),
        .I2(src_kernel_win_1_va_5_reg_2347[6]),
        .I3(\p_Result_1_reg_2403[0]_i_33_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_37_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_38 
       (.I0(src_kernel_win_1_va_3_fu_252[5]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[5]),
        .I2(src_kernel_win_1_va_5_reg_2347[5]),
        .I3(\p_Result_1_reg_2403[0]_i_34_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_38_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_39 
       (.I0(src_kernel_win_1_va_3_fu_252[4]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[4]),
        .I2(src_kernel_win_1_va_5_reg_2347[4]),
        .I3(\p_Result_1_reg_2403[0]_i_35_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_39_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_1_reg_2403[0]_i_4 
       (.I0(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I1(p_shl1_cast_fu_1521_p1[7]),
        .I2(p_0_in3_in__0[7]),
        .I3(tmp29_fu_1562_p2[7]),
        .O(\p_Result_1_reg_2403[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02FD)) 
    \p_Result_1_reg_2403[0]_i_40 
       (.I0(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .I1(src_kernel_win_1_va_1_fu_244[5]),
        .I2(src_kernel_win_1_va_1_fu_244[6]),
        .I3(src_kernel_win_1_va_1_fu_244[7]),
        .O(\p_Result_1_reg_2403[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \p_Result_1_reg_2403[0]_i_41 
       (.I0(src_kernel_win_1_va_1_fu_244[5]),
        .I1(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .I2(src_kernel_win_1_va_1_fu_244[6]),
        .O(\p_Result_1_reg_2403[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \p_Result_1_reg_2403[0]_i_42 
       (.I0(src_kernel_win_1_va_1_fu_244[4]),
        .I1(src_kernel_win_1_va_1_fu_244[2]),
        .I2(src_kernel_win_1_va_1_fu_244[0]),
        .I3(src_kernel_win_1_va_1_fu_244[1]),
        .I4(src_kernel_win_1_va_1_fu_244[3]),
        .I5(src_kernel_win_1_va_1_fu_244[5]),
        .O(\p_Result_1_reg_2403[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \p_Result_1_reg_2403[0]_i_43 
       (.I0(src_kernel_win_1_va_1_fu_244[3]),
        .I1(src_kernel_win_1_va_1_fu_244[1]),
        .I2(src_kernel_win_1_va_1_fu_244[0]),
        .I3(src_kernel_win_1_va_1_fu_244[2]),
        .I4(src_kernel_win_1_va_1_fu_244[4]),
        .O(\p_Result_1_reg_2403[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hA9AA5655)) 
    \p_Result_1_reg_2403[0]_i_44 
       (.I0(src_kernel_win_1_va_1_fu_244[7]),
        .I1(src_kernel_win_1_va_1_fu_244[6]),
        .I2(src_kernel_win_1_va_1_fu_244[5]),
        .I3(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .I4(\tmp_66_reg_2398[7]_i_1_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hA65959A6)) 
    \p_Result_1_reg_2403[0]_i_45 
       (.I0(src_kernel_win_1_va_1_fu_244[6]),
        .I1(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .I2(src_kernel_win_1_va_1_fu_244[5]),
        .I3(src_kernel_win_1_va_4_reg_2341[6]),
        .I4(\tmp_66_reg_2398[7]_i_2_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_1_reg_2403[0]_i_46 
       (.I0(src_kernel_win_1_va_1_fu_244[5]),
        .I1(\p_Result_1_reg_2403[0]_i_61_n_0 ),
        .I2(\tmp_66_reg_2398[5]_i_1_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \p_Result_1_reg_2403[0]_i_47 
       (.I0(src_kernel_win_1_va_1_fu_244[4]),
        .I1(src_kernel_win_1_va_1_fu_244[2]),
        .I2(src_kernel_win_1_va_1_fu_244[0]),
        .I3(src_kernel_win_1_va_1_fu_244[1]),
        .I4(src_kernel_win_1_va_1_fu_244[3]),
        .I5(\tmp_66_reg_2398[4]_i_1_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_48 
       (.I0(src_kernel_win_1_va_3_fu_252[2]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[2]),
        .I2(src_kernel_win_1_va_5_reg_2347[2]),
        .O(\p_Result_1_reg_2403[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_1_reg_2403[0]_i_49 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[2]),
        .I1(src_kernel_win_1_va_3_fu_252[2]),
        .I2(src_kernel_win_1_va_5_reg_2347[2]),
        .O(\p_Result_1_reg_2403[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h77777771)) 
    \p_Result_1_reg_2403[0]_i_5 
       (.I0(\p_Result_1_reg_2403_reg[0]_i_17_n_2 ),
        .I1(\p_Result_1_reg_2403_reg[0]_i_18_n_2 ),
        .I2(p_shl1_cast_fu_1521_p1[7]),
        .I3(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I4(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .O(\p_Result_1_reg_2403[0]_i_5_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_50 
       (.I0(src_kernel_win_1_va_3_fu_252[3]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[3]),
        .I2(src_kernel_win_1_va_5_reg_2347[3]),
        .I3(\p_Result_1_reg_2403[0]_i_48_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_50_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Result_1_reg_2403[0]_i_51 
       (.I0(src_kernel_win_1_va_3_fu_252[2]),
        .I1(tmp_144_1_0_cast_fu_1451_p1[2]),
        .I2(src_kernel_win_1_va_5_reg_2347[2]),
        .I3(src_kernel_win_1_va_3_fu_252[1]),
        .I4(src_kernel_win_1_va_5_reg_2347[1]),
        .O(\p_Result_1_reg_2403[0]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_1_reg_2403[0]_i_52 
       (.I0(src_kernel_win_1_va_3_fu_252[1]),
        .I1(src_kernel_win_1_va_5_reg_2347[1]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[1]),
        .O(\p_Result_1_reg_2403[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_1_reg_2403[0]_i_53 
       (.I0(src_kernel_win_1_va_5_reg_2347[0]),
        .I1(src_kernel_win_1_va_3_fu_252[0]),
        .O(\p_Result_1_reg_2403[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \p_Result_1_reg_2403[0]_i_54 
       (.I0(src_kernel_win_1_va_1_fu_244[2]),
        .I1(src_kernel_win_1_va_1_fu_244[0]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_1_fu_244[3]),
        .O(\p_Result_1_reg_2403[0]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \p_Result_1_reg_2403[0]_i_55 
       (.I0(src_kernel_win_1_va_1_fu_244[1]),
        .I1(src_kernel_win_1_va_1_fu_244[0]),
        .I2(src_kernel_win_1_va_1_fu_244[2]),
        .O(\p_Result_1_reg_2403[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_1_reg_2403[0]_i_56 
       (.I0(src_kernel_win_1_va_1_fu_244[0]),
        .I1(src_kernel_win_1_va_1_fu_244[1]),
        .O(\p_Result_1_reg_2403[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \p_Result_1_reg_2403[0]_i_57 
       (.I0(src_kernel_win_1_va_1_fu_244[3]),
        .I1(src_kernel_win_1_va_1_fu_244[1]),
        .I2(src_kernel_win_1_va_1_fu_244[0]),
        .I3(src_kernel_win_1_va_1_fu_244[2]),
        .I4(\tmp_66_reg_2398[3]_i_1_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \p_Result_1_reg_2403[0]_i_58 
       (.I0(src_kernel_win_1_va_1_fu_244[2]),
        .I1(src_kernel_win_1_va_1_fu_244[0]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_4_reg_2341[2]),
        .I4(src_kernel_win_1_va_4_reg_2341[0]),
        .I5(src_kernel_win_1_va_4_reg_2341[1]),
        .O(\p_Result_1_reg_2403[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_1_reg_2403[0]_i_59 
       (.I0(src_kernel_win_1_va_1_fu_244[1]),
        .I1(src_kernel_win_1_va_1_fu_244[0]),
        .I2(src_kernel_win_1_va_4_reg_2341[1]),
        .I3(src_kernel_win_1_va_4_reg_2341[0]),
        .O(\p_Result_1_reg_2403[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9999999666666669)) 
    \p_Result_1_reg_2403[0]_i_6 
       (.I0(\p_Result_1_reg_2403[0]_i_3_n_0 ),
        .I1(\p_Result_1_reg_2403_reg[0]_i_17_n_2 ),
        .I2(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .I3(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I4(p_shl1_cast_fu_1521_p1[7]),
        .I5(\p_Result_1_reg_2403_reg[0]_i_18_n_2 ),
        .O(\p_Result_1_reg_2403[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_1_reg_2403[0]_i_60 
       (.I0(src_kernel_win_1_va_1_fu_244[0]),
        .I1(src_kernel_win_1_va_4_reg_2341[0]),
        .O(\p_Result_1_reg_2403[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_Result_1_reg_2403[0]_i_61 
       (.I0(src_kernel_win_1_va_1_fu_244[3]),
        .I1(src_kernel_win_1_va_1_fu_244[1]),
        .I2(src_kernel_win_1_va_1_fu_244[0]),
        .I3(src_kernel_win_1_va_1_fu_244[2]),
        .I4(src_kernel_win_1_va_1_fu_244[4]),
        .O(\p_Result_1_reg_2403[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \p_Result_1_reg_2403[0]_i_7 
       (.I0(p_shl1_cast_fu_1521_p1[7]),
        .I1(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I2(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .I3(\p_Result_1_reg_2403[0]_i_4_n_0 ),
        .I4(tmp29_fu_1562_p2[8]),
        .I5(p_0_in3_in__0[8]),
        .O(\p_Result_1_reg_2403[0]_i_7_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_1_reg_2403[0]_i_9 
       (.I0(p_0_in3_in__0[6]),
        .I1(tmp29_fu_1562_p2[6]),
        .I2(\tmp_65_reg_2393[6]_i_1_n_0 ),
        .O(\p_Result_1_reg_2403[0]_i_9_n_0 ));
  FDRE \p_Result_1_reg_2403_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_Val2_3_fu_1572_p2),
        .Q(p_Result_1_reg_2403),
        .R(1'b0));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_1 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_2_n_0 ),
        .CO({\NLW_p_Result_1_reg_2403_reg[0]_i_1_CO_UNCONNECTED [3:2],\p_Result_1_reg_2403_reg[0]_i_1_n_2 ,\p_Result_1_reg_2403_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Result_1_reg_2403[0]_i_3_n_0 ,\p_Result_1_reg_2403[0]_i_4_n_0 }),
        .O({\NLW_p_Result_1_reg_2403_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_3_fu_1572_p2,p_Val2_3_fu_1572_p2__0}),
        .S({1'b0,\p_Result_1_reg_2403[0]_i_5_n_0 ,\p_Result_1_reg_2403[0]_i_6_n_0 ,\p_Result_1_reg_2403[0]_i_7_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_17 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_20_n_0 ),
        .CO({\NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED [3:2],\p_Result_1_reg_2403_reg[0]_i_17_n_2 ,\NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_1_reg_2403[0]_i_29_n_0 }),
        .O({\NLW_p_Result_1_reg_2403_reg[0]_i_17_O_UNCONNECTED [3:1],tmp29_fu_1562_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_1_reg_2403[0]_i_30_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_18 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_19_n_0 ),
        .CO({\NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED [3:2],\p_Result_1_reg_2403_reg[0]_i_18_n_2 ,\NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_144_1_0_cast_fu_1451_p1[8]}),
        .O({\NLW_p_Result_1_reg_2403_reg[0]_i_18_O_UNCONNECTED [3:1],p_0_in3_in__0[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_1_reg_2403[0]_i_31_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_19 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_23_n_0 ),
        .CO({\p_Result_1_reg_2403_reg[0]_i_19_n_0 ,\p_Result_1_reg_2403_reg[0]_i_19_n_1 ,\p_Result_1_reg_2403_reg[0]_i_19_n_2 ,\p_Result_1_reg_2403_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_32_n_0 ,\p_Result_1_reg_2403[0]_i_33_n_0 ,\p_Result_1_reg_2403[0]_i_34_n_0 ,\p_Result_1_reg_2403[0]_i_35_n_0 }),
        .O(p_0_in3_in__0[7:4]),
        .S({\p_Result_1_reg_2403[0]_i_36_n_0 ,\p_Result_1_reg_2403[0]_i_37_n_0 ,\p_Result_1_reg_2403[0]_i_38_n_0 ,\p_Result_1_reg_2403[0]_i_39_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_2 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_8_n_0 ),
        .CO({\p_Result_1_reg_2403_reg[0]_i_2_n_0 ,\p_Result_1_reg_2403_reg[0]_i_2_n_1 ,\p_Result_1_reg_2403_reg[0]_i_2_n_2 ,\p_Result_1_reg_2403_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_9_n_0 ,\p_Result_1_reg_2403[0]_i_10_n_0 ,\p_Result_1_reg_2403[0]_i_11_n_0 ,\p_Result_1_reg_2403[0]_i_12_n_0 }),
        .O(\NLW_p_Result_1_reg_2403_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_Result_1_reg_2403[0]_i_13_n_0 ,\p_Result_1_reg_2403[0]_i_14_n_0 ,\p_Result_1_reg_2403[0]_i_15_n_0 ,\p_Result_1_reg_2403[0]_i_16_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_20 
       (.CI(\p_Result_1_reg_2403_reg[0]_i_28_n_0 ),
        .CO({\p_Result_1_reg_2403_reg[0]_i_20_n_0 ,\p_Result_1_reg_2403_reg[0]_i_20_n_1 ,\p_Result_1_reg_2403_reg[0]_i_20_n_2 ,\p_Result_1_reg_2403_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_40_n_0 ,\p_Result_1_reg_2403[0]_i_41_n_0 ,\p_Result_1_reg_2403[0]_i_42_n_0 ,\p_Result_1_reg_2403[0]_i_43_n_0 }),
        .O(tmp29_fu_1562_p2[7:4]),
        .S({\p_Result_1_reg_2403[0]_i_44_n_0 ,\p_Result_1_reg_2403[0]_i_45_n_0 ,\p_Result_1_reg_2403[0]_i_46_n_0 ,\p_Result_1_reg_2403[0]_i_47_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\p_Result_1_reg_2403_reg[0]_i_23_n_0 ,\p_Result_1_reg_2403_reg[0]_i_23_n_1 ,\p_Result_1_reg_2403_reg[0]_i_23_n_2 ,\p_Result_1_reg_2403_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_48_n_0 ,\p_Result_1_reg_2403[0]_i_49_n_0 ,tmp_144_1_0_cast_fu_1451_p1[1],src_kernel_win_1_va_5_reg_2347[0]}),
        .O(p_0_in3_in__0[3:0]),
        .S({\p_Result_1_reg_2403[0]_i_50_n_0 ,\p_Result_1_reg_2403[0]_i_51_n_0 ,\p_Result_1_reg_2403[0]_i_52_n_0 ,\p_Result_1_reg_2403[0]_i_53_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\p_Result_1_reg_2403_reg[0]_i_28_n_0 ,\p_Result_1_reg_2403_reg[0]_i_28_n_1 ,\p_Result_1_reg_2403_reg[0]_i_28_n_2 ,\p_Result_1_reg_2403_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_54_n_0 ,\p_Result_1_reg_2403[0]_i_55_n_0 ,\p_Result_1_reg_2403[0]_i_56_n_0 ,src_kernel_win_1_va_1_fu_244[0]}),
        .O(tmp29_fu_1562_p2[3:0]),
        .S({\p_Result_1_reg_2403[0]_i_57_n_0 ,\p_Result_1_reg_2403[0]_i_58_n_0 ,\p_Result_1_reg_2403[0]_i_59_n_0 ,\p_Result_1_reg_2403[0]_i_60_n_0 }));
  CARRY4 \p_Result_1_reg_2403_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\p_Result_1_reg_2403_reg[0]_i_8_n_0 ,\p_Result_1_reg_2403_reg[0]_i_8_n_1 ,\p_Result_1_reg_2403_reg[0]_i_8_n_2 ,\p_Result_1_reg_2403_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_1_reg_2403[0]_i_21_n_0 ,\p_Result_1_reg_2403[0]_i_22_n_0 ,p_0_in3_in__0[1:0]}),
        .O(\NLW_p_Result_1_reg_2403_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\p_Result_1_reg_2403[0]_i_24_n_0 ,\p_Result_1_reg_2403[0]_i_25_n_0 ,\p_Result_1_reg_2403[0]_i_26_n_0 ,\p_Result_1_reg_2403[0]_i_27_n_0 }));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_10 
       (.I0(tmp35_fu_1743_p2[5]),
        .I1(\tmp_73_reg_2419[5]_i_1_n_0 ),
        .I2(p_0_in3_in__1[5]),
        .O(\p_Result_2_reg_2429[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E8E8E8E8E8EE8)) 
    \p_Result_2_reg_2429[0]_i_11 
       (.I0(p_0_in3_in__1[4]),
        .I1(tmp35_fu_1743_p2[4]),
        .I2(p_shl2_cast_fu_1702_p1[4]),
        .I3(p_shl2_cast_fu_1702_p1[2]),
        .I4(p_shl2_cast_fu_1702_p1[1]),
        .I5(p_shl2_cast_fu_1702_p1[3]),
        .O(\p_Result_2_reg_2429[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBBE2228)) 
    \p_Result_2_reg_2429[0]_i_12 
       (.I0(tmp35_fu_1743_p2[3]),
        .I1(p_shl2_cast_fu_1702_p1[3]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_shl2_cast_fu_1702_p1[2]),
        .I4(p_0_in3_in__1[3]),
        .O(\p_Result_2_reg_2429[0]_i_12_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_Result_2_reg_2429[0]_i_13 
       (.I0(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I1(p_shl2_cast_fu_1702_p1[7]),
        .I2(p_0_in3_in__1[7]),
        .I3(tmp35_fu_1743_p2[7]),
        .I4(\p_Result_2_reg_2429[0]_i_9_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_13_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_14 
       (.I0(p_0_in3_in__1[6]),
        .I1(tmp35_fu_1743_p2[6]),
        .I2(\tmp_73_reg_2419[6]_i_1_n_0 ),
        .I3(\p_Result_2_reg_2429[0]_i_10_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_14_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_15 
       (.I0(tmp35_fu_1743_p2[5]),
        .I1(\tmp_73_reg_2419[5]_i_1_n_0 ),
        .I2(p_0_in3_in__1[5]),
        .I3(\p_Result_2_reg_2429[0]_i_11_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_16 
       (.I0(\p_Result_2_reg_2429[0]_i_12_n_0 ),
        .I1(tmp35_fu_1743_p2[4]),
        .I2(\tmp_73_reg_2419[4]_i_1_n_0 ),
        .I3(p_0_in3_in__1[4]),
        .O(\p_Result_2_reg_2429[0]_i_16_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    \p_Result_2_reg_2429[0]_i_21 
       (.I0(tmp35_fu_1743_p2[2]),
        .I1(p_shl2_cast_fu_1702_p1[2]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_0_in3_in__1[2]),
        .O(\p_Result_2_reg_2429[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_22 
       (.I0(p_0_in3_in__1[2]),
        .I1(p_shl2_cast_fu_1702_p1[1]),
        .I2(p_shl2_cast_fu_1702_p1[2]),
        .I3(tmp35_fu_1743_p2[2]),
        .O(\p_Result_2_reg_2429[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9696966969696996)) 
    \p_Result_2_reg_2429[0]_i_24 
       (.I0(\p_Result_2_reg_2429[0]_i_21_n_0 ),
        .I1(tmp35_fu_1743_p2[3]),
        .I2(p_shl2_cast_fu_1702_p1[3]),
        .I3(p_shl2_cast_fu_1702_p1[1]),
        .I4(p_shl2_cast_fu_1702_p1[2]),
        .I5(p_0_in3_in__1[3]),
        .O(\p_Result_2_reg_2429[0]_i_24_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT5 #(
    .INIT(32'h99666996)) 
    \p_Result_2_reg_2429[0]_i_25 
       (.I0(tmp35_fu_1743_p2[2]),
        .I1(p_shl2_cast_fu_1702_p1[2]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_0_in3_in__1[2]),
        .I4(tmp35_fu_1743_p2[1]),
        .O(\p_Result_2_reg_2429[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_2_reg_2429[0]_i_26 
       (.I0(p_shl2_cast_fu_1702_p1[1]),
        .I1(tmp35_fu_1743_p2[1]),
        .I2(p_0_in3_in__1[1]),
        .O(\p_Result_2_reg_2429[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_2_reg_2429[0]_i_27 
       (.I0(p_0_in3_in__1[0]),
        .I1(tmp35_fu_1743_p2[0]),
        .O(\p_Result_2_reg_2429[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Result_2_reg_2429[0]_i_29 
       (.I0(src_kernel_win_2_va_1_fu_260[5]),
        .I1(src_kernel_win_2_va_1_fu_260[6]),
        .I2(src_kernel_win_2_va_1_fu_260[7]),
        .I3(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_2_reg_2429[0]_i_3 
       (.I0(p_shl2_cast_fu_1702_p1[7]),
        .I1(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I2(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .I3(tmp35_fu_1743_p2[8]),
        .I4(p_0_in3_in__1[8]),
        .O(\p_Result_2_reg_2429[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \p_Result_2_reg_2429[0]_i_30 
       (.I0(\p_Result_2_reg_2429[0]_i_29_n_0 ),
        .I1(\tmp_74_reg_2424[7]_i_2_n_0 ),
        .I2(src_kernel_win_2_va_6_reg_2354[6]),
        .I3(src_kernel_win_2_va_6_reg_2354[7]),
        .O(\p_Result_2_reg_2429[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Result_2_reg_2429[0]_i_31 
       (.I0(src_kernel_win_2_va_3_fu_268[7]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[7]),
        .I2(src_kernel_win_2_va_7_reg_2360[7]),
        .I3(tmp_144_2_0_cast_fu_1632_p1[8]),
        .O(\p_Result_2_reg_2429[0]_i_31_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_32 
       (.I0(src_kernel_win_2_va_3_fu_268[6]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[6]),
        .I2(src_kernel_win_2_va_7_reg_2360[6]),
        .O(\p_Result_2_reg_2429[0]_i_32_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_33 
       (.I0(src_kernel_win_2_va_3_fu_268[5]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[5]),
        .I2(src_kernel_win_2_va_7_reg_2360[5]),
        .O(\p_Result_2_reg_2429[0]_i_33_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_34 
       (.I0(src_kernel_win_2_va_3_fu_268[4]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[4]),
        .I2(src_kernel_win_2_va_7_reg_2360[4]),
        .O(\p_Result_2_reg_2429[0]_i_34_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_35 
       (.I0(src_kernel_win_2_va_3_fu_268[3]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[3]),
        .I2(src_kernel_win_2_va_7_reg_2360[3]),
        .O(\p_Result_2_reg_2429[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_36 
       (.I0(\p_Result_2_reg_2429[0]_i_32_n_0 ),
        .I1(src_kernel_win_2_va_7_reg_2360[7]),
        .I2(src_kernel_win_2_va_3_fu_268[7]),
        .I3(tmp_144_2_0_cast_fu_1632_p1[7]),
        .O(\p_Result_2_reg_2429[0]_i_36_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_37 
       (.I0(src_kernel_win_2_va_3_fu_268[6]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[6]),
        .I2(src_kernel_win_2_va_7_reg_2360[6]),
        .I3(\p_Result_2_reg_2429[0]_i_33_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_37_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_38 
       (.I0(src_kernel_win_2_va_3_fu_268[5]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[5]),
        .I2(src_kernel_win_2_va_7_reg_2360[5]),
        .I3(\p_Result_2_reg_2429[0]_i_34_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_38_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_39 
       (.I0(src_kernel_win_2_va_3_fu_268[4]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[4]),
        .I2(src_kernel_win_2_va_7_reg_2360[4]),
        .I3(\p_Result_2_reg_2429[0]_i_35_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_39_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_2_reg_2429[0]_i_4 
       (.I0(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I1(p_shl2_cast_fu_1702_p1[7]),
        .I2(p_0_in3_in__1[7]),
        .I3(tmp35_fu_1743_p2[7]),
        .O(\p_Result_2_reg_2429[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02FD)) 
    \p_Result_2_reg_2429[0]_i_40 
       (.I0(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .I1(src_kernel_win_2_va_1_fu_260[5]),
        .I2(src_kernel_win_2_va_1_fu_260[6]),
        .I3(src_kernel_win_2_va_1_fu_260[7]),
        .O(\p_Result_2_reg_2429[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \p_Result_2_reg_2429[0]_i_41 
       (.I0(src_kernel_win_2_va_1_fu_260[5]),
        .I1(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .I2(src_kernel_win_2_va_1_fu_260[6]),
        .O(\p_Result_2_reg_2429[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \p_Result_2_reg_2429[0]_i_42 
       (.I0(src_kernel_win_2_va_1_fu_260[4]),
        .I1(src_kernel_win_2_va_1_fu_260[2]),
        .I2(src_kernel_win_2_va_1_fu_260[0]),
        .I3(src_kernel_win_2_va_1_fu_260[1]),
        .I4(src_kernel_win_2_va_1_fu_260[3]),
        .I5(src_kernel_win_2_va_1_fu_260[5]),
        .O(\p_Result_2_reg_2429[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \p_Result_2_reg_2429[0]_i_43 
       (.I0(src_kernel_win_2_va_1_fu_260[3]),
        .I1(src_kernel_win_2_va_1_fu_260[1]),
        .I2(src_kernel_win_2_va_1_fu_260[0]),
        .I3(src_kernel_win_2_va_1_fu_260[2]),
        .I4(src_kernel_win_2_va_1_fu_260[4]),
        .O(\p_Result_2_reg_2429[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hA9AA5655)) 
    \p_Result_2_reg_2429[0]_i_44 
       (.I0(src_kernel_win_2_va_1_fu_260[7]),
        .I1(src_kernel_win_2_va_1_fu_260[6]),
        .I2(src_kernel_win_2_va_1_fu_260[5]),
        .I3(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .I4(\tmp_74_reg_2424[7]_i_1_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hA65959A6)) 
    \p_Result_2_reg_2429[0]_i_45 
       (.I0(src_kernel_win_2_va_1_fu_260[6]),
        .I1(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .I2(src_kernel_win_2_va_1_fu_260[5]),
        .I3(src_kernel_win_2_va_6_reg_2354[6]),
        .I4(\tmp_74_reg_2424[7]_i_2_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_2_reg_2429[0]_i_46 
       (.I0(src_kernel_win_2_va_1_fu_260[5]),
        .I1(\p_Result_2_reg_2429[0]_i_61_n_0 ),
        .I2(\tmp_74_reg_2424[5]_i_1_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \p_Result_2_reg_2429[0]_i_47 
       (.I0(src_kernel_win_2_va_1_fu_260[4]),
        .I1(src_kernel_win_2_va_1_fu_260[2]),
        .I2(src_kernel_win_2_va_1_fu_260[0]),
        .I3(src_kernel_win_2_va_1_fu_260[1]),
        .I4(src_kernel_win_2_va_1_fu_260[3]),
        .I5(\tmp_74_reg_2424[4]_i_1_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_48 
       (.I0(src_kernel_win_2_va_3_fu_268[2]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[2]),
        .I2(src_kernel_win_2_va_7_reg_2360[2]),
        .O(\p_Result_2_reg_2429[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_2_reg_2429[0]_i_49 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[2]),
        .I1(src_kernel_win_2_va_3_fu_268[2]),
        .I2(src_kernel_win_2_va_7_reg_2360[2]),
        .O(\p_Result_2_reg_2429[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h77777771)) 
    \p_Result_2_reg_2429[0]_i_5 
       (.I0(\p_Result_2_reg_2429_reg[0]_i_17_n_2 ),
        .I1(\p_Result_2_reg_2429_reg[0]_i_18_n_2 ),
        .I2(p_shl2_cast_fu_1702_p1[7]),
        .I3(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I4(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .O(\p_Result_2_reg_2429[0]_i_5_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_50 
       (.I0(src_kernel_win_2_va_3_fu_268[3]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[3]),
        .I2(src_kernel_win_2_va_7_reg_2360[3]),
        .I3(\p_Result_2_reg_2429[0]_i_48_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_50_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Result_2_reg_2429[0]_i_51 
       (.I0(src_kernel_win_2_va_3_fu_268[2]),
        .I1(tmp_144_2_0_cast_fu_1632_p1[2]),
        .I2(src_kernel_win_2_va_7_reg_2360[2]),
        .I3(src_kernel_win_2_va_3_fu_268[1]),
        .I4(src_kernel_win_2_va_7_reg_2360[1]),
        .O(\p_Result_2_reg_2429[0]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_2_reg_2429[0]_i_52 
       (.I0(src_kernel_win_2_va_3_fu_268[1]),
        .I1(src_kernel_win_2_va_7_reg_2360[1]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[1]),
        .O(\p_Result_2_reg_2429[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_2_reg_2429[0]_i_53 
       (.I0(src_kernel_win_2_va_7_reg_2360[0]),
        .I1(src_kernel_win_2_va_3_fu_268[0]),
        .O(\p_Result_2_reg_2429[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \p_Result_2_reg_2429[0]_i_54 
       (.I0(src_kernel_win_2_va_1_fu_260[2]),
        .I1(src_kernel_win_2_va_1_fu_260[0]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_1_fu_260[3]),
        .O(\p_Result_2_reg_2429[0]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \p_Result_2_reg_2429[0]_i_55 
       (.I0(src_kernel_win_2_va_1_fu_260[1]),
        .I1(src_kernel_win_2_va_1_fu_260[0]),
        .I2(src_kernel_win_2_va_1_fu_260[2]),
        .O(\p_Result_2_reg_2429[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_2_reg_2429[0]_i_56 
       (.I0(src_kernel_win_2_va_1_fu_260[0]),
        .I1(src_kernel_win_2_va_1_fu_260[1]),
        .O(\p_Result_2_reg_2429[0]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \p_Result_2_reg_2429[0]_i_57 
       (.I0(src_kernel_win_2_va_1_fu_260[3]),
        .I1(src_kernel_win_2_va_1_fu_260[1]),
        .I2(src_kernel_win_2_va_1_fu_260[0]),
        .I3(src_kernel_win_2_va_1_fu_260[2]),
        .I4(\tmp_74_reg_2424[3]_i_1_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \p_Result_2_reg_2429[0]_i_58 
       (.I0(src_kernel_win_2_va_1_fu_260[2]),
        .I1(src_kernel_win_2_va_1_fu_260[0]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_6_reg_2354[2]),
        .I4(src_kernel_win_2_va_6_reg_2354[0]),
        .I5(src_kernel_win_2_va_6_reg_2354[1]),
        .O(\p_Result_2_reg_2429[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_2_reg_2429[0]_i_59 
       (.I0(src_kernel_win_2_va_1_fu_260[1]),
        .I1(src_kernel_win_2_va_1_fu_260[0]),
        .I2(src_kernel_win_2_va_6_reg_2354[1]),
        .I3(src_kernel_win_2_va_6_reg_2354[0]),
        .O(\p_Result_2_reg_2429[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9999999666666669)) 
    \p_Result_2_reg_2429[0]_i_6 
       (.I0(\p_Result_2_reg_2429[0]_i_3_n_0 ),
        .I1(\p_Result_2_reg_2429_reg[0]_i_17_n_2 ),
        .I2(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .I3(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I4(p_shl2_cast_fu_1702_p1[7]),
        .I5(\p_Result_2_reg_2429_reg[0]_i_18_n_2 ),
        .O(\p_Result_2_reg_2429[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_2_reg_2429[0]_i_60 
       (.I0(src_kernel_win_2_va_1_fu_260[0]),
        .I1(src_kernel_win_2_va_6_reg_2354[0]),
        .O(\p_Result_2_reg_2429[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_Result_2_reg_2429[0]_i_61 
       (.I0(src_kernel_win_2_va_1_fu_260[3]),
        .I1(src_kernel_win_2_va_1_fu_260[1]),
        .I2(src_kernel_win_2_va_1_fu_260[0]),
        .I3(src_kernel_win_2_va_1_fu_260[2]),
        .I4(src_kernel_win_2_va_1_fu_260[4]),
        .O(\p_Result_2_reg_2429[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \p_Result_2_reg_2429[0]_i_7 
       (.I0(p_shl2_cast_fu_1702_p1[7]),
        .I1(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I2(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .I3(\p_Result_2_reg_2429[0]_i_4_n_0 ),
        .I4(tmp35_fu_1743_p2[8]),
        .I5(p_0_in3_in__1[8]),
        .O(\p_Result_2_reg_2429[0]_i_7_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_2_reg_2429[0]_i_9 
       (.I0(p_0_in3_in__1[6]),
        .I1(tmp35_fu_1743_p2[6]),
        .I2(\tmp_73_reg_2419[6]_i_1_n_0 ),
        .O(\p_Result_2_reg_2429[0]_i_9_n_0 ));
  FDRE \p_Result_2_reg_2429_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_Val2_6_fu_1753_p2),
        .Q(p_Result_2_reg_2429),
        .R(1'b0));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_1 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_2_n_0 ),
        .CO({\NLW_p_Result_2_reg_2429_reg[0]_i_1_CO_UNCONNECTED [3:2],\p_Result_2_reg_2429_reg[0]_i_1_n_2 ,\p_Result_2_reg_2429_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Result_2_reg_2429[0]_i_3_n_0 ,\p_Result_2_reg_2429[0]_i_4_n_0 }),
        .O({\NLW_p_Result_2_reg_2429_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_6_fu_1753_p2,p_Val2_6_fu_1753_p2__0}),
        .S({1'b0,\p_Result_2_reg_2429[0]_i_5_n_0 ,\p_Result_2_reg_2429[0]_i_6_n_0 ,\p_Result_2_reg_2429[0]_i_7_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_17 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_20_n_0 ),
        .CO({\NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED [3:2],\p_Result_2_reg_2429_reg[0]_i_17_n_2 ,\NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_2_reg_2429[0]_i_29_n_0 }),
        .O({\NLW_p_Result_2_reg_2429_reg[0]_i_17_O_UNCONNECTED [3:1],tmp35_fu_1743_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_2_reg_2429[0]_i_30_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_18 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_19_n_0 ),
        .CO({\NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED [3:2],\p_Result_2_reg_2429_reg[0]_i_18_n_2 ,\NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_144_2_0_cast_fu_1632_p1[8]}),
        .O({\NLW_p_Result_2_reg_2429_reg[0]_i_18_O_UNCONNECTED [3:1],p_0_in3_in__1[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_2_reg_2429[0]_i_31_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_19 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_23_n_0 ),
        .CO({\p_Result_2_reg_2429_reg[0]_i_19_n_0 ,\p_Result_2_reg_2429_reg[0]_i_19_n_1 ,\p_Result_2_reg_2429_reg[0]_i_19_n_2 ,\p_Result_2_reg_2429_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_32_n_0 ,\p_Result_2_reg_2429[0]_i_33_n_0 ,\p_Result_2_reg_2429[0]_i_34_n_0 ,\p_Result_2_reg_2429[0]_i_35_n_0 }),
        .O(p_0_in3_in__1[7:4]),
        .S({\p_Result_2_reg_2429[0]_i_36_n_0 ,\p_Result_2_reg_2429[0]_i_37_n_0 ,\p_Result_2_reg_2429[0]_i_38_n_0 ,\p_Result_2_reg_2429[0]_i_39_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_2 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_8_n_0 ),
        .CO({\p_Result_2_reg_2429_reg[0]_i_2_n_0 ,\p_Result_2_reg_2429_reg[0]_i_2_n_1 ,\p_Result_2_reg_2429_reg[0]_i_2_n_2 ,\p_Result_2_reg_2429_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_9_n_0 ,\p_Result_2_reg_2429[0]_i_10_n_0 ,\p_Result_2_reg_2429[0]_i_11_n_0 ,\p_Result_2_reg_2429[0]_i_12_n_0 }),
        .O(\NLW_p_Result_2_reg_2429_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_Result_2_reg_2429[0]_i_13_n_0 ,\p_Result_2_reg_2429[0]_i_14_n_0 ,\p_Result_2_reg_2429[0]_i_15_n_0 ,\p_Result_2_reg_2429[0]_i_16_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_20 
       (.CI(\p_Result_2_reg_2429_reg[0]_i_28_n_0 ),
        .CO({\p_Result_2_reg_2429_reg[0]_i_20_n_0 ,\p_Result_2_reg_2429_reg[0]_i_20_n_1 ,\p_Result_2_reg_2429_reg[0]_i_20_n_2 ,\p_Result_2_reg_2429_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_40_n_0 ,\p_Result_2_reg_2429[0]_i_41_n_0 ,\p_Result_2_reg_2429[0]_i_42_n_0 ,\p_Result_2_reg_2429[0]_i_43_n_0 }),
        .O(tmp35_fu_1743_p2[7:4]),
        .S({\p_Result_2_reg_2429[0]_i_44_n_0 ,\p_Result_2_reg_2429[0]_i_45_n_0 ,\p_Result_2_reg_2429[0]_i_46_n_0 ,\p_Result_2_reg_2429[0]_i_47_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\p_Result_2_reg_2429_reg[0]_i_23_n_0 ,\p_Result_2_reg_2429_reg[0]_i_23_n_1 ,\p_Result_2_reg_2429_reg[0]_i_23_n_2 ,\p_Result_2_reg_2429_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_48_n_0 ,\p_Result_2_reg_2429[0]_i_49_n_0 ,tmp_144_2_0_cast_fu_1632_p1[1],src_kernel_win_2_va_7_reg_2360[0]}),
        .O(p_0_in3_in__1[3:0]),
        .S({\p_Result_2_reg_2429[0]_i_50_n_0 ,\p_Result_2_reg_2429[0]_i_51_n_0 ,\p_Result_2_reg_2429[0]_i_52_n_0 ,\p_Result_2_reg_2429[0]_i_53_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\p_Result_2_reg_2429_reg[0]_i_28_n_0 ,\p_Result_2_reg_2429_reg[0]_i_28_n_1 ,\p_Result_2_reg_2429_reg[0]_i_28_n_2 ,\p_Result_2_reg_2429_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_54_n_0 ,\p_Result_2_reg_2429[0]_i_55_n_0 ,\p_Result_2_reg_2429[0]_i_56_n_0 ,src_kernel_win_2_va_1_fu_260[0]}),
        .O(tmp35_fu_1743_p2[3:0]),
        .S({\p_Result_2_reg_2429[0]_i_57_n_0 ,\p_Result_2_reg_2429[0]_i_58_n_0 ,\p_Result_2_reg_2429[0]_i_59_n_0 ,\p_Result_2_reg_2429[0]_i_60_n_0 }));
  CARRY4 \p_Result_2_reg_2429_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\p_Result_2_reg_2429_reg[0]_i_8_n_0 ,\p_Result_2_reg_2429_reg[0]_i_8_n_1 ,\p_Result_2_reg_2429_reg[0]_i_8_n_2 ,\p_Result_2_reg_2429_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_2_reg_2429[0]_i_21_n_0 ,\p_Result_2_reg_2429[0]_i_22_n_0 ,p_0_in3_in__1[1:0]}),
        .O(\NLW_p_Result_2_reg_2429_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\p_Result_2_reg_2429[0]_i_24_n_0 ,\p_Result_2_reg_2429[0]_i_25_n_0 ,\p_Result_2_reg_2429[0]_i_26_n_0 ,\p_Result_2_reg_2429[0]_i_27_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Result_s_reg_2377[0]_i_1 
       (.I0(or_cond_i_reg_2288_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .O(not_i_i1_reg_24140));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_10 
       (.I0(\tmp_56_reg_2367[6]_i_1_n_0 ),
        .I1(tmp23_fu_1381_p2[6]),
        .I2(p_0_in3_in[6]),
        .O(\p_Result_s_reg_2377[0]_i_10_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_11 
       (.I0(tmp23_fu_1381_p2[5]),
        .I1(p_0_in3_in[5]),
        .I2(\tmp_56_reg_2367[5]_i_1_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FE01FE0000)) 
    \p_Result_s_reg_2377[0]_i_12 
       (.I0(p_shl_cast_fu_1340_p1[3]),
        .I1(p_shl_cast_fu_1340_p1[1]),
        .I2(p_shl_cast_fu_1340_p1[2]),
        .I3(p_shl_cast_fu_1340_p1[4]),
        .I4(tmp23_fu_1381_p2[4]),
        .I5(p_0_in3_in[4]),
        .O(\p_Result_s_reg_2377[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBBE2228)) 
    \p_Result_s_reg_2377[0]_i_13 
       (.I0(tmp23_fu_1381_p2[3]),
        .I1(p_shl_cast_fu_1340_p1[3]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_shl_cast_fu_1340_p1[2]),
        .I4(p_0_in3_in[3]),
        .O(\p_Result_s_reg_2377[0]_i_13_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_Result_s_reg_2377[0]_i_14 
       (.I0(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I1(p_shl_cast_fu_1340_p1[7]),
        .I2(tmp23_fu_1381_p2[7]),
        .I3(p_0_in3_in[7]),
        .I4(\p_Result_s_reg_2377[0]_i_10_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_14_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_15 
       (.I0(\tmp_56_reg_2367[6]_i_1_n_0 ),
        .I1(tmp23_fu_1381_p2[6]),
        .I2(p_0_in3_in[6]),
        .I3(\p_Result_s_reg_2377[0]_i_11_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_15_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_16 
       (.I0(tmp23_fu_1381_p2[5]),
        .I1(p_0_in3_in[5]),
        .I2(\tmp_56_reg_2367[5]_i_1_n_0 ),
        .I3(\p_Result_s_reg_2377[0]_i_12_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_17 
       (.I0(\p_Result_s_reg_2377[0]_i_13_n_0 ),
        .I1(tmp23_fu_1381_p2[4]),
        .I2(\tmp_56_reg_2367[4]_i_1_n_0 ),
        .I3(p_0_in3_in[4]),
        .O(\p_Result_s_reg_2377[0]_i_17_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    \p_Result_s_reg_2377[0]_i_22 
       (.I0(tmp23_fu_1381_p2[2]),
        .I1(p_shl_cast_fu_1340_p1[2]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_0_in3_in[2]),
        .O(\p_Result_s_reg_2377[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_23 
       (.I0(p_0_in3_in[2]),
        .I1(p_shl_cast_fu_1340_p1[1]),
        .I2(p_shl_cast_fu_1340_p1[2]),
        .I3(tmp23_fu_1381_p2[2]),
        .O(\p_Result_s_reg_2377[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9696966969696996)) 
    \p_Result_s_reg_2377[0]_i_25 
       (.I0(\p_Result_s_reg_2377[0]_i_22_n_0 ),
        .I1(tmp23_fu_1381_p2[3]),
        .I2(p_shl_cast_fu_1340_p1[3]),
        .I3(p_shl_cast_fu_1340_p1[1]),
        .I4(p_shl_cast_fu_1340_p1[2]),
        .I5(p_0_in3_in[3]),
        .O(\p_Result_s_reg_2377[0]_i_25_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT5 #(
    .INIT(32'h99666996)) 
    \p_Result_s_reg_2377[0]_i_26 
       (.I0(tmp23_fu_1381_p2[2]),
        .I1(p_shl_cast_fu_1340_p1[2]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_0_in3_in[2]),
        .I4(tmp23_fu_1381_p2[1]),
        .O(\p_Result_s_reg_2377[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_s_reg_2377[0]_i_27 
       (.I0(p_shl_cast_fu_1340_p1[1]),
        .I1(tmp23_fu_1381_p2[1]),
        .I2(p_0_in3_in[1]),
        .O(\p_Result_s_reg_2377[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2377[0]_i_28 
       (.I0(p_0_in3_in[0]),
        .I1(tmp23_fu_1381_p2[0]),
        .O(\p_Result_s_reg_2377[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \p_Result_s_reg_2377[0]_i_30 
       (.I0(src_kernel_win_0_va_1_fu_228[5]),
        .I1(src_kernel_win_0_va_1_fu_228[6]),
        .I2(src_kernel_win_0_va_1_fu_228[7]),
        .I3(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \p_Result_s_reg_2377[0]_i_31 
       (.I0(\p_Result_s_reg_2377[0]_i_30_n_0 ),
        .I1(\tmp_58_reg_2372[7]_i_2_n_0 ),
        .I2(src_kernel_win_0_va_4_reg_2328[6]),
        .I3(src_kernel_win_0_va_4_reg_2328[7]),
        .O(\p_Result_s_reg_2377[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Result_s_reg_2377[0]_i_32 
       (.I0(src_kernel_win_0_va_3_fu_236[7]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[7]),
        .I2(src_kernel_win_0_va_5_reg_2334[7]),
        .I3(tmp_144_0_0_cast_fu_1270_p1[8]),
        .O(\p_Result_s_reg_2377[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h02FD)) 
    \p_Result_s_reg_2377[0]_i_33 
       (.I0(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .I1(src_kernel_win_0_va_1_fu_228[5]),
        .I2(src_kernel_win_0_va_1_fu_228[6]),
        .I3(src_kernel_win_0_va_1_fu_228[7]),
        .O(\p_Result_s_reg_2377[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \p_Result_s_reg_2377[0]_i_34 
       (.I0(src_kernel_win_0_va_1_fu_228[5]),
        .I1(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .I2(src_kernel_win_0_va_1_fu_228[6]),
        .O(\p_Result_s_reg_2377[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \p_Result_s_reg_2377[0]_i_35 
       (.I0(src_kernel_win_0_va_1_fu_228[4]),
        .I1(src_kernel_win_0_va_1_fu_228[2]),
        .I2(src_kernel_win_0_va_1_fu_228[0]),
        .I3(src_kernel_win_0_va_1_fu_228[1]),
        .I4(src_kernel_win_0_va_1_fu_228[3]),
        .I5(src_kernel_win_0_va_1_fu_228[5]),
        .O(\p_Result_s_reg_2377[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \p_Result_s_reg_2377[0]_i_36 
       (.I0(src_kernel_win_0_va_1_fu_228[3]),
        .I1(src_kernel_win_0_va_1_fu_228[1]),
        .I2(src_kernel_win_0_va_1_fu_228[0]),
        .I3(src_kernel_win_0_va_1_fu_228[2]),
        .I4(src_kernel_win_0_va_1_fu_228[4]),
        .O(\p_Result_s_reg_2377[0]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hA9AA5655)) 
    \p_Result_s_reg_2377[0]_i_37 
       (.I0(src_kernel_win_0_va_1_fu_228[7]),
        .I1(src_kernel_win_0_va_1_fu_228[6]),
        .I2(src_kernel_win_0_va_1_fu_228[5]),
        .I3(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .I4(\tmp_58_reg_2372[7]_i_1_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hA65959A6)) 
    \p_Result_s_reg_2377[0]_i_38 
       (.I0(src_kernel_win_0_va_1_fu_228[6]),
        .I1(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .I2(src_kernel_win_0_va_1_fu_228[5]),
        .I3(src_kernel_win_0_va_4_reg_2328[6]),
        .I4(\tmp_58_reg_2372[7]_i_2_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Result_s_reg_2377[0]_i_39 
       (.I0(src_kernel_win_0_va_1_fu_228[5]),
        .I1(\p_Result_s_reg_2377[0]_i_62_n_0 ),
        .I2(\tmp_58_reg_2372[5]_i_1_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFF1E1E00)) 
    \p_Result_s_reg_2377[0]_i_4 
       (.I0(p_shl_cast_fu_1340_p1[7]),
        .I1(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I2(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .I3(tmp23_fu_1381_p2[8]),
        .I4(p_0_in3_in[8]),
        .O(\p_Result_s_reg_2377[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \p_Result_s_reg_2377[0]_i_40 
       (.I0(src_kernel_win_0_va_1_fu_228[4]),
        .I1(src_kernel_win_0_va_1_fu_228[2]),
        .I2(src_kernel_win_0_va_1_fu_228[0]),
        .I3(src_kernel_win_0_va_1_fu_228[1]),
        .I4(src_kernel_win_0_va_1_fu_228[3]),
        .I5(\tmp_58_reg_2372[4]_i_1_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_40_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_41 
       (.I0(src_kernel_win_0_va_3_fu_236[6]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[6]),
        .I2(src_kernel_win_0_va_5_reg_2334[6]),
        .O(\p_Result_s_reg_2377[0]_i_41_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_42 
       (.I0(src_kernel_win_0_va_3_fu_236[5]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[5]),
        .I2(src_kernel_win_0_va_5_reg_2334[5]),
        .O(\p_Result_s_reg_2377[0]_i_42_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_43 
       (.I0(src_kernel_win_0_va_3_fu_236[4]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[4]),
        .I2(src_kernel_win_0_va_5_reg_2334[4]),
        .O(\p_Result_s_reg_2377[0]_i_43_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_44 
       (.I0(src_kernel_win_0_va_3_fu_236[3]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[3]),
        .I2(src_kernel_win_0_va_5_reg_2334[3]),
        .O(\p_Result_s_reg_2377[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_45 
       (.I0(\p_Result_s_reg_2377[0]_i_41_n_0 ),
        .I1(src_kernel_win_0_va_5_reg_2334[7]),
        .I2(src_kernel_win_0_va_3_fu_236[7]),
        .I3(tmp_144_0_0_cast_fu_1270_p1[7]),
        .O(\p_Result_s_reg_2377[0]_i_45_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_46 
       (.I0(src_kernel_win_0_va_3_fu_236[6]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[6]),
        .I2(src_kernel_win_0_va_5_reg_2334[6]),
        .I3(\p_Result_s_reg_2377[0]_i_42_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_46_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_47 
       (.I0(src_kernel_win_0_va_3_fu_236[5]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[5]),
        .I2(src_kernel_win_0_va_5_reg_2334[5]),
        .I3(\p_Result_s_reg_2377[0]_i_43_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_47_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_48 
       (.I0(src_kernel_win_0_va_3_fu_236[4]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[4]),
        .I2(src_kernel_win_0_va_5_reg_2334[4]),
        .I3(\p_Result_s_reg_2377[0]_i_44_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_48_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Result_s_reg_2377[0]_i_49 
       (.I0(src_kernel_win_0_va_3_fu_236[2]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[2]),
        .I2(src_kernel_win_0_va_5_reg_2334[2]),
        .O(\p_Result_s_reg_2377[0]_i_49_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'hF660)) 
    \p_Result_s_reg_2377[0]_i_5 
       (.I0(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I1(p_shl_cast_fu_1340_p1[7]),
        .I2(tmp23_fu_1381_p2[7]),
        .I3(p_0_in3_in[7]),
        .O(\p_Result_s_reg_2377[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_s_reg_2377[0]_i_50 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[2]),
        .I1(src_kernel_win_0_va_3_fu_236[2]),
        .I2(src_kernel_win_0_va_5_reg_2334[2]),
        .O(\p_Result_s_reg_2377[0]_i_50_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_51 
       (.I0(src_kernel_win_0_va_3_fu_236[3]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[3]),
        .I2(src_kernel_win_0_va_5_reg_2334[3]),
        .I3(\p_Result_s_reg_2377[0]_i_49_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_51_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \p_Result_s_reg_2377[0]_i_52 
       (.I0(src_kernel_win_0_va_3_fu_236[2]),
        .I1(tmp_144_0_0_cast_fu_1270_p1[2]),
        .I2(src_kernel_win_0_va_5_reg_2334[2]),
        .I3(src_kernel_win_0_va_3_fu_236[1]),
        .I4(src_kernel_win_0_va_5_reg_2334[1]),
        .O(\p_Result_s_reg_2377[0]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Result_s_reg_2377[0]_i_53 
       (.I0(src_kernel_win_0_va_3_fu_236[1]),
        .I1(src_kernel_win_0_va_5_reg_2334[1]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[1]),
        .O(\p_Result_s_reg_2377[0]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2377[0]_i_54 
       (.I0(src_kernel_win_0_va_5_reg_2334[0]),
        .I1(src_kernel_win_0_va_3_fu_236[0]),
        .O(\p_Result_s_reg_2377[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \p_Result_s_reg_2377[0]_i_55 
       (.I0(src_kernel_win_0_va_1_fu_228[2]),
        .I1(src_kernel_win_0_va_1_fu_228[0]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_1_fu_228[3]),
        .O(\p_Result_s_reg_2377[0]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \p_Result_s_reg_2377[0]_i_56 
       (.I0(src_kernel_win_0_va_1_fu_228[1]),
        .I1(src_kernel_win_0_va_1_fu_228[0]),
        .I2(src_kernel_win_0_va_1_fu_228[2]),
        .O(\p_Result_s_reg_2377[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2377[0]_i_57 
       (.I0(src_kernel_win_0_va_1_fu_228[0]),
        .I1(src_kernel_win_0_va_1_fu_228[1]),
        .O(\p_Result_s_reg_2377[0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \p_Result_s_reg_2377[0]_i_58 
       (.I0(src_kernel_win_0_va_1_fu_228[3]),
        .I1(src_kernel_win_0_va_1_fu_228[1]),
        .I2(src_kernel_win_0_va_1_fu_228[0]),
        .I3(src_kernel_win_0_va_1_fu_228[2]),
        .I4(\tmp_58_reg_2372[3]_i_1_n_0 ),
        .O(\p_Result_s_reg_2377[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \p_Result_s_reg_2377[0]_i_59 
       (.I0(src_kernel_win_0_va_1_fu_228[2]),
        .I1(src_kernel_win_0_va_1_fu_228[0]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_4_reg_2328[2]),
        .I4(src_kernel_win_0_va_4_reg_2328[0]),
        .I5(src_kernel_win_0_va_4_reg_2328[1]),
        .O(\p_Result_s_reg_2377[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h77777771)) 
    \p_Result_s_reg_2377[0]_i_6 
       (.I0(\p_Result_s_reg_2377_reg[0]_i_18_n_2 ),
        .I1(\p_Result_s_reg_2377_reg[0]_i_19_n_2 ),
        .I2(p_shl_cast_fu_1340_p1[7]),
        .I3(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I4(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .O(\p_Result_s_reg_2377[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Result_s_reg_2377[0]_i_60 
       (.I0(src_kernel_win_0_va_1_fu_228[1]),
        .I1(src_kernel_win_0_va_1_fu_228[0]),
        .I2(src_kernel_win_0_va_4_reg_2328[1]),
        .I3(src_kernel_win_0_va_4_reg_2328[0]),
        .O(\p_Result_s_reg_2377[0]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_s_reg_2377[0]_i_61 
       (.I0(src_kernel_win_0_va_1_fu_228[0]),
        .I1(src_kernel_win_0_va_4_reg_2328[0]),
        .O(\p_Result_s_reg_2377[0]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_Result_s_reg_2377[0]_i_62 
       (.I0(src_kernel_win_0_va_1_fu_228[3]),
        .I1(src_kernel_win_0_va_1_fu_228[1]),
        .I2(src_kernel_win_0_va_1_fu_228[0]),
        .I3(src_kernel_win_0_va_1_fu_228[2]),
        .I4(src_kernel_win_0_va_1_fu_228[4]),
        .O(\p_Result_s_reg_2377[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h9999999666666669)) 
    \p_Result_s_reg_2377[0]_i_7 
       (.I0(\p_Result_s_reg_2377[0]_i_4_n_0 ),
        .I1(\p_Result_s_reg_2377_reg[0]_i_18_n_2 ),
        .I2(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .I3(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I4(p_shl_cast_fu_1340_p1[7]),
        .I5(\p_Result_s_reg_2377_reg[0]_i_19_n_2 ),
        .O(\p_Result_s_reg_2377[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \p_Result_s_reg_2377[0]_i_8 
       (.I0(p_shl_cast_fu_1340_p1[7]),
        .I1(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I2(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .I3(\p_Result_s_reg_2377[0]_i_5_n_0 ),
        .I4(tmp23_fu_1381_p2[8]),
        .I5(p_0_in3_in[8]),
        .O(\p_Result_s_reg_2377[0]_i_8_n_0 ));
  FDRE \p_Result_s_reg_2377_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_Val2_s_fu_1391_p2),
        .Q(p_Result_s_reg_2377),
        .R(1'b0));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_18 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_20_n_0 ),
        .CO({\NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED [3:2],\p_Result_s_reg_2377_reg[0]_i_18_n_2 ,\NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Result_s_reg_2377[0]_i_30_n_0 }),
        .O({\NLW_p_Result_s_reg_2377_reg[0]_i_18_O_UNCONNECTED [3:1],tmp23_fu_1381_p2[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_s_reg_2377[0]_i_31_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_19 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_21_n_0 ),
        .CO({\NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED [3:2],\p_Result_s_reg_2377_reg[0]_i_19_n_2 ,\NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_144_0_0_cast_fu_1270_p1[8]}),
        .O({\NLW_p_Result_s_reg_2377_reg[0]_i_19_O_UNCONNECTED [3:1],p_0_in3_in[8]}),
        .S({1'b0,1'b0,1'b1,\p_Result_s_reg_2377[0]_i_32_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_2 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_3_n_0 ),
        .CO({\NLW_p_Result_s_reg_2377_reg[0]_i_2_CO_UNCONNECTED [3:2],\p_Result_s_reg_2377_reg[0]_i_2_n_2 ,\p_Result_s_reg_2377_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Result_s_reg_2377[0]_i_4_n_0 ,\p_Result_s_reg_2377[0]_i_5_n_0 }),
        .O({\NLW_p_Result_s_reg_2377_reg[0]_i_2_O_UNCONNECTED [3],p_Val2_s_fu_1391_p2,p_Val2_s_fu_1391_p2__0}),
        .S({1'b0,\p_Result_s_reg_2377[0]_i_6_n_0 ,\p_Result_s_reg_2377[0]_i_7_n_0 ,\p_Result_s_reg_2377[0]_i_8_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_20 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_29_n_0 ),
        .CO({\p_Result_s_reg_2377_reg[0]_i_20_n_0 ,\p_Result_s_reg_2377_reg[0]_i_20_n_1 ,\p_Result_s_reg_2377_reg[0]_i_20_n_2 ,\p_Result_s_reg_2377_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_33_n_0 ,\p_Result_s_reg_2377[0]_i_34_n_0 ,\p_Result_s_reg_2377[0]_i_35_n_0 ,\p_Result_s_reg_2377[0]_i_36_n_0 }),
        .O(tmp23_fu_1381_p2[7:4]),
        .S({\p_Result_s_reg_2377[0]_i_37_n_0 ,\p_Result_s_reg_2377[0]_i_38_n_0 ,\p_Result_s_reg_2377[0]_i_39_n_0 ,\p_Result_s_reg_2377[0]_i_40_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_21 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_24_n_0 ),
        .CO({\p_Result_s_reg_2377_reg[0]_i_21_n_0 ,\p_Result_s_reg_2377_reg[0]_i_21_n_1 ,\p_Result_s_reg_2377_reg[0]_i_21_n_2 ,\p_Result_s_reg_2377_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_41_n_0 ,\p_Result_s_reg_2377[0]_i_42_n_0 ,\p_Result_s_reg_2377[0]_i_43_n_0 ,\p_Result_s_reg_2377[0]_i_44_n_0 }),
        .O(p_0_in3_in[7:4]),
        .S({\p_Result_s_reg_2377[0]_i_45_n_0 ,\p_Result_s_reg_2377[0]_i_46_n_0 ,\p_Result_s_reg_2377[0]_i_47_n_0 ,\p_Result_s_reg_2377[0]_i_48_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\p_Result_s_reg_2377_reg[0]_i_24_n_0 ,\p_Result_s_reg_2377_reg[0]_i_24_n_1 ,\p_Result_s_reg_2377_reg[0]_i_24_n_2 ,\p_Result_s_reg_2377_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_49_n_0 ,\p_Result_s_reg_2377[0]_i_50_n_0 ,tmp_144_0_0_cast_fu_1270_p1[1],src_kernel_win_0_va_5_reg_2334[0]}),
        .O(p_0_in3_in[3:0]),
        .S({\p_Result_s_reg_2377[0]_i_51_n_0 ,\p_Result_s_reg_2377[0]_i_52_n_0 ,\p_Result_s_reg_2377[0]_i_53_n_0 ,\p_Result_s_reg_2377[0]_i_54_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\p_Result_s_reg_2377_reg[0]_i_29_n_0 ,\p_Result_s_reg_2377_reg[0]_i_29_n_1 ,\p_Result_s_reg_2377_reg[0]_i_29_n_2 ,\p_Result_s_reg_2377_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_55_n_0 ,\p_Result_s_reg_2377[0]_i_56_n_0 ,\p_Result_s_reg_2377[0]_i_57_n_0 ,src_kernel_win_0_va_1_fu_228[0]}),
        .O(tmp23_fu_1381_p2[3:0]),
        .S({\p_Result_s_reg_2377[0]_i_58_n_0 ,\p_Result_s_reg_2377[0]_i_59_n_0 ,\p_Result_s_reg_2377[0]_i_60_n_0 ,\p_Result_s_reg_2377[0]_i_61_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_3 
       (.CI(\p_Result_s_reg_2377_reg[0]_i_9_n_0 ),
        .CO({\p_Result_s_reg_2377_reg[0]_i_3_n_0 ,\p_Result_s_reg_2377_reg[0]_i_3_n_1 ,\p_Result_s_reg_2377_reg[0]_i_3_n_2 ,\p_Result_s_reg_2377_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_10_n_0 ,\p_Result_s_reg_2377[0]_i_11_n_0 ,\p_Result_s_reg_2377[0]_i_12_n_0 ,\p_Result_s_reg_2377[0]_i_13_n_0 }),
        .O(\NLW_p_Result_s_reg_2377_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\p_Result_s_reg_2377[0]_i_14_n_0 ,\p_Result_s_reg_2377[0]_i_15_n_0 ,\p_Result_s_reg_2377[0]_i_16_n_0 ,\p_Result_s_reg_2377[0]_i_17_n_0 }));
  CARRY4 \p_Result_s_reg_2377_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\p_Result_s_reg_2377_reg[0]_i_9_n_0 ,\p_Result_s_reg_2377_reg[0]_i_9_n_1 ,\p_Result_s_reg_2377_reg[0]_i_9_n_2 ,\p_Result_s_reg_2377_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Result_s_reg_2377[0]_i_22_n_0 ,\p_Result_s_reg_2377[0]_i_23_n_0 ,p_0_in3_in[1:0]}),
        .O(\NLW_p_Result_s_reg_2377_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\p_Result_s_reg_2377[0]_i_25_n_0 ,\p_Result_s_reg_2377[0]_i_26_n_0 ,\p_Result_s_reg_2377[0]_i_27_n_0 ,\p_Result_s_reg_2377[0]_i_28_n_0 }));
  FDRE \right_border_buf_0_1_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[0]),
        .Q(right_border_buf_0_1_fu_276[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[1]),
        .Q(right_border_buf_0_1_fu_276[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[2]),
        .Q(right_border_buf_0_1_fu_276[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[3]),
        .Q(right_border_buf_0_1_fu_276[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[4]),
        .Q(right_border_buf_0_1_fu_276[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[5]),
        .Q(right_border_buf_0_1_fu_276[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[6]),
        .Q(right_border_buf_0_1_fu_276[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_s_fu_272[7]),
        .Q(right_border_buf_0_1_fu_276[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \right_border_buf_0_2_fu_284[7]_i_1 
       (.I0(\icmp_reg_2202_reg[0]_0 ),
        .I1(or_cond_i_i_reg_2248),
        .I2(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(right_border_buf_0_1_fu_2760));
  FDRE \right_border_buf_0_2_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[0]),
        .Q(right_border_buf_0_2_fu_284[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[1]),
        .Q(right_border_buf_0_2_fu_284[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[2]),
        .Q(right_border_buf_0_2_fu_284[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[3]),
        .Q(right_border_buf_0_2_fu_284[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[4]),
        .Q(right_border_buf_0_2_fu_284[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[5]),
        .Q(right_border_buf_0_2_fu_284[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[6]),
        .Q(right_border_buf_0_2_fu_284[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_1_0_fu_863_p3[7]),
        .Q(right_border_buf_0_2_fu_284[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[0]),
        .Q(right_border_buf_0_3_fu_288[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[1]),
        .Q(right_border_buf_0_3_fu_288[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[2]),
        .Q(right_border_buf_0_3_fu_288[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[3]),
        .Q(right_border_buf_0_3_fu_288[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[4]),
        .Q(right_border_buf_0_3_fu_288[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[5]),
        .Q(right_border_buf_0_3_fu_288[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[6]),
        .Q(right_border_buf_0_3_fu_288[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_2_fu_284[7]),
        .Q(right_border_buf_0_3_fu_288[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[0]),
        .Q(right_border_buf_0_4_fu_296[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[1]),
        .Q(right_border_buf_0_4_fu_296[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[2]),
        .Q(right_border_buf_0_4_fu_296[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[3]),
        .Q(right_border_buf_0_4_fu_296[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[4]),
        .Q(right_border_buf_0_4_fu_296[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[5]),
        .Q(right_border_buf_0_4_fu_296[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[6]),
        .Q(right_border_buf_0_4_fu_296[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_2_0_fu_882_p3[7]),
        .Q(right_border_buf_0_4_fu_296[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[0]),
        .Q(right_border_buf_0_5_fu_300[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[1]),
        .Q(right_border_buf_0_5_fu_300[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[2]),
        .Q(right_border_buf_0_5_fu_300[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[3]),
        .Q(right_border_buf_0_5_fu_300[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[4]),
        .Q(right_border_buf_0_5_fu_300[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[5]),
        .Q(right_border_buf_0_5_fu_300[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[6]),
        .Q(right_border_buf_0_5_fu_300[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_0_4_fu_296[7]),
        .Q(right_border_buf_0_5_fu_300[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[0]),
        .Q(right_border_buf_0_s_fu_272[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[1]),
        .Q(right_border_buf_0_s_fu_272[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[2]),
        .Q(right_border_buf_0_s_fu_272[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[3]),
        .Q(right_border_buf_0_s_fu_272[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[4]),
        .Q(right_border_buf_0_s_fu_272[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[5]),
        .Q(right_border_buf_0_s_fu_272[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[6]),
        .Q(right_border_buf_0_s_fu_272[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_0_val_0_0_fu_844_p3[7]),
        .Q(right_border_buf_0_s_fu_272[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[0]),
        .Q(right_border_buf_1_1_fu_312[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[1]),
        .Q(right_border_buf_1_1_fu_312[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[2]),
        .Q(right_border_buf_1_1_fu_312[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[3]),
        .Q(right_border_buf_1_1_fu_312[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[4]),
        .Q(right_border_buf_1_1_fu_312[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[5]),
        .Q(right_border_buf_1_1_fu_312[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[6]),
        .Q(right_border_buf_1_1_fu_312[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_1_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_s_fu_308[7]),
        .Q(right_border_buf_1_1_fu_312[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[0]),
        .Q(right_border_buf_1_2_fu_320[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[1]),
        .Q(right_border_buf_1_2_fu_320[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[2]),
        .Q(right_border_buf_1_2_fu_320[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[3]),
        .Q(right_border_buf_1_2_fu_320[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[4]),
        .Q(right_border_buf_1_2_fu_320[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[5]),
        .Q(right_border_buf_1_2_fu_320[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[6]),
        .Q(right_border_buf_1_2_fu_320[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_2_fu_320_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_1_0_fu_1013_p3[7]),
        .Q(right_border_buf_1_2_fu_320[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[0]),
        .Q(right_border_buf_1_3_fu_324[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[1]),
        .Q(right_border_buf_1_3_fu_324[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[2]),
        .Q(right_border_buf_1_3_fu_324[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[3]),
        .Q(right_border_buf_1_3_fu_324[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[4]),
        .Q(right_border_buf_1_3_fu_324[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[5]),
        .Q(right_border_buf_1_3_fu_324[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[6]),
        .Q(right_border_buf_1_3_fu_324[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_3_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_2_fu_320[7]),
        .Q(right_border_buf_1_3_fu_324[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[0]),
        .Q(right_border_buf_1_4_fu_332[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[1]),
        .Q(right_border_buf_1_4_fu_332[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[2]),
        .Q(right_border_buf_1_4_fu_332[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[3]),
        .Q(right_border_buf_1_4_fu_332[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[4]),
        .Q(right_border_buf_1_4_fu_332[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[5]),
        .Q(right_border_buf_1_4_fu_332[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[6]),
        .Q(right_border_buf_1_4_fu_332[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_4_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_2_0_fu_1032_p3[7]),
        .Q(right_border_buf_1_4_fu_332[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[0]),
        .Q(right_border_buf_1_5_fu_336[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[1]),
        .Q(right_border_buf_1_5_fu_336[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[2]),
        .Q(right_border_buf_1_5_fu_336[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[3]),
        .Q(right_border_buf_1_5_fu_336[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[4]),
        .Q(right_border_buf_1_5_fu_336[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[5]),
        .Q(right_border_buf_1_5_fu_336[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[6]),
        .Q(right_border_buf_1_5_fu_336[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_5_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_1_4_fu_332[7]),
        .Q(right_border_buf_1_5_fu_336[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[0]),
        .Q(right_border_buf_1_s_fu_308[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[1]),
        .Q(right_border_buf_1_s_fu_308[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[2]),
        .Q(right_border_buf_1_s_fu_308[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[3]),
        .Q(right_border_buf_1_s_fu_308[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[4]),
        .Q(right_border_buf_1_s_fu_308[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[5]),
        .Q(right_border_buf_1_s_fu_308[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[6]),
        .Q(right_border_buf_1_s_fu_308[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_1_val_0_0_fu_994_p3[7]),
        .Q(right_border_buf_1_s_fu_308[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[0]),
        .Q(right_border_buf_2_1_fu_292[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[1]),
        .Q(right_border_buf_2_1_fu_292[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[2]),
        .Q(right_border_buf_2_1_fu_292[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[3]),
        .Q(right_border_buf_2_1_fu_292[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[4]),
        .Q(right_border_buf_2_1_fu_292[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[5]),
        .Q(right_border_buf_2_1_fu_292[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[6]),
        .Q(right_border_buf_2_1_fu_292[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_1_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_2_0_fu_1173_p3[7]),
        .Q(right_border_buf_2_1_fu_292[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[0]),
        .Q(right_border_buf_2_2_fu_304[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[1]),
        .Q(right_border_buf_2_2_fu_304[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[2]),
        .Q(right_border_buf_2_2_fu_304[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[3]),
        .Q(right_border_buf_2_2_fu_304[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[4]),
        .Q(right_border_buf_2_2_fu_304[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[5]),
        .Q(right_border_buf_2_2_fu_304[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[6]),
        .Q(right_border_buf_2_2_fu_304[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_2_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_3_fu_316[7]),
        .Q(right_border_buf_2_2_fu_304[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[0]),
        .Q(right_border_buf_2_3_fu_316[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[1]),
        .Q(right_border_buf_2_3_fu_316[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[2]),
        .Q(right_border_buf_2_3_fu_316[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[3]),
        .Q(right_border_buf_2_3_fu_316[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[4]),
        .Q(right_border_buf_2_3_fu_316[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[5]),
        .Q(right_border_buf_2_3_fu_316[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[6]),
        .Q(right_border_buf_2_3_fu_316[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_3_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_1_0_fu_1154_p3[7]),
        .Q(right_border_buf_2_3_fu_316[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[0]),
        .Q(right_border_buf_2_4_fu_328[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[1]),
        .Q(right_border_buf_2_4_fu_328[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[2]),
        .Q(right_border_buf_2_4_fu_328[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[3]),
        .Q(right_border_buf_2_4_fu_328[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[4]),
        .Q(right_border_buf_2_4_fu_328[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[5]),
        .Q(right_border_buf_2_4_fu_328[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[6]),
        .Q(right_border_buf_2_4_fu_328[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_4_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_5_fu_340[7]),
        .Q(right_border_buf_2_4_fu_328[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[0]),
        .Q(right_border_buf_2_5_fu_340[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[1]),
        .Q(right_border_buf_2_5_fu_340[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[2]),
        .Q(right_border_buf_2_5_fu_340[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[3]),
        .Q(right_border_buf_2_5_fu_340[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[4]),
        .Q(right_border_buf_2_5_fu_340[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[5]),
        .Q(right_border_buf_2_5_fu_340[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[6]),
        .Q(right_border_buf_2_5_fu_340[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_5_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(col_buf_2_val_0_0_fu_1135_p3[7]),
        .Q(right_border_buf_2_5_fu_340[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[0]),
        .Q(right_border_buf_2_s_fu_280[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[1]),
        .Q(right_border_buf_2_s_fu_280[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[2]),
        .Q(right_border_buf_2_s_fu_280[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[3]),
        .Q(right_border_buf_2_s_fu_280[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[4]),
        .Q(right_border_buf_2_s_fu_280[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[5]),
        .Q(right_border_buf_2_s_fu_280[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[6]),
        .Q(right_border_buf_2_s_fu_280[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_2760),
        .D(right_border_buf_2_1_fu_292[7]),
        .Q(right_border_buf_2_s_fu_280[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_8_0_2_t_reg_2232[1]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[0] ),
        .I1(\t_V_reg_553_reg_n_0_[1] ),
        .O(row_assign_8_0_2_t_fu_649_p2));
  FDRE \row_assign_8_0_2_t_reg_2232_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(row_assign_8_0_2_t_fu_649_p2),
        .Q(row_assign_8_0_2_t_reg_2232),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[1]),
        .Q(src_kernel_win_0_va_1_fu_228[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[2]),
        .Q(src_kernel_win_0_va_1_fu_228[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[3]),
        .Q(src_kernel_win_0_va_1_fu_228[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[4]),
        .Q(src_kernel_win_0_va_1_fu_228[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[5]),
        .Q(src_kernel_win_0_va_1_fu_228[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[6]),
        .Q(src_kernel_win_0_va_1_fu_228[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl_cast_fu_1340_p1[7]),
        .Q(src_kernel_win_0_va_1_fu_228[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .Q(src_kernel_win_0_va_1_fu_228[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[0]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[1]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[2]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[3]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[4]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[5]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[6]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_5_reg_2334[7]),
        .Q(tmp_144_0_0_cast_fu_1270_p1[8]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[1]),
        .Q(src_kernel_win_0_va_3_fu_236[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[2]),
        .Q(src_kernel_win_0_va_3_fu_236[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[3]),
        .Q(src_kernel_win_0_va_3_fu_236[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[4]),
        .Q(src_kernel_win_0_va_3_fu_236[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[5]),
        .Q(src_kernel_win_0_va_3_fu_236[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[6]),
        .Q(src_kernel_win_0_va_3_fu_236[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[7]),
        .Q(src_kernel_win_0_va_3_fu_236[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_0_0_cast_fu_1270_p1[8]),
        .Q(src_kernel_win_0_va_3_fu_236[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_0_va_4_reg_2328[7]_i_1 
       (.I0(exitcond461_i_reg_22390),
        .I1(\exitcond461_i_reg_2239_reg_n_0_[0] ),
        .O(src_kernel_win_0_va_4_reg_23280));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[0]),
        .Q(src_kernel_win_0_va_4_reg_2328[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[1]),
        .Q(src_kernel_win_0_va_4_reg_2328[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[2]),
        .Q(src_kernel_win_0_va_4_reg_2328[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[3]),
        .Q(src_kernel_win_0_va_4_reg_2328[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[4]),
        .Q(src_kernel_win_0_va_4_reg_2328[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[5]),
        .Q(src_kernel_win_0_va_4_reg_2328[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[6]),
        .Q(src_kernel_win_0_va_4_reg_2328[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_reg_2328_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_4_fu_939_p3[7]),
        .Q(src_kernel_win_0_va_4_reg_2328[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[0]),
        .Q(src_kernel_win_0_va_5_reg_2334[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[1]),
        .Q(src_kernel_win_0_va_5_reg_2334[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[2]),
        .Q(src_kernel_win_0_va_5_reg_2334[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[3]),
        .Q(src_kernel_win_0_va_5_reg_2334[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[4]),
        .Q(src_kernel_win_0_va_5_reg_2334[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[5]),
        .Q(src_kernel_win_0_va_5_reg_2334[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[6]),
        .Q(src_kernel_win_0_va_5_reg_2334[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_5_reg_2334_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_0_va_5_fu_957_p3[7]),
        .Q(src_kernel_win_0_va_5_reg_2334[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_fu_224[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond461_i_reg_2239_pp0_iter1_reg),
        .O(src_kernel_win_0_va_1_fu_2280));
  FDRE \src_kernel_win_0_va_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[0]),
        .Q(p_shl_cast_fu_1340_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[1]),
        .Q(p_shl_cast_fu_1340_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[2]),
        .Q(p_shl_cast_fu_1340_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[3]),
        .Q(p_shl_cast_fu_1340_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[4]),
        .Q(p_shl_cast_fu_1340_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[5]),
        .Q(p_shl_cast_fu_1340_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[6]),
        .Q(p_shl_cast_fu_1340_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_224_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_0_va_4_reg_2328[7]),
        .Q(\src_kernel_win_0_va_fu_224_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[1]),
        .Q(src_kernel_win_1_va_1_fu_244[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[2]),
        .Q(src_kernel_win_1_va_1_fu_244[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[3]),
        .Q(src_kernel_win_1_va_1_fu_244[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[4]),
        .Q(src_kernel_win_1_va_1_fu_244[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[5]),
        .Q(src_kernel_win_1_va_1_fu_244[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[6]),
        .Q(src_kernel_win_1_va_1_fu_244[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl1_cast_fu_1521_p1[7]),
        .Q(src_kernel_win_1_va_1_fu_244[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_1_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .Q(src_kernel_win_1_va_1_fu_244[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[0]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[1]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[2]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[3]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[4]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[5]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[6]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_2_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_5_reg_2347[7]),
        .Q(tmp_144_1_0_cast_fu_1451_p1[8]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[1]),
        .Q(src_kernel_win_1_va_3_fu_252[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[2]),
        .Q(src_kernel_win_1_va_3_fu_252[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[3]),
        .Q(src_kernel_win_1_va_3_fu_252[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[4]),
        .Q(src_kernel_win_1_va_3_fu_252[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[5]),
        .Q(src_kernel_win_1_va_3_fu_252[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[6]),
        .Q(src_kernel_win_1_va_3_fu_252[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[7]),
        .Q(src_kernel_win_1_va_3_fu_252[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_3_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_1_0_cast_fu_1451_p1[8]),
        .Q(src_kernel_win_1_va_3_fu_252[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[0]),
        .Q(src_kernel_win_1_va_4_reg_2341[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[1]),
        .Q(src_kernel_win_1_va_4_reg_2341[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[2]),
        .Q(src_kernel_win_1_va_4_reg_2341[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[3]),
        .Q(src_kernel_win_1_va_4_reg_2341[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[4]),
        .Q(src_kernel_win_1_va_4_reg_2341[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[5]),
        .Q(src_kernel_win_1_va_4_reg_2341[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[6]),
        .Q(src_kernel_win_1_va_4_reg_2341[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_4_reg_2341_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_4_fu_1089_p3[7]),
        .Q(src_kernel_win_1_va_4_reg_2341[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[0]),
        .Q(src_kernel_win_1_va_5_reg_2347[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[1]),
        .Q(src_kernel_win_1_va_5_reg_2347[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[2]),
        .Q(src_kernel_win_1_va_5_reg_2347[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[3]),
        .Q(src_kernel_win_1_va_5_reg_2347[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[4]),
        .Q(src_kernel_win_1_va_5_reg_2347[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[5]),
        .Q(src_kernel_win_1_va_5_reg_2347[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[6]),
        .Q(src_kernel_win_1_va_5_reg_2347[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_5_reg_2347_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_1_va_5_fu_1107_p3[7]),
        .Q(src_kernel_win_1_va_5_reg_2347[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[0]),
        .Q(p_shl1_cast_fu_1521_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[1]),
        .Q(p_shl1_cast_fu_1521_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[2]),
        .Q(p_shl1_cast_fu_1521_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[3]),
        .Q(p_shl1_cast_fu_1521_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[4]),
        .Q(p_shl1_cast_fu_1521_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[5]),
        .Q(p_shl1_cast_fu_1521_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[6]),
        .Q(p_shl1_cast_fu_1521_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_1_va_4_reg_2341[7]),
        .Q(\src_kernel_win_1_va_fu_240_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[1]),
        .Q(src_kernel_win_2_va_1_fu_260[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[2]),
        .Q(src_kernel_win_2_va_1_fu_260[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[3]),
        .Q(src_kernel_win_2_va_1_fu_260[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[4]),
        .Q(src_kernel_win_2_va_1_fu_260[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[5]),
        .Q(src_kernel_win_2_va_1_fu_260[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[6]),
        .Q(src_kernel_win_2_va_1_fu_260[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(p_shl2_cast_fu_1702_p1[7]),
        .Q(src_kernel_win_2_va_1_fu_260[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_1_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .Q(src_kernel_win_2_va_1_fu_260[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[0]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[1]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[2]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[3]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[4]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[5]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[6]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_2_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_7_reg_2360[7]),
        .Q(tmp_144_2_0_cast_fu_1632_p1[8]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[1]),
        .Q(src_kernel_win_2_va_3_fu_268[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[2]),
        .Q(src_kernel_win_2_va_3_fu_268[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[3]),
        .Q(src_kernel_win_2_va_3_fu_268[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[4]),
        .Q(src_kernel_win_2_va_3_fu_268[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[5]),
        .Q(src_kernel_win_2_va_3_fu_268[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[6]),
        .Q(src_kernel_win_2_va_3_fu_268[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[7]),
        .Q(src_kernel_win_2_va_3_fu_268[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_3_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(tmp_144_2_0_cast_fu_1632_p1[8]),
        .Q(src_kernel_win_2_va_3_fu_268[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[0]),
        .Q(src_kernel_win_2_va_6_reg_2354[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[1]),
        .Q(src_kernel_win_2_va_6_reg_2354[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[2]),
        .Q(src_kernel_win_2_va_6_reg_2354[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[3]),
        .Q(src_kernel_win_2_va_6_reg_2354[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[4]),
        .Q(src_kernel_win_2_va_6_reg_2354[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[5]),
        .Q(src_kernel_win_2_va_6_reg_2354[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[6]),
        .Q(src_kernel_win_2_va_6_reg_2354[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_6_reg_2354_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_6_fu_1221_p3[7]),
        .Q(src_kernel_win_2_va_6_reg_2354[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[0]),
        .Q(src_kernel_win_2_va_7_reg_2360[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[1]),
        .Q(src_kernel_win_2_va_7_reg_2360[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[2]),
        .Q(src_kernel_win_2_va_7_reg_2360[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[3]),
        .Q(src_kernel_win_2_va_7_reg_2360[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[4]),
        .Q(src_kernel_win_2_va_7_reg_2360[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[5]),
        .Q(src_kernel_win_2_va_7_reg_2360[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[6]),
        .Q(src_kernel_win_2_va_7_reg_2360[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_7_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_reg_23280),
        .D(src_kernel_win_2_va_7_fu_1239_p3[7]),
        .Q(src_kernel_win_2_va_7_reg_2360[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[0]),
        .Q(p_shl2_cast_fu_1702_p1[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[1]),
        .Q(p_shl2_cast_fu_1702_p1[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[2]),
        .Q(p_shl2_cast_fu_1702_p1[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[3]),
        .Q(p_shl2_cast_fu_1702_p1[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[4]),
        .Q(p_shl2_cast_fu_1702_p1[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[5]),
        .Q(p_shl2_cast_fu_1702_p1[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[6]),
        .Q(p_shl2_cast_fu_1702_p1[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_2280),
        .D(src_kernel_win_2_va_6_reg_2354[7]),
        .Q(\src_kernel_win_2_va_fu_256_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__3
       (.I0(Filter2D93_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_addSobel_U0_full_n),
        .I3(Filter2D93_U0_ap_start),
        .O(start_once_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_564[1]_i_1 
       (.I0(t_V_2_reg_564_reg__0__0),
        .I1(t_V_2_reg_564_reg__0[1]),
        .O(j_V_fu_665_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_564[2]_i_1 
       (.I0(t_V_2_reg_564_reg__0[2]),
        .I1(t_V_2_reg_564_reg__0[1]),
        .I2(t_V_2_reg_564_reg__0__0),
        .O(\t_V_2_reg_564[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_564[3]_i_1 
       (.I0(t_V_2_reg_564_reg__0[3]),
        .I1(t_V_2_reg_564_reg__0[2]),
        .I2(t_V_2_reg_564_reg__0__0),
        .I3(t_V_2_reg_564_reg__0[1]),
        .O(\t_V_2_reg_564[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_564[4]_i_1 
       (.I0(t_V_2_reg_564_reg__0[4]),
        .I1(t_V_2_reg_564_reg__0[3]),
        .I2(t_V_2_reg_564_reg__0[1]),
        .I3(t_V_2_reg_564_reg__0__0),
        .I4(t_V_2_reg_564_reg__0[2]),
        .O(\t_V_2_reg_564[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_564[5]_i_1 
       (.I0(t_V_2_reg_564_reg__0[5]),
        .I1(t_V_2_reg_564_reg__0[2]),
        .I2(t_V_2_reg_564_reg__0__0),
        .I3(t_V_2_reg_564_reg__0[1]),
        .I4(t_V_2_reg_564_reg__0[3]),
        .I5(t_V_2_reg_564_reg__0[4]),
        .O(j_V_fu_665_p2[5]));
  LUT6 #(
    .INIT(64'hFF0000007F000000)) 
    \t_V_2_reg_564[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I5(exitcond461_i_fu_659_p2),
        .O(t_V_2_reg_564));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_2_reg_564[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond461_i_fu_659_p2),
        .O(t_V_2_reg_5640));
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_564[6]_i_3 
       (.I0(t_V_2_reg_564_reg__0[6]),
        .I1(t_V_2_reg_564_reg__0[5]),
        .I2(\t_V_2_reg_564[6]_i_4_n_0 ),
        .O(j_V_fu_665_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \t_V_2_reg_564[6]_i_4 
       (.I0(t_V_2_reg_564_reg__0[4]),
        .I1(t_V_2_reg_564_reg__0[3]),
        .I2(t_V_2_reg_564_reg__0[1]),
        .I3(t_V_2_reg_564_reg__0__0),
        .I4(t_V_2_reg_564_reg__0[2]),
        .O(\t_V_2_reg_564[6]_i_4_n_0 ));
  FDRE \t_V_2_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(k_buf_2_val_5_U_n_1),
        .Q(t_V_2_reg_564_reg__0__0),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(j_V_fu_665_p2[1]),
        .Q(t_V_2_reg_564_reg__0[1]),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(\t_V_2_reg_564[2]_i_1_n_0 ),
        .Q(t_V_2_reg_564_reg__0[2]),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(\t_V_2_reg_564[3]_i_1_n_0 ),
        .Q(t_V_2_reg_564_reg__0[3]),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(\t_V_2_reg_564[4]_i_1_n_0 ),
        .Q(t_V_2_reg_564_reg__0[4]),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(j_V_fu_665_p2[5]),
        .Q(t_V_2_reg_564_reg__0[5]),
        .R(t_V_2_reg_564));
  FDRE \t_V_2_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_5640),
        .D(j_V_fu_665_p2[6]),
        .Q(t_V_2_reg_564_reg__0[6]),
        .R(t_V_2_reg_564));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_reg_553[6]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_5_reg_542[0]),
        .I2(tmp_5_reg_542[1]),
        .O(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[0]),
        .Q(\t_V_reg_553_reg_n_0_[0] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[1]),
        .Q(\t_V_reg_553_reg_n_0_[1] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[2]),
        .Q(\t_V_reg_553_reg_n_0_[2] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[3]),
        .Q(\t_V_reg_553_reg_n_0_[3] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[4]),
        .Q(\t_V_reg_553_reg_n_0_[4] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[5]),
        .Q(\t_V_reg_553_reg_n_0_[5] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2188[6]),
        .Q(\t_V_reg_553_reg_n_0_[6] ),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \tmp24_reg_2383[3]_i_2 
       (.I0(\tmp24_reg_2383[3]_i_9_n_0 ),
        .I1(src_kernel_win_0_va_3_fu_236[2]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_5_reg_2334[1]),
        .I4(tmp_144_0_0_cast_fu_1270_p1[1]),
        .O(\tmp24_reg_2383[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \tmp24_reg_2383[3]_i_3 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[1]),
        .I1(src_kernel_win_0_va_5_reg_2334[1]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_3_fu_236[2]),
        .I4(\tmp24_reg_2383[3]_i_9_n_0 ),
        .O(\tmp24_reg_2383[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp24_reg_2383[3]_i_4 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[1]),
        .I1(src_kernel_win_0_va_5_reg_2334[1]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_3_fu_236[1]),
        .O(\tmp24_reg_2383[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp24_reg_2383[3]_i_5 
       (.I0(\tmp24_reg_2383[3]_i_2_n_0 ),
        .I1(\tmp24_reg_2383[7]_i_11_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_236[3]),
        .I3(src_kernel_win_0_va_1_fu_228[2]),
        .I4(src_kernel_win_0_va_5_reg_2334[2]),
        .I5(tmp_144_0_0_cast_fu_1270_p1[2]),
        .O(\tmp24_reg_2383[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9699996999696966)) 
    \tmp24_reg_2383[3]_i_6 
       (.I0(\tmp24_reg_2383[3]_i_9_n_0 ),
        .I1(src_kernel_win_0_va_3_fu_236[2]),
        .I2(src_kernel_win_0_va_1_fu_228[1]),
        .I3(src_kernel_win_0_va_5_reg_2334[1]),
        .I4(tmp_144_0_0_cast_fu_1270_p1[1]),
        .I5(src_kernel_win_0_va_3_fu_236[1]),
        .O(\tmp24_reg_2383[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    \tmp24_reg_2383[3]_i_7 
       (.I0(src_kernel_win_0_va_3_fu_236[1]),
        .I1(src_kernel_win_0_va_1_fu_228[1]),
        .I2(src_kernel_win_0_va_5_reg_2334[1]),
        .I3(tmp_144_0_0_cast_fu_1270_p1[1]),
        .I4(src_kernel_win_0_va_1_fu_228[0]),
        .I5(src_kernel_win_0_va_5_reg_2334[0]),
        .O(\tmp24_reg_2383[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp24_reg_2383[3]_i_8 
       (.I0(src_kernel_win_0_va_5_reg_2334[0]),
        .I1(src_kernel_win_0_va_1_fu_228[0]),
        .I2(src_kernel_win_0_va_3_fu_236[0]),
        .O(\tmp24_reg_2383[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp24_reg_2383[3]_i_9 
       (.I0(src_kernel_win_0_va_1_fu_228[2]),
        .I1(src_kernel_win_0_va_5_reg_2334[2]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[2]),
        .O(\tmp24_reg_2383[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp24_reg_2383[7]_i_10 
       (.I0(src_kernel_win_0_va_1_fu_228[4]),
        .I1(src_kernel_win_0_va_5_reg_2334[4]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[4]),
        .O(\tmp24_reg_2383[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp24_reg_2383[7]_i_11 
       (.I0(src_kernel_win_0_va_1_fu_228[3]),
        .I1(src_kernel_win_0_va_5_reg_2334[3]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[3]),
        .O(\tmp24_reg_2383[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp24_reg_2383[7]_i_12 
       (.I0(src_kernel_win_0_va_1_fu_228[5]),
        .I1(src_kernel_win_0_va_5_reg_2334[5]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[5]),
        .O(\tmp24_reg_2383[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp24_reg_2383[7]_i_13 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[7]),
        .I1(src_kernel_win_0_va_5_reg_2334[7]),
        .I2(src_kernel_win_0_va_1_fu_228[7]),
        .I3(src_kernel_win_0_va_3_fu_236[7]),
        .O(\tmp24_reg_2383[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp24_reg_2383[7]_i_14 
       (.I0(src_kernel_win_0_va_1_fu_228[6]),
        .I1(src_kernel_win_0_va_5_reg_2334[6]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[6]),
        .O(\tmp24_reg_2383[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp24_reg_2383[7]_i_2 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[4]),
        .I1(src_kernel_win_0_va_5_reg_2334[4]),
        .I2(src_kernel_win_0_va_1_fu_228[4]),
        .I3(src_kernel_win_0_va_3_fu_236[5]),
        .I4(\tmp24_reg_2383[7]_i_9_n_0 ),
        .O(\tmp24_reg_2383[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp24_reg_2383[7]_i_3 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[3]),
        .I1(src_kernel_win_0_va_5_reg_2334[3]),
        .I2(src_kernel_win_0_va_1_fu_228[3]),
        .I3(src_kernel_win_0_va_3_fu_236[4]),
        .I4(\tmp24_reg_2383[7]_i_10_n_0 ),
        .O(\tmp24_reg_2383[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp24_reg_2383[7]_i_4 
       (.I0(tmp_144_0_0_cast_fu_1270_p1[2]),
        .I1(src_kernel_win_0_va_5_reg_2334[2]),
        .I2(src_kernel_win_0_va_1_fu_228[2]),
        .I3(src_kernel_win_0_va_3_fu_236[3]),
        .I4(\tmp24_reg_2383[7]_i_11_n_0 ),
        .O(\tmp24_reg_2383[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h87E11E871E87781E)) 
    \tmp24_reg_2383[7]_i_5 
       (.I0(src_kernel_win_0_va_3_fu_236[6]),
        .I1(\tmp24_reg_2383[7]_i_12_n_0 ),
        .I2(\tmp24_reg_2383[7]_i_13_n_0 ),
        .I3(src_kernel_win_0_va_1_fu_228[6]),
        .I4(src_kernel_win_0_va_5_reg_2334[6]),
        .I5(tmp_144_0_0_cast_fu_1270_p1[6]),
        .O(\tmp24_reg_2383[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp24_reg_2383[7]_i_6 
       (.I0(\tmp24_reg_2383[7]_i_2_n_0 ),
        .I1(\tmp24_reg_2383[7]_i_14_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_236[6]),
        .I3(src_kernel_win_0_va_1_fu_228[5]),
        .I4(src_kernel_win_0_va_5_reg_2334[5]),
        .I5(tmp_144_0_0_cast_fu_1270_p1[5]),
        .O(\tmp24_reg_2383[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp24_reg_2383[7]_i_7 
       (.I0(\tmp24_reg_2383[7]_i_3_n_0 ),
        .I1(\tmp24_reg_2383[7]_i_9_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_236[5]),
        .I3(src_kernel_win_0_va_1_fu_228[4]),
        .I4(src_kernel_win_0_va_5_reg_2334[4]),
        .I5(tmp_144_0_0_cast_fu_1270_p1[4]),
        .O(\tmp24_reg_2383[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp24_reg_2383[7]_i_8 
       (.I0(\tmp24_reg_2383[7]_i_4_n_0 ),
        .I1(\tmp24_reg_2383[7]_i_10_n_0 ),
        .I2(src_kernel_win_0_va_3_fu_236[4]),
        .I3(src_kernel_win_0_va_1_fu_228[3]),
        .I4(src_kernel_win_0_va_5_reg_2334[3]),
        .I5(tmp_144_0_0_cast_fu_1270_p1[3]),
        .O(\tmp24_reg_2383[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp24_reg_2383[7]_i_9 
       (.I0(src_kernel_win_0_va_1_fu_228[5]),
        .I1(src_kernel_win_0_va_5_reg_2334[5]),
        .I2(tmp_144_0_0_cast_fu_1270_p1[5]),
        .O(\tmp24_reg_2383[7]_i_9_n_0 ));
  FDRE \tmp24_reg_2383_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[0]),
        .Q(tmp24_reg_2383[0]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[1]),
        .Q(tmp24_reg_2383[1]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[2]),
        .Q(tmp24_reg_2383[2]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[3]),
        .Q(tmp24_reg_2383[3]),
        .R(1'b0));
  CARRY4 \tmp24_reg_2383_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp24_reg_2383_reg[3]_i_1_n_0 ,\tmp24_reg_2383_reg[3]_i_1_n_1 ,\tmp24_reg_2383_reg[3]_i_1_n_2 ,\tmp24_reg_2383_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp24_reg_2383[3]_i_2_n_0 ,\tmp24_reg_2383[3]_i_3_n_0 ,\tmp24_reg_2383[3]_i_4_n_0 ,src_kernel_win_0_va_3_fu_236[0]}),
        .O(tmp24_fu_1405_p2[3:0]),
        .S({\tmp24_reg_2383[3]_i_5_n_0 ,\tmp24_reg_2383[3]_i_6_n_0 ,\tmp24_reg_2383[3]_i_7_n_0 ,\tmp24_reg_2383[3]_i_8_n_0 }));
  FDRE \tmp24_reg_2383_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[4]),
        .Q(tmp24_reg_2383[4]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[5]),
        .Q(tmp24_reg_2383[5]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[6]),
        .Q(tmp24_reg_2383[6]),
        .R(1'b0));
  FDRE \tmp24_reg_2383_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp24_fu_1405_p2[7]),
        .Q(tmp24_reg_2383[7]),
        .R(1'b0));
  CARRY4 \tmp24_reg_2383_reg[7]_i_1 
       (.CI(\tmp24_reg_2383_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp24_reg_2383_reg[7]_i_1_CO_UNCONNECTED [3],\tmp24_reg_2383_reg[7]_i_1_n_1 ,\tmp24_reg_2383_reg[7]_i_1_n_2 ,\tmp24_reg_2383_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp24_reg_2383[7]_i_2_n_0 ,\tmp24_reg_2383[7]_i_3_n_0 ,\tmp24_reg_2383[7]_i_4_n_0 }),
        .O(tmp24_fu_1405_p2[7:4]),
        .S({\tmp24_reg_2383[7]_i_5_n_0 ,\tmp24_reg_2383[7]_i_6_n_0 ,\tmp24_reg_2383[7]_i_7_n_0 ,\tmp24_reg_2383[7]_i_8_n_0 }));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \tmp30_reg_2409[3]_i_2 
       (.I0(\tmp30_reg_2409[3]_i_9_n_0 ),
        .I1(src_kernel_win_1_va_3_fu_252[2]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_5_reg_2347[1]),
        .I4(tmp_144_1_0_cast_fu_1451_p1[1]),
        .O(\tmp30_reg_2409[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \tmp30_reg_2409[3]_i_3 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[1]),
        .I1(src_kernel_win_1_va_5_reg_2347[1]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_3_fu_252[2]),
        .I4(\tmp30_reg_2409[3]_i_9_n_0 ),
        .O(\tmp30_reg_2409[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp30_reg_2409[3]_i_4 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[1]),
        .I1(src_kernel_win_1_va_5_reg_2347[1]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_3_fu_252[1]),
        .O(\tmp30_reg_2409[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp30_reg_2409[3]_i_5 
       (.I0(\tmp30_reg_2409[3]_i_2_n_0 ),
        .I1(\tmp30_reg_2409[7]_i_11_n_0 ),
        .I2(src_kernel_win_1_va_3_fu_252[3]),
        .I3(src_kernel_win_1_va_1_fu_244[2]),
        .I4(src_kernel_win_1_va_5_reg_2347[2]),
        .I5(tmp_144_1_0_cast_fu_1451_p1[2]),
        .O(\tmp30_reg_2409[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9699996999696966)) 
    \tmp30_reg_2409[3]_i_6 
       (.I0(\tmp30_reg_2409[3]_i_9_n_0 ),
        .I1(src_kernel_win_1_va_3_fu_252[2]),
        .I2(src_kernel_win_1_va_1_fu_244[1]),
        .I3(src_kernel_win_1_va_5_reg_2347[1]),
        .I4(tmp_144_1_0_cast_fu_1451_p1[1]),
        .I5(src_kernel_win_1_va_3_fu_252[1]),
        .O(\tmp30_reg_2409[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    \tmp30_reg_2409[3]_i_7 
       (.I0(src_kernel_win_1_va_3_fu_252[1]),
        .I1(src_kernel_win_1_va_1_fu_244[1]),
        .I2(src_kernel_win_1_va_5_reg_2347[1]),
        .I3(tmp_144_1_0_cast_fu_1451_p1[1]),
        .I4(src_kernel_win_1_va_1_fu_244[0]),
        .I5(src_kernel_win_1_va_5_reg_2347[0]),
        .O(\tmp30_reg_2409[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp30_reg_2409[3]_i_8 
       (.I0(src_kernel_win_1_va_5_reg_2347[0]),
        .I1(src_kernel_win_1_va_1_fu_244[0]),
        .I2(src_kernel_win_1_va_3_fu_252[0]),
        .O(\tmp30_reg_2409[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp30_reg_2409[3]_i_9 
       (.I0(src_kernel_win_1_va_1_fu_244[2]),
        .I1(src_kernel_win_1_va_5_reg_2347[2]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[2]),
        .O(\tmp30_reg_2409[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp30_reg_2409[7]_i_10 
       (.I0(src_kernel_win_1_va_1_fu_244[4]),
        .I1(src_kernel_win_1_va_5_reg_2347[4]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[4]),
        .O(\tmp30_reg_2409[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp30_reg_2409[7]_i_11 
       (.I0(src_kernel_win_1_va_1_fu_244[3]),
        .I1(src_kernel_win_1_va_5_reg_2347[3]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[3]),
        .O(\tmp30_reg_2409[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp30_reg_2409[7]_i_12 
       (.I0(src_kernel_win_1_va_1_fu_244[5]),
        .I1(src_kernel_win_1_va_5_reg_2347[5]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[5]),
        .O(\tmp30_reg_2409[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp30_reg_2409[7]_i_13 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[7]),
        .I1(src_kernel_win_1_va_5_reg_2347[7]),
        .I2(src_kernel_win_1_va_1_fu_244[7]),
        .I3(src_kernel_win_1_va_3_fu_252[7]),
        .O(\tmp30_reg_2409[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp30_reg_2409[7]_i_14 
       (.I0(src_kernel_win_1_va_1_fu_244[6]),
        .I1(src_kernel_win_1_va_5_reg_2347[6]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[6]),
        .O(\tmp30_reg_2409[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp30_reg_2409[7]_i_2 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[4]),
        .I1(src_kernel_win_1_va_5_reg_2347[4]),
        .I2(src_kernel_win_1_va_1_fu_244[4]),
        .I3(src_kernel_win_1_va_3_fu_252[5]),
        .I4(\tmp30_reg_2409[7]_i_9_n_0 ),
        .O(\tmp30_reg_2409[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp30_reg_2409[7]_i_3 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[3]),
        .I1(src_kernel_win_1_va_5_reg_2347[3]),
        .I2(src_kernel_win_1_va_1_fu_244[3]),
        .I3(src_kernel_win_1_va_3_fu_252[4]),
        .I4(\tmp30_reg_2409[7]_i_10_n_0 ),
        .O(\tmp30_reg_2409[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp30_reg_2409[7]_i_4 
       (.I0(tmp_144_1_0_cast_fu_1451_p1[2]),
        .I1(src_kernel_win_1_va_5_reg_2347[2]),
        .I2(src_kernel_win_1_va_1_fu_244[2]),
        .I3(src_kernel_win_1_va_3_fu_252[3]),
        .I4(\tmp30_reg_2409[7]_i_11_n_0 ),
        .O(\tmp30_reg_2409[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h87E11E871E87781E)) 
    \tmp30_reg_2409[7]_i_5 
       (.I0(src_kernel_win_1_va_3_fu_252[6]),
        .I1(\tmp30_reg_2409[7]_i_12_n_0 ),
        .I2(\tmp30_reg_2409[7]_i_13_n_0 ),
        .I3(src_kernel_win_1_va_1_fu_244[6]),
        .I4(src_kernel_win_1_va_5_reg_2347[6]),
        .I5(tmp_144_1_0_cast_fu_1451_p1[6]),
        .O(\tmp30_reg_2409[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp30_reg_2409[7]_i_6 
       (.I0(\tmp30_reg_2409[7]_i_2_n_0 ),
        .I1(\tmp30_reg_2409[7]_i_14_n_0 ),
        .I2(src_kernel_win_1_va_3_fu_252[6]),
        .I3(src_kernel_win_1_va_1_fu_244[5]),
        .I4(src_kernel_win_1_va_5_reg_2347[5]),
        .I5(tmp_144_1_0_cast_fu_1451_p1[5]),
        .O(\tmp30_reg_2409[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp30_reg_2409[7]_i_7 
       (.I0(\tmp30_reg_2409[7]_i_3_n_0 ),
        .I1(\tmp30_reg_2409[7]_i_9_n_0 ),
        .I2(src_kernel_win_1_va_3_fu_252[5]),
        .I3(src_kernel_win_1_va_1_fu_244[4]),
        .I4(src_kernel_win_1_va_5_reg_2347[4]),
        .I5(tmp_144_1_0_cast_fu_1451_p1[4]),
        .O(\tmp30_reg_2409[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp30_reg_2409[7]_i_8 
       (.I0(\tmp30_reg_2409[7]_i_4_n_0 ),
        .I1(\tmp30_reg_2409[7]_i_10_n_0 ),
        .I2(src_kernel_win_1_va_3_fu_252[4]),
        .I3(src_kernel_win_1_va_1_fu_244[3]),
        .I4(src_kernel_win_1_va_5_reg_2347[3]),
        .I5(tmp_144_1_0_cast_fu_1451_p1[3]),
        .O(\tmp30_reg_2409[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp30_reg_2409[7]_i_9 
       (.I0(src_kernel_win_1_va_1_fu_244[5]),
        .I1(src_kernel_win_1_va_5_reg_2347[5]),
        .I2(tmp_144_1_0_cast_fu_1451_p1[5]),
        .O(\tmp30_reg_2409[7]_i_9_n_0 ));
  FDRE \tmp30_reg_2409_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[0]),
        .Q(tmp30_reg_2409[0]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[1]),
        .Q(tmp30_reg_2409[1]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[2]),
        .Q(tmp30_reg_2409[2]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[3]),
        .Q(tmp30_reg_2409[3]),
        .R(1'b0));
  CARRY4 \tmp30_reg_2409_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp30_reg_2409_reg[3]_i_1_n_0 ,\tmp30_reg_2409_reg[3]_i_1_n_1 ,\tmp30_reg_2409_reg[3]_i_1_n_2 ,\tmp30_reg_2409_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp30_reg_2409[3]_i_2_n_0 ,\tmp30_reg_2409[3]_i_3_n_0 ,\tmp30_reg_2409[3]_i_4_n_0 ,src_kernel_win_1_va_3_fu_252[0]}),
        .O(tmp30_fu_1586_p2[3:0]),
        .S({\tmp30_reg_2409[3]_i_5_n_0 ,\tmp30_reg_2409[3]_i_6_n_0 ,\tmp30_reg_2409[3]_i_7_n_0 ,\tmp30_reg_2409[3]_i_8_n_0 }));
  FDRE \tmp30_reg_2409_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[4]),
        .Q(tmp30_reg_2409[4]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[5]),
        .Q(tmp30_reg_2409[5]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[6]),
        .Q(tmp30_reg_2409[6]),
        .R(1'b0));
  FDRE \tmp30_reg_2409_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp30_fu_1586_p2[7]),
        .Q(tmp30_reg_2409[7]),
        .R(1'b0));
  CARRY4 \tmp30_reg_2409_reg[7]_i_1 
       (.CI(\tmp30_reg_2409_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp30_reg_2409_reg[7]_i_1_CO_UNCONNECTED [3],\tmp30_reg_2409_reg[7]_i_1_n_1 ,\tmp30_reg_2409_reg[7]_i_1_n_2 ,\tmp30_reg_2409_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp30_reg_2409[7]_i_2_n_0 ,\tmp30_reg_2409[7]_i_3_n_0 ,\tmp30_reg_2409[7]_i_4_n_0 }),
        .O(tmp30_fu_1586_p2[7:4]),
        .S({\tmp30_reg_2409[7]_i_5_n_0 ,\tmp30_reg_2409[7]_i_6_n_0 ,\tmp30_reg_2409[7]_i_7_n_0 ,\tmp30_reg_2409[7]_i_8_n_0 }));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \tmp36_reg_2435[3]_i_2 
       (.I0(\tmp36_reg_2435[3]_i_9_n_0 ),
        .I1(src_kernel_win_2_va_3_fu_268[2]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_7_reg_2360[1]),
        .I4(tmp_144_2_0_cast_fu_1632_p1[1]),
        .O(\tmp36_reg_2435[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \tmp36_reg_2435[3]_i_3 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[1]),
        .I1(src_kernel_win_2_va_7_reg_2360[1]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_3_fu_268[2]),
        .I4(\tmp36_reg_2435[3]_i_9_n_0 ),
        .O(\tmp36_reg_2435[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp36_reg_2435[3]_i_4 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[1]),
        .I1(src_kernel_win_2_va_7_reg_2360[1]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_3_fu_268[1]),
        .O(\tmp36_reg_2435[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp36_reg_2435[3]_i_5 
       (.I0(\tmp36_reg_2435[3]_i_2_n_0 ),
        .I1(\tmp36_reg_2435[7]_i_11_n_0 ),
        .I2(src_kernel_win_2_va_3_fu_268[3]),
        .I3(src_kernel_win_2_va_1_fu_260[2]),
        .I4(src_kernel_win_2_va_7_reg_2360[2]),
        .I5(tmp_144_2_0_cast_fu_1632_p1[2]),
        .O(\tmp36_reg_2435[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9699996999696966)) 
    \tmp36_reg_2435[3]_i_6 
       (.I0(\tmp36_reg_2435[3]_i_9_n_0 ),
        .I1(src_kernel_win_2_va_3_fu_268[2]),
        .I2(src_kernel_win_2_va_1_fu_260[1]),
        .I3(src_kernel_win_2_va_7_reg_2360[1]),
        .I4(tmp_144_2_0_cast_fu_1632_p1[1]),
        .I5(src_kernel_win_2_va_3_fu_268[1]),
        .O(\tmp36_reg_2435[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    \tmp36_reg_2435[3]_i_7 
       (.I0(src_kernel_win_2_va_3_fu_268[1]),
        .I1(src_kernel_win_2_va_1_fu_260[1]),
        .I2(src_kernel_win_2_va_7_reg_2360[1]),
        .I3(tmp_144_2_0_cast_fu_1632_p1[1]),
        .I4(src_kernel_win_2_va_1_fu_260[0]),
        .I5(src_kernel_win_2_va_7_reg_2360[0]),
        .O(\tmp36_reg_2435[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp36_reg_2435[3]_i_8 
       (.I0(src_kernel_win_2_va_7_reg_2360[0]),
        .I1(src_kernel_win_2_va_1_fu_260[0]),
        .I2(src_kernel_win_2_va_3_fu_268[0]),
        .O(\tmp36_reg_2435[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp36_reg_2435[3]_i_9 
       (.I0(src_kernel_win_2_va_1_fu_260[2]),
        .I1(src_kernel_win_2_va_7_reg_2360[2]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[2]),
        .O(\tmp36_reg_2435[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp36_reg_2435[7]_i_10 
       (.I0(src_kernel_win_2_va_1_fu_260[4]),
        .I1(src_kernel_win_2_va_7_reg_2360[4]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[4]),
        .O(\tmp36_reg_2435[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp36_reg_2435[7]_i_11 
       (.I0(src_kernel_win_2_va_1_fu_260[3]),
        .I1(src_kernel_win_2_va_7_reg_2360[3]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[3]),
        .O(\tmp36_reg_2435[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp36_reg_2435[7]_i_12 
       (.I0(src_kernel_win_2_va_1_fu_260[5]),
        .I1(src_kernel_win_2_va_7_reg_2360[5]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[5]),
        .O(\tmp36_reg_2435[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp36_reg_2435[7]_i_13 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[7]),
        .I1(src_kernel_win_2_va_7_reg_2360[7]),
        .I2(src_kernel_win_2_va_1_fu_260[7]),
        .I3(src_kernel_win_2_va_3_fu_268[7]),
        .O(\tmp36_reg_2435[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp36_reg_2435[7]_i_14 
       (.I0(src_kernel_win_2_va_1_fu_260[6]),
        .I1(src_kernel_win_2_va_7_reg_2360[6]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[6]),
        .O(\tmp36_reg_2435[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp36_reg_2435[7]_i_2 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[4]),
        .I1(src_kernel_win_2_va_7_reg_2360[4]),
        .I2(src_kernel_win_2_va_1_fu_260[4]),
        .I3(src_kernel_win_2_va_3_fu_268[5]),
        .I4(\tmp36_reg_2435[7]_i_9_n_0 ),
        .O(\tmp36_reg_2435[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp36_reg_2435[7]_i_3 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[3]),
        .I1(src_kernel_win_2_va_7_reg_2360[3]),
        .I2(src_kernel_win_2_va_1_fu_260[3]),
        .I3(src_kernel_win_2_va_3_fu_268[4]),
        .I4(\tmp36_reg_2435[7]_i_10_n_0 ),
        .O(\tmp36_reg_2435[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    \tmp36_reg_2435[7]_i_4 
       (.I0(tmp_144_2_0_cast_fu_1632_p1[2]),
        .I1(src_kernel_win_2_va_7_reg_2360[2]),
        .I2(src_kernel_win_2_va_1_fu_260[2]),
        .I3(src_kernel_win_2_va_3_fu_268[3]),
        .I4(\tmp36_reg_2435[7]_i_11_n_0 ),
        .O(\tmp36_reg_2435[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h87E11E871E87781E)) 
    \tmp36_reg_2435[7]_i_5 
       (.I0(src_kernel_win_2_va_3_fu_268[6]),
        .I1(\tmp36_reg_2435[7]_i_12_n_0 ),
        .I2(\tmp36_reg_2435[7]_i_13_n_0 ),
        .I3(src_kernel_win_2_va_1_fu_260[6]),
        .I4(src_kernel_win_2_va_7_reg_2360[6]),
        .I5(tmp_144_2_0_cast_fu_1632_p1[6]),
        .O(\tmp36_reg_2435[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp36_reg_2435[7]_i_6 
       (.I0(\tmp36_reg_2435[7]_i_2_n_0 ),
        .I1(\tmp36_reg_2435[7]_i_14_n_0 ),
        .I2(src_kernel_win_2_va_3_fu_268[6]),
        .I3(src_kernel_win_2_va_1_fu_260[5]),
        .I4(src_kernel_win_2_va_7_reg_2360[5]),
        .I5(tmp_144_2_0_cast_fu_1632_p1[5]),
        .O(\tmp36_reg_2435[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp36_reg_2435[7]_i_7 
       (.I0(\tmp36_reg_2435[7]_i_3_n_0 ),
        .I1(\tmp36_reg_2435[7]_i_9_n_0 ),
        .I2(src_kernel_win_2_va_3_fu_268[5]),
        .I3(src_kernel_win_2_va_1_fu_260[4]),
        .I4(src_kernel_win_2_va_7_reg_2360[4]),
        .I5(tmp_144_2_0_cast_fu_1632_p1[4]),
        .O(\tmp36_reg_2435[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \tmp36_reg_2435[7]_i_8 
       (.I0(\tmp36_reg_2435[7]_i_4_n_0 ),
        .I1(\tmp36_reg_2435[7]_i_10_n_0 ),
        .I2(src_kernel_win_2_va_3_fu_268[4]),
        .I3(src_kernel_win_2_va_1_fu_260[3]),
        .I4(src_kernel_win_2_va_7_reg_2360[3]),
        .I5(tmp_144_2_0_cast_fu_1632_p1[3]),
        .O(\tmp36_reg_2435[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp36_reg_2435[7]_i_9 
       (.I0(src_kernel_win_2_va_1_fu_260[5]),
        .I1(src_kernel_win_2_va_7_reg_2360[5]),
        .I2(tmp_144_2_0_cast_fu_1632_p1[5]),
        .O(\tmp36_reg_2435[7]_i_9_n_0 ));
  FDRE \tmp36_reg_2435_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[0]),
        .Q(tmp36_reg_2435[0]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[1]),
        .Q(tmp36_reg_2435[1]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[2]),
        .Q(tmp36_reg_2435[2]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[3]),
        .Q(tmp36_reg_2435[3]),
        .R(1'b0));
  CARRY4 \tmp36_reg_2435_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp36_reg_2435_reg[3]_i_1_n_0 ,\tmp36_reg_2435_reg[3]_i_1_n_1 ,\tmp36_reg_2435_reg[3]_i_1_n_2 ,\tmp36_reg_2435_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp36_reg_2435[3]_i_2_n_0 ,\tmp36_reg_2435[3]_i_3_n_0 ,\tmp36_reg_2435[3]_i_4_n_0 ,src_kernel_win_2_va_3_fu_268[0]}),
        .O(tmp36_fu_1767_p2[3:0]),
        .S({\tmp36_reg_2435[3]_i_5_n_0 ,\tmp36_reg_2435[3]_i_6_n_0 ,\tmp36_reg_2435[3]_i_7_n_0 ,\tmp36_reg_2435[3]_i_8_n_0 }));
  FDRE \tmp36_reg_2435_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[4]),
        .Q(tmp36_reg_2435[4]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[5]),
        .Q(tmp36_reg_2435[5]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[6]),
        .Q(tmp36_reg_2435[6]),
        .R(1'b0));
  FDRE \tmp36_reg_2435_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(tmp36_fu_1767_p2[7]),
        .Q(tmp36_reg_2435[7]),
        .R(1'b0));
  CARRY4 \tmp36_reg_2435_reg[7]_i_1 
       (.CI(\tmp36_reg_2435_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp36_reg_2435_reg[7]_i_1_CO_UNCONNECTED [3],\tmp36_reg_2435_reg[7]_i_1_n_1 ,\tmp36_reg_2435_reg[7]_i_1_n_2 ,\tmp36_reg_2435_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp36_reg_2435[7]_i_2_n_0 ,\tmp36_reg_2435[7]_i_3_n_0 ,\tmp36_reg_2435[7]_i_4_n_0 }),
        .O(tmp36_fu_1767_p2[7:4]),
        .S({\tmp36_reg_2435[7]_i_5_n_0 ,\tmp36_reg_2435[7]_i_6_n_0 ,\tmp36_reg_2435[7]_i_7_n_0 ,\tmp36_reg_2435[7]_i_8_n_0 }));
  LUT5 #(
    .INIT(32'h707070F8)) 
    \tmp_102_0_1_reg_2211[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(\tmp_102_0_1_reg_2211_reg_n_0_[0] ),
        .I3(icmp_fu_621_p2),
        .I4(\t_V_reg_553_reg_n_0_[0] ),
        .O(\tmp_102_0_1_reg_2211[0]_i_1_n_0 ));
  FDRE \tmp_102_0_1_reg_2211_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_102_0_1_reg_2211[0]_i_1_n_0 ),
        .Q(\tmp_102_0_1_reg_2211_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7777777F)) 
    \tmp_1_reg_2193[0]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[5] ),
        .I1(\t_V_reg_553_reg_n_0_[6] ),
        .I2(\t_V_reg_553_reg_n_0_[2] ),
        .I3(\t_V_reg_553_reg_n_0_[4] ),
        .I4(\t_V_reg_553_reg_n_0_[3] ),
        .O(tmp_1_fu_599_p2));
  FDRE \tmp_1_reg_2193_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(tmp_1_fu_599_p2),
        .Q(tmp_1_reg_2193),
        .R(1'b0));
  FDRE \tmp_37_reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(\t_V_reg_553_reg_n_0_[0] ),
        .Q(tmp_37_reg_2225[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_2225_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(\t_V_reg_553_reg_n_0_[1] ),
        .Q(tmp_37_reg_2225[1]),
        .R(1'b0));
  FDRE \tmp_49_reg_2252_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(k_buf_2_val_5_U_n_1),
        .Q(tmp_49_reg_2252[0]),
        .R(1'b0));
  FDRE \tmp_49_reg_2252_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_22570),
        .D(addr0[1]),
        .Q(tmp_49_reg_2252[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_56_reg_2367[2]_i_1 
       (.I0(p_shl_cast_fu_1340_p1[1]),
        .I1(p_shl_cast_fu_1340_p1[2]),
        .O(\tmp_56_reg_2367[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_56_reg_2367[3]_i_1 
       (.I0(p_shl_cast_fu_1340_p1[2]),
        .I1(p_shl_cast_fu_1340_p1[1]),
        .I2(p_shl_cast_fu_1340_p1[3]),
        .O(\tmp_56_reg_2367[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_56_reg_2367[4]_i_1 
       (.I0(p_shl_cast_fu_1340_p1[3]),
        .I1(p_shl_cast_fu_1340_p1[1]),
        .I2(p_shl_cast_fu_1340_p1[2]),
        .I3(p_shl_cast_fu_1340_p1[4]),
        .O(\tmp_56_reg_2367[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_56_reg_2367[5]_i_1 
       (.I0(p_shl_cast_fu_1340_p1[4]),
        .I1(p_shl_cast_fu_1340_p1[2]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_shl_cast_fu_1340_p1[3]),
        .I4(p_shl_cast_fu_1340_p1[5]),
        .O(\tmp_56_reg_2367[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_56_reg_2367[6]_i_1 
       (.I0(p_shl_cast_fu_1340_p1[5]),
        .I1(p_shl_cast_fu_1340_p1[3]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_shl_cast_fu_1340_p1[2]),
        .I4(p_shl_cast_fu_1340_p1[4]),
        .I5(p_shl_cast_fu_1340_p1[6]),
        .O(\tmp_56_reg_2367[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_56_reg_2367[7]_i_1 
       (.I0(\tmp_56_reg_2367[7]_i_2_n_0 ),
        .I1(p_shl_cast_fu_1340_p1[7]),
        .O(\tmp_56_reg_2367[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_56_reg_2367[7]_i_2 
       (.I0(p_shl_cast_fu_1340_p1[5]),
        .I1(p_shl_cast_fu_1340_p1[3]),
        .I2(p_shl_cast_fu_1340_p1[1]),
        .I3(p_shl_cast_fu_1340_p1[2]),
        .I4(p_shl_cast_fu_1340_p1[4]),
        .I5(p_shl_cast_fu_1340_p1[6]),
        .O(\tmp_56_reg_2367[7]_i_2_n_0 ));
  FDRE \tmp_56_reg_2367_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_shl_cast_fu_1340_p1[1]),
        .Q(tmp_56_reg_2367[1]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[2]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[2]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[3]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[3]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[4]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[4]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[5]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[5]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[6]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[6]),
        .R(1'b0));
  FDRE \tmp_56_reg_2367_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_56_reg_2367[7]_i_1_n_0 ),
        .Q(tmp_56_reg_2367[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \tmp_58_0_0_not_reg_2197[0]_i_1 
       (.I0(\t_V_reg_553_reg_n_0_[3] ),
        .I1(\t_V_reg_553_reg_n_0_[4] ),
        .I2(\t_V_reg_553_reg_n_0_[2] ),
        .I3(\t_V_reg_553_reg_n_0_[6] ),
        .I4(\t_V_reg_553_reg_n_0_[5] ),
        .O(tmp_58_0_0_not_fu_605_p2));
  FDRE \tmp_58_0_0_not_reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(tmp_58_0_0_not_fu_605_p2),
        .Q(tmp_58_0_0_not_reg_2197),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_58_reg_2372[1]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[0]),
        .I1(src_kernel_win_0_va_4_reg_2328[1]),
        .O(\tmp_58_reg_2372[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_58_reg_2372[2]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[1]),
        .I1(src_kernel_win_0_va_4_reg_2328[0]),
        .I2(src_kernel_win_0_va_4_reg_2328[2]),
        .O(\tmp_58_reg_2372[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_58_reg_2372[3]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[2]),
        .I1(src_kernel_win_0_va_4_reg_2328[0]),
        .I2(src_kernel_win_0_va_4_reg_2328[1]),
        .I3(src_kernel_win_0_va_4_reg_2328[3]),
        .O(\tmp_58_reg_2372[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_58_reg_2372[4]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[3]),
        .I1(src_kernel_win_0_va_4_reg_2328[1]),
        .I2(src_kernel_win_0_va_4_reg_2328[0]),
        .I3(src_kernel_win_0_va_4_reg_2328[2]),
        .I4(src_kernel_win_0_va_4_reg_2328[4]),
        .O(\tmp_58_reg_2372[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_58_reg_2372[5]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[4]),
        .I1(src_kernel_win_0_va_4_reg_2328[2]),
        .I2(src_kernel_win_0_va_4_reg_2328[0]),
        .I3(src_kernel_win_0_va_4_reg_2328[1]),
        .I4(src_kernel_win_0_va_4_reg_2328[3]),
        .I5(src_kernel_win_0_va_4_reg_2328[5]),
        .O(\tmp_58_reg_2372[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_58_reg_2372[6]_i_1 
       (.I0(\tmp_58_reg_2372[7]_i_2_n_0 ),
        .I1(src_kernel_win_0_va_4_reg_2328[6]),
        .O(\tmp_58_reg_2372[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_58_reg_2372[7]_i_1 
       (.I0(src_kernel_win_0_va_4_reg_2328[6]),
        .I1(\tmp_58_reg_2372[7]_i_2_n_0 ),
        .I2(src_kernel_win_0_va_4_reg_2328[7]),
        .O(\tmp_58_reg_2372[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_58_reg_2372[7]_i_2 
       (.I0(src_kernel_win_0_va_4_reg_2328[4]),
        .I1(src_kernel_win_0_va_4_reg_2328[2]),
        .I2(src_kernel_win_0_va_4_reg_2328[0]),
        .I3(src_kernel_win_0_va_4_reg_2328[1]),
        .I4(src_kernel_win_0_va_4_reg_2328[3]),
        .I5(src_kernel_win_0_va_4_reg_2328[5]),
        .O(\tmp_58_reg_2372[7]_i_2_n_0 ));
  FDRE \tmp_58_reg_2372_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(src_kernel_win_0_va_4_reg_2328[0]),
        .Q(tmp_58_reg_2372[0]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[1]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[1]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[2]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[2]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[3]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[3]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[4]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[4]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[5]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[5]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[6]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[6]),
        .R(1'b0));
  FDRE \tmp_58_reg_2372_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_58_reg_2372[7]_i_1_n_0 ),
        .Q(tmp_58_reg_2372[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \tmp_5_reg_542[0]_i_1 
       (.I0(tmp_5_reg_542[0]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_5_reg_542[1]),
        .I3(\tmp_5_reg_542_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_5_reg_542[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_5_reg_542[1]_i_1 
       (.I0(tmp_5_reg_542[1]),
        .I1(tmp_5_reg_542[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\tmp_5_reg_542_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_5_reg_542[1]_i_1_n_0 ));
  FDRE \tmp_5_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_542[0]_i_1_n_0 ),
        .Q(tmp_5_reg_542[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_542[1]_i_1_n_0 ),
        .Q(tmp_5_reg_542[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_2393[2]_i_1 
       (.I0(p_shl1_cast_fu_1521_p1[1]),
        .I1(p_shl1_cast_fu_1521_p1[2]),
        .O(\tmp_65_reg_2393[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_65_reg_2393[3]_i_1 
       (.I0(p_shl1_cast_fu_1521_p1[2]),
        .I1(p_shl1_cast_fu_1521_p1[1]),
        .I2(p_shl1_cast_fu_1521_p1[3]),
        .O(\tmp_65_reg_2393[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_65_reg_2393[4]_i_1 
       (.I0(p_shl1_cast_fu_1521_p1[3]),
        .I1(p_shl1_cast_fu_1521_p1[1]),
        .I2(p_shl1_cast_fu_1521_p1[2]),
        .I3(p_shl1_cast_fu_1521_p1[4]),
        .O(\tmp_65_reg_2393[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_65_reg_2393[5]_i_1 
       (.I0(p_shl1_cast_fu_1521_p1[4]),
        .I1(p_shl1_cast_fu_1521_p1[2]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_shl1_cast_fu_1521_p1[3]),
        .I4(p_shl1_cast_fu_1521_p1[5]),
        .O(\tmp_65_reg_2393[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_65_reg_2393[6]_i_1 
       (.I0(p_shl1_cast_fu_1521_p1[5]),
        .I1(p_shl1_cast_fu_1521_p1[3]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_shl1_cast_fu_1521_p1[2]),
        .I4(p_shl1_cast_fu_1521_p1[4]),
        .I5(p_shl1_cast_fu_1521_p1[6]),
        .O(\tmp_65_reg_2393[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_2393[7]_i_1 
       (.I0(\tmp_65_reg_2393[7]_i_2_n_0 ),
        .I1(p_shl1_cast_fu_1521_p1[7]),
        .O(\tmp_65_reg_2393[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_65_reg_2393[7]_i_2 
       (.I0(p_shl1_cast_fu_1521_p1[5]),
        .I1(p_shl1_cast_fu_1521_p1[3]),
        .I2(p_shl1_cast_fu_1521_p1[1]),
        .I3(p_shl1_cast_fu_1521_p1[2]),
        .I4(p_shl1_cast_fu_1521_p1[4]),
        .I5(p_shl1_cast_fu_1521_p1[6]),
        .O(\tmp_65_reg_2393[7]_i_2_n_0 ));
  FDRE \tmp_65_reg_2393_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_shl1_cast_fu_1521_p1[1]),
        .Q(tmp_65_reg_2393_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[2]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[3]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[4]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[5]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[6]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_65_reg_2393_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_65_reg_2393[7]_i_1_n_0 ),
        .Q(tmp_65_reg_2393_reg__0[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_66_reg_2398[1]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[0]),
        .I1(src_kernel_win_1_va_4_reg_2341[1]),
        .O(\tmp_66_reg_2398[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_66_reg_2398[2]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[1]),
        .I1(src_kernel_win_1_va_4_reg_2341[0]),
        .I2(src_kernel_win_1_va_4_reg_2341[2]),
        .O(\tmp_66_reg_2398[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_66_reg_2398[3]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[2]),
        .I1(src_kernel_win_1_va_4_reg_2341[0]),
        .I2(src_kernel_win_1_va_4_reg_2341[1]),
        .I3(src_kernel_win_1_va_4_reg_2341[3]),
        .O(\tmp_66_reg_2398[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_66_reg_2398[4]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[3]),
        .I1(src_kernel_win_1_va_4_reg_2341[1]),
        .I2(src_kernel_win_1_va_4_reg_2341[0]),
        .I3(src_kernel_win_1_va_4_reg_2341[2]),
        .I4(src_kernel_win_1_va_4_reg_2341[4]),
        .O(\tmp_66_reg_2398[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_66_reg_2398[5]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[4]),
        .I1(src_kernel_win_1_va_4_reg_2341[2]),
        .I2(src_kernel_win_1_va_4_reg_2341[0]),
        .I3(src_kernel_win_1_va_4_reg_2341[1]),
        .I4(src_kernel_win_1_va_4_reg_2341[3]),
        .I5(src_kernel_win_1_va_4_reg_2341[5]),
        .O(\tmp_66_reg_2398[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_66_reg_2398[6]_i_1 
       (.I0(\tmp_66_reg_2398[7]_i_2_n_0 ),
        .I1(src_kernel_win_1_va_4_reg_2341[6]),
        .O(\tmp_66_reg_2398[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_66_reg_2398[7]_i_1 
       (.I0(src_kernel_win_1_va_4_reg_2341[6]),
        .I1(\tmp_66_reg_2398[7]_i_2_n_0 ),
        .I2(src_kernel_win_1_va_4_reg_2341[7]),
        .O(\tmp_66_reg_2398[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_66_reg_2398[7]_i_2 
       (.I0(src_kernel_win_1_va_4_reg_2341[4]),
        .I1(src_kernel_win_1_va_4_reg_2341[2]),
        .I2(src_kernel_win_1_va_4_reg_2341[0]),
        .I3(src_kernel_win_1_va_4_reg_2341[1]),
        .I4(src_kernel_win_1_va_4_reg_2341[3]),
        .I5(src_kernel_win_1_va_4_reg_2341[5]),
        .O(\tmp_66_reg_2398[7]_i_2_n_0 ));
  FDRE \tmp_66_reg_2398_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(src_kernel_win_1_va_4_reg_2341[0]),
        .Q(tmp_66_reg_2398[0]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[1]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[1]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[2]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[2]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[3]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[3]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[4]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[4]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[5]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[5]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[6]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[6]),
        .R(1'b0));
  FDRE \tmp_66_reg_2398_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_66_reg_2398[7]_i_1_n_0 ),
        .Q(tmp_66_reg_2398[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_2419[2]_i_1 
       (.I0(p_shl2_cast_fu_1702_p1[1]),
        .I1(p_shl2_cast_fu_1702_p1[2]),
        .O(\tmp_73_reg_2419[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_73_reg_2419[3]_i_1 
       (.I0(p_shl2_cast_fu_1702_p1[2]),
        .I1(p_shl2_cast_fu_1702_p1[1]),
        .I2(p_shl2_cast_fu_1702_p1[3]),
        .O(\tmp_73_reg_2419[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_73_reg_2419[4]_i_1 
       (.I0(p_shl2_cast_fu_1702_p1[3]),
        .I1(p_shl2_cast_fu_1702_p1[1]),
        .I2(p_shl2_cast_fu_1702_p1[2]),
        .I3(p_shl2_cast_fu_1702_p1[4]),
        .O(\tmp_73_reg_2419[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_73_reg_2419[5]_i_1 
       (.I0(p_shl2_cast_fu_1702_p1[4]),
        .I1(p_shl2_cast_fu_1702_p1[2]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_shl2_cast_fu_1702_p1[3]),
        .I4(p_shl2_cast_fu_1702_p1[5]),
        .O(\tmp_73_reg_2419[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_73_reg_2419[6]_i_1 
       (.I0(p_shl2_cast_fu_1702_p1[5]),
        .I1(p_shl2_cast_fu_1702_p1[3]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_shl2_cast_fu_1702_p1[2]),
        .I4(p_shl2_cast_fu_1702_p1[4]),
        .I5(p_shl2_cast_fu_1702_p1[6]),
        .O(\tmp_73_reg_2419[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_73_reg_2419[7]_i_1 
       (.I0(\tmp_73_reg_2419[7]_i_2_n_0 ),
        .I1(p_shl2_cast_fu_1702_p1[7]),
        .O(\tmp_73_reg_2419[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_73_reg_2419[7]_i_2 
       (.I0(p_shl2_cast_fu_1702_p1[5]),
        .I1(p_shl2_cast_fu_1702_p1[3]),
        .I2(p_shl2_cast_fu_1702_p1[1]),
        .I3(p_shl2_cast_fu_1702_p1[2]),
        .I4(p_shl2_cast_fu_1702_p1[4]),
        .I5(p_shl2_cast_fu_1702_p1[6]),
        .O(\tmp_73_reg_2419[7]_i_2_n_0 ));
  FDRE \tmp_73_reg_2419_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(p_shl2_cast_fu_1702_p1[1]),
        .Q(tmp_73_reg_2419_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[2]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[3]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[4]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[5]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[6]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_73_reg_2419_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_73_reg_2419[7]_i_1_n_0 ),
        .Q(tmp_73_reg_2419_reg__0[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_74_reg_2424[1]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[0]),
        .I1(src_kernel_win_2_va_6_reg_2354[1]),
        .O(\tmp_74_reg_2424[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_74_reg_2424[2]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[1]),
        .I1(src_kernel_win_2_va_6_reg_2354[0]),
        .I2(src_kernel_win_2_va_6_reg_2354[2]),
        .O(\tmp_74_reg_2424[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_74_reg_2424[3]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[2]),
        .I1(src_kernel_win_2_va_6_reg_2354[0]),
        .I2(src_kernel_win_2_va_6_reg_2354[1]),
        .I3(src_kernel_win_2_va_6_reg_2354[3]),
        .O(\tmp_74_reg_2424[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_74_reg_2424[4]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[3]),
        .I1(src_kernel_win_2_va_6_reg_2354[1]),
        .I2(src_kernel_win_2_va_6_reg_2354[0]),
        .I3(src_kernel_win_2_va_6_reg_2354[2]),
        .I4(src_kernel_win_2_va_6_reg_2354[4]),
        .O(\tmp_74_reg_2424[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \tmp_74_reg_2424[5]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[4]),
        .I1(src_kernel_win_2_va_6_reg_2354[2]),
        .I2(src_kernel_win_2_va_6_reg_2354[0]),
        .I3(src_kernel_win_2_va_6_reg_2354[1]),
        .I4(src_kernel_win_2_va_6_reg_2354[3]),
        .I5(src_kernel_win_2_va_6_reg_2354[5]),
        .O(\tmp_74_reg_2424[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_74_reg_2424[6]_i_1 
       (.I0(\tmp_74_reg_2424[7]_i_2_n_0 ),
        .I1(src_kernel_win_2_va_6_reg_2354[6]),
        .O(\tmp_74_reg_2424[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_74_reg_2424[7]_i_1 
       (.I0(src_kernel_win_2_va_6_reg_2354[6]),
        .I1(\tmp_74_reg_2424[7]_i_2_n_0 ),
        .I2(src_kernel_win_2_va_6_reg_2354[7]),
        .O(\tmp_74_reg_2424[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_74_reg_2424[7]_i_2 
       (.I0(src_kernel_win_2_va_6_reg_2354[4]),
        .I1(src_kernel_win_2_va_6_reg_2354[2]),
        .I2(src_kernel_win_2_va_6_reg_2354[0]),
        .I3(src_kernel_win_2_va_6_reg_2354[1]),
        .I4(src_kernel_win_2_va_6_reg_2354[3]),
        .I5(src_kernel_win_2_va_6_reg_2354[5]),
        .O(\tmp_74_reg_2424[7]_i_2_n_0 ));
  FDRE \tmp_74_reg_2424_reg[0] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(src_kernel_win_2_va_6_reg_2354[0]),
        .Q(tmp_74_reg_2424[0]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[1] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[1]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[1]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[2] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[2]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[2]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[3] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[3]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[3]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[4] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[4]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[4]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[5] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[5]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[5]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[6] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[6]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[6]),
        .R(1'b0));
  FDRE \tmp_74_reg_2424_reg[7] 
       (.C(ap_clk),
        .CE(not_i_i1_reg_24140),
        .D(\tmp_74_reg_2424[7]_i_1_n_0 ),
        .Q(tmp_74_reg_2424[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \tmp_8_reg_2215[0]_i_1 
       (.I0(tmp_58_0_0_not_fu_605_p2),
        .I1(\t_V_reg_553_reg_n_0_[3] ),
        .I2(\t_V_reg_553_reg_n_0_[4] ),
        .I3(\t_V_reg_553_reg_n_0_[1] ),
        .I4(\t_V_reg_553_reg_n_0_[0] ),
        .O(tmp_8_fu_639_p2));
  FDRE \tmp_8_reg_2215_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2202[0]_i_1_n_0 ),
        .D(tmp_8_fu_639_p2),
        .Q(tmp_8_reg_2215),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h70F87070)) 
    \tmp_9_reg_2207[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I2(\tmp_9_reg_2207_reg_n_0_[0] ),
        .I3(icmp_fu_621_p2),
        .I4(\t_V_reg_553_reg_n_0_[0] ),
        .O(\tmp_9_reg_2207[0]_i_1_n_0 ));
  FDRE \tmp_9_reg_2207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_2207[0]_i_1_n_0 ),
        .Q(\tmp_9_reg_2207_reg_n_0_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1
   (start_once_reg,
    ap_enable_reg_pp0_iter3_reg_0,
    Filter2D_1_U0_ap_ready,
    Filter2D_1_U0_p_src_data_stream_1_V_read,
    \icmp_reg_2460_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_1,
    q0,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    E,
    ap_enable_reg_pp0_iter3_reg_2,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter3_reg_3,
    internal_full_n_reg_0,
    ap_enable_reg_pp0_iter3_reg_4,
    D,
    \p_Val2_16_reg_2690_reg[5]_0 ,
    \p_Val2_20_reg_2705_reg[5]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Filter2D_1_U0_ap_start,
    start_for_duplicate_U0_full_n,
    \tmp_25_reg_568_reg[1]_0 ,
    dstb_data_stream_1_s_full_n,
    dstb_data_stream_2_s_full_n,
    dstb_data_stream_0_s_full_n,
    dsta_data_stream_2_s_empty_n,
    dsta_data_stream_0_s_empty_n,
    dsta_data_stream_1_s_empty_n,
    p_src_data_stream_0_V_dout,
    d1,
    \q0_reg[7]_4 ,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    p_src_data_stream_2_V_dout,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 );
  output start_once_reg;
  output ap_enable_reg_pp0_iter3_reg_0;
  output Filter2D_1_U0_ap_ready;
  output Filter2D_1_U0_p_src_data_stream_1_V_read;
  output \icmp_reg_2460_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_1;
  output [7:0]q0;
  output [7:0]\q0_reg[7] ;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\q0_reg[7]_1 ;
  output [7:0]\q0_reg[7]_2 ;
  output [7:0]\q0_reg[7]_3 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter3_reg_2;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter3_reg_3;
  output [0:0]internal_full_n_reg_0;
  output ap_enable_reg_pp0_iter3_reg_4;
  output [7:0]D;
  output [7:0]\p_Val2_16_reg_2690_reg[5]_0 ;
  output [7:0]\p_Val2_20_reg_2705_reg[5]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Filter2D_1_U0_ap_start;
  input start_for_duplicate_U0_full_n;
  input \tmp_25_reg_568_reg[1]_0 ;
  input dstb_data_stream_1_s_full_n;
  input dstb_data_stream_2_s_full_n;
  input dstb_data_stream_0_s_full_n;
  input dsta_data_stream_2_s_empty_n;
  input dsta_data_stream_0_s_empty_n;
  input dsta_data_stream_1_s_empty_n;
  input [7:0]p_src_data_stream_0_V_dout;
  input [7:0]d1;
  input [7:0]\q0_reg[7]_4 ;
  input [7:0]p_src_data_stream_1_V_dout;
  input [7:0]\q0_reg[7]_5 ;
  input [7:0]\q0_reg[7]_6 ;
  input [7:0]p_src_data_stream_2_V_dout;
  input [7:0]\q0_reg[7]_7 ;
  input [7:0]\q0_reg[7]_8 ;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_1_U0_ap_ready;
  wire Filter2D_1_U0_ap_start;
  wire Filter2D_1_U0_p_src_data_stream_1_V_read;
  wire \SRL_SIG[0][3]_i_2__0_n_0 ;
  wire \SRL_SIG[0][3]_i_2__1_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][7]_i_3__0_n_0 ;
  wire \SRL_SIG[0][7]_i_3__1_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire [6:1]addr0;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm[4]_i_3__0_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter3_reg_3;
  wire ap_enable_reg_pp0_iter3_reg_4;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_815_p2;
  wire brmerge_reg_2533;
  wire brmerge_reg_25330;
  wire [1:1]col_assign_4_fu_809_p2;
  wire [1:0]col_assign_4_reg_2520;
  wire [7:0]col_buf_0_val_0_0_fu_876_p3;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire [7:0]col_buf_1_val_0_0_fu_1077_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1113_p3;
  wire [7:0]col_buf_2_val_0_0_fu_1269_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1305_p3;
  wire [7:0]d1;
  wire dsta_data_stream_0_s_empty_n;
  wire dsta_data_stream_1_s_empty_n;
  wire dsta_data_stream_2_s_empty_n;
  wire dstb_data_stream_0_s_full_n;
  wire dstb_data_stream_1_s_full_n;
  wire dstb_data_stream_2_s_full_n;
  wire exitcond461_i_fu_691_p2;
  wire exitcond461_i_reg_25070;
  wire \exitcond461_i_reg_2507[0]_i_1_n_0 ;
  wire exitcond461_i_reg_2507_pp0_iter1_reg;
  wire \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond461_i_reg_2507_reg_n_0_[0] ;
  wire [6:0]i_V_fu_619_p2;
  wire [6:0]i_V_reg_2446;
  wire \i_V_reg_2446[6]_i_2_n_0 ;
  wire icmp_fu_647_p2;
  wire \icmp_reg_2460[0]_i_1_n_0 ;
  wire \icmp_reg_2460[0]_i_3_n_0 ;
  wire \icmp_reg_2460[0]_i_4_n_0 ;
  wire \icmp_reg_2460_reg[0]_0 ;
  wire \icmp_reg_2460_reg_n_0_[0] ;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire [6:1]j_V_fu_697_p2;
  wire k_buf_0_val_3_U_n_25;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_U_n_18;
  wire k_buf_0_val_5_U_n_32;
  wire k_buf_1_val_4_U_n_16;
  wire k_buf_2_val_5_U_n_10;
  wire k_buf_2_val_5_U_n_11;
  wire k_buf_2_val_5_U_n_7;
  wire k_buf_2_val_5_U_n_8;
  wire k_buf_2_val_5_U_n_9;
  wire [6:0]k_buf_2_val_5_addr_reg_2598;
  wire or_cond_i_fu_833_p2;
  wire or_cond_i_i_reg_2516;
  wire or_cond_i_reg_2564;
  wire or_cond_i_reg_2564_pp0_iter1_reg;
  wire \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0 ;
  wire or_cond_i_reg_2564_pp0_iter2_reg;
  wire \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0 ;
  wire p_1_in;
  wire [6:0]p_Val2_12_reg_2675;
  wire p_Val2_12_reg_26750;
  wire \p_Val2_12_reg_2675[3]_i_10_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_11_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_12_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_2_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_3_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_4_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_5_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_6_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_7_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_8_n_0 ;
  wire \p_Val2_12_reg_2675[3]_i_9_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_11_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_13_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_15_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_16_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_17_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_18_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_19_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_20_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_21_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_22_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_23_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_24_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_25_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_26_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_27_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_28_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_29_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_2_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_30_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_31_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_32_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_33_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_34_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_35_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_36_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_37_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_38_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_39_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_3_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_4_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_5_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_6_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_7_n_0 ;
  wire \p_Val2_12_reg_2675[6]_i_8_n_0 ;
  wire \p_Val2_12_reg_2675_reg[3]_i_1_n_0 ;
  wire \p_Val2_12_reg_2675_reg[3]_i_1_n_1 ;
  wire \p_Val2_12_reg_2675_reg[3]_i_1_n_2 ;
  wire \p_Val2_12_reg_2675_reg[3]_i_1_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_10_n_1 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_10_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_10_n_6 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_10_n_7 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_0 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_1 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_2 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_4 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_5 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_6 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_12_n_7 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_0 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_1 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_2 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_4 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_5 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_6 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_14_n_7 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_1_n_1 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_1_n_2 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_1_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_0 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_2 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_3 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_5 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_6 ;
  wire \p_Val2_12_reg_2675_reg[6]_i_9_n_7 ;
  wire [21:13]p_Val2_15_fu_1799_p2;
  wire [6:0]p_Val2_16_reg_2690;
  wire \p_Val2_16_reg_2690[3]_i_10_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_11_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_12_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_2_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_3_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_4_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_5_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_6_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_7_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_8_n_0 ;
  wire \p_Val2_16_reg_2690[3]_i_9_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_11_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_13_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_15_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_16_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_17_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_18_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_19_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_20_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_21_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_22_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_23_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_24_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_25_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_26_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_27_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_28_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_29_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_2_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_30_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_31_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_32_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_33_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_34_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_35_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_36_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_37_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_38_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_39_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_3_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_4_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_5_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_6_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_7_n_0 ;
  wire \p_Val2_16_reg_2690[6]_i_8_n_0 ;
  wire \p_Val2_16_reg_2690_reg[3]_i_1_n_0 ;
  wire \p_Val2_16_reg_2690_reg[3]_i_1_n_1 ;
  wire \p_Val2_16_reg_2690_reg[3]_i_1_n_2 ;
  wire \p_Val2_16_reg_2690_reg[3]_i_1_n_3 ;
  wire [7:0]\p_Val2_16_reg_2690_reg[5]_0 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_10_n_1 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_10_n_3 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_10_n_6 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_10_n_7 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_0 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_1 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_2 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_3 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_4 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_5 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_6 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_12_n_7 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_0 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_1 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_2 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_3 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_4 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_5 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_6 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_14_n_7 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_1_n_1 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_1_n_2 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_1_n_3 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_0 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_2 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_3 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_5 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_6 ;
  wire \p_Val2_16_reg_2690_reg[6]_i_9_n_7 ;
  wire [21:13]p_Val2_19_fu_1975_p2;
  wire [6:0]p_Val2_20_reg_2705;
  wire \p_Val2_20_reg_2705[3]_i_10_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_11_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_12_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_2_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_3_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_4_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_5_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_6_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_7_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_8_n_0 ;
  wire \p_Val2_20_reg_2705[3]_i_9_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_11_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_13_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_15_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_16_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_17_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_18_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_19_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_20_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_21_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_22_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_23_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_24_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_25_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_26_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_27_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_28_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_29_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_2_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_30_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_31_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_32_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_33_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_34_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_35_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_36_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_37_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_38_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_39_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_3_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_4_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_5_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_6_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_7_n_0 ;
  wire \p_Val2_20_reg_2705[6]_i_8_n_0 ;
  wire \p_Val2_20_reg_2705_reg[3]_i_1_n_0 ;
  wire \p_Val2_20_reg_2705_reg[3]_i_1_n_1 ;
  wire \p_Val2_20_reg_2705_reg[3]_i_1_n_2 ;
  wire \p_Val2_20_reg_2705_reg[3]_i_1_n_3 ;
  wire [7:0]\p_Val2_20_reg_2705_reg[5]_0 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_10_n_1 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_10_n_3 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_10_n_6 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_10_n_7 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_0 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_1 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_2 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_3 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_4 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_5 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_6 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_12_n_7 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_0 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_1 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_2 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_3 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_4 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_5 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_6 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_14_n_7 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_1_n_1 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_1_n_2 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_1_n_3 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_0 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_2 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_3 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_5 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_6 ;
  wire \p_Val2_20_reg_2705_reg[6]_i_9_n_7 ;
  wire [21:13]p_Val2_s_fu_1623_p2;
  wire [21:21]p_Val2_s_reg_2670;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [7:0]\q0_reg[7]_5 ;
  wire [7:0]\q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [7:0]\q0_reg[7]_8 ;
  wire [7:0]right_border_buf_0_15_fu_302;
  wire right_border_buf_0_15_fu_3020;
  wire [7:0]right_border_buf_0_16_fu_310;
  wire [7:0]right_border_buf_0_17_fu_314;
  wire [7:0]right_border_buf_0_18_fu_322;
  wire [7:0]right_border_buf_0_19_fu_326;
  wire [7:0]right_border_buf_0_s_fu_298;
  wire [7:0]right_border_buf_1_15_fu_338;
  wire [7:0]right_border_buf_1_16_fu_346;
  wire [7:0]right_border_buf_1_17_fu_350;
  wire [7:0]right_border_buf_1_18_fu_358;
  wire [7:0]right_border_buf_1_19_fu_362;
  wire [7:0]right_border_buf_1_s_fu_334;
  wire [7:0]right_border_buf_2_12_fu_318;
  wire [7:0]right_border_buf_2_13_fu_330;
  wire [7:0]right_border_buf_2_14_fu_342;
  wire [7:0]right_border_buf_2_15_fu_354;
  wire [7:0]right_border_buf_2_16_fu_366;
  wire [7:0]right_border_buf_2_s_fu_306;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:1]row_assign_12_0_2_t_fu_681_p2;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ;
  wire [7:0]src_kernel_win_0_va_15_fu_242;
  wire src_kernel_win_0_va_15_fu_2420;
  wire [7:0]src_kernel_win_0_va_17_fu_969_p3;
  wire src_kernel_win_0_va_17_reg_26040;
  wire [7:0]src_kernel_win_0_va_18_fu_987_p3;
  wire [7:0]src_kernel_win_0_va_19_fu_1005_p3;
  wire src_kernel_win_0_va_24_reg_26160;
  wire [7:0]src_kernel_win_1_va_15_fu_266;
  wire [7:0]src_kernel_win_1_va_17_fu_1170_p3;
  wire [7:0]src_kernel_win_1_va_18_fu_1188_p3;
  wire [7:0]src_kernel_win_1_va_19_fu_1206_p3;
  wire [7:0]src_kernel_win_2_va_15_fu_290;
  wire [7:0]src_kernel_win_2_va_20_fu_1353_p3;
  wire [7:0]src_kernel_win_2_va_21_fu_1371_p3;
  wire [7:0]src_kernel_win_2_va_22_fu_1389_p3;
  wire start_for_duplicate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_0;
  wire t_V_3_reg_590;
  wire t_V_3_reg_5900;
  wire \t_V_3_reg_590[2]_i_1_n_0 ;
  wire \t_V_3_reg_590[3]_i_1_n_0 ;
  wire \t_V_3_reg_590[4]_i_1_n_0 ;
  wire \t_V_3_reg_590[6]_i_4_n_0 ;
  wire [0:0]t_V_3_reg_590_reg__0;
  wire [6:1]t_V_3_reg_590_reg__1;
  wire \t_V_reg_579_reg_n_0_[0] ;
  wire \t_V_reg_579_reg_n_0_[1] ;
  wire \t_V_reg_579_reg_n_0_[2] ;
  wire \t_V_reg_579_reg_n_0_[3] ;
  wire \t_V_reg_579_reg_n_0_[4] ;
  wire \t_V_reg_579_reg_n_0_[5] ;
  wire \t_V_reg_579_reg_n_0_[6] ;
  wire [18:10]tmp40_cast_fu_1494_p1;
  wire [18:10]tmp40_fu_1042_p2;
  wire \tmp40_reg_2621[18]_i_3_n_0 ;
  wire [18:10]tmp48_fu_1243_p2;
  wire [8:0]tmp48_reg_2643_reg__0;
  wire [18:10]tmp56_fu_1426_p2;
  wire [8:0]tmp56_reg_2665_reg__0;
  wire tmp_199_0_0_not_fu_631_p2;
  wire tmp_199_0_0_not_reg_2455;
  wire \tmp_243_0_1_reg_2469[0]_i_1_n_0 ;
  wire \tmp_243_0_1_reg_2469_reg_n_0_[0] ;
  wire [1:0]tmp_25_reg_568;
  wire \tmp_25_reg_568[0]_i_1_n_0 ;
  wire \tmp_25_reg_568[1]_i_1_n_0 ;
  wire \tmp_25_reg_568_reg[1]_0 ;
  wire [18:11]tmp_285_0_0_1_cast_fu_1490_p1;
  wire [17:10]tmp_285_0_0_cast_ca_fu_1026_p1;
  wire [19:12]tmp_285_0_1_1_cast_c_fu_1537_p1;
  wire [18:11]tmp_285_0_1_2_cast_c_fu_1548_p1;
  wire [18:11]tmp_285_0_1_cast_fu_1515_p1;
  wire [18:11]tmp_285_0_2_1_cast_c_fu_1572_p1;
  wire [17:10]tmp_285_0_2_2_cast_c_fu_1583_p1;
  wire [17:10]tmp_285_0_2_cast_ca_fu_1560_p1;
  wire [18:11]tmp_285_1_0_1_cast_fu_1666_p1;
  wire [17:10]tmp_285_1_0_cast_ca_fu_1227_p1;
  wire [19:12]tmp_285_1_1_1_cast_c_fu_1713_p1;
  wire [18:11]tmp_285_1_1_2_cast_c_fu_1724_p1;
  wire [18:11]tmp_285_1_1_cast_fu_1691_p1;
  wire [18:11]tmp_285_1_2_1_cast_c_fu_1748_p1;
  wire [17:10]tmp_285_1_2_2_cast_c_fu_1759_p1;
  wire [17:10]tmp_285_1_2_cast_ca_fu_1736_p1;
  wire [18:11]tmp_285_2_0_1_cast_fu_1842_p1;
  wire [17:10]tmp_285_2_0_cast_ca_fu_1410_p1;
  wire [19:12]tmp_285_2_1_1_cast_c_fu_1889_p1;
  wire [18:11]tmp_285_2_1_2_cast_c_fu_1900_p1;
  wire [18:11]tmp_285_2_1_cast_fu_1867_p1;
  wire [18:11]tmp_285_2_2_1_cast_c_fu_1924_p1;
  wire [17:10]tmp_285_2_2_2_cast_c_fu_1935_p1;
  wire [17:10]tmp_285_2_2_cast_ca_fu_1912_p1;
  wire tmp_29_fu_625_p2;
  wire tmp_29_reg_2451;
  wire \tmp_31_reg_2465[0]_i_1_n_0 ;
  wire \tmp_31_reg_2465_reg_n_0_[0] ;
  wire tmp_32_fu_665_p2;
  wire tmp_32_reg_2473;
  wire [1:1]tmp_77_reg_2486;
  wire tmp_84_reg_2680;
  wire \tmp_84_reg_2680[0]_i_11_n_0 ;
  wire \tmp_84_reg_2680[0]_i_12_n_0 ;
  wire \tmp_84_reg_2680[0]_i_13_n_0 ;
  wire \tmp_84_reg_2680[0]_i_14_n_0 ;
  wire \tmp_84_reg_2680[0]_i_15_n_0 ;
  wire \tmp_84_reg_2680[0]_i_16_n_0 ;
  wire \tmp_84_reg_2680[0]_i_17_n_0 ;
  wire \tmp_84_reg_2680[0]_i_18_n_0 ;
  wire \tmp_84_reg_2680[0]_i_19_n_0 ;
  wire \tmp_84_reg_2680[0]_i_3_n_0 ;
  wire \tmp_84_reg_2680[0]_i_4_n_0 ;
  wire \tmp_84_reg_2680[0]_i_6_n_0 ;
  wire \tmp_84_reg_2680[0]_i_7_n_0 ;
  wire \tmp_84_reg_2680[0]_i_8_n_0 ;
  wire \tmp_84_reg_2680[0]_i_9_n_0 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_0 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_1 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_2 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_3 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_4 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_5 ;
  wire \tmp_84_reg_2680_reg[0]_i_10_n_6 ;
  wire \tmp_84_reg_2680_reg[0]_i_2_n_0 ;
  wire \tmp_84_reg_2680_reg[0]_i_2_n_1 ;
  wire \tmp_84_reg_2680_reg[0]_i_2_n_2 ;
  wire \tmp_84_reg_2680_reg[0]_i_2_n_3 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_0 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_1 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_2 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_3 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_4 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_5 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_6 ;
  wire \tmp_84_reg_2680_reg[0]_i_5_n_7 ;
  wire tmp_90_reg_2695;
  wire \tmp_90_reg_2695[0]_i_10_n_0 ;
  wire \tmp_90_reg_2695[0]_i_11_n_0 ;
  wire \tmp_90_reg_2695[0]_i_12_n_0 ;
  wire \tmp_90_reg_2695[0]_i_13_n_0 ;
  wire \tmp_90_reg_2695[0]_i_14_n_0 ;
  wire \tmp_90_reg_2695[0]_i_15_n_0 ;
  wire \tmp_90_reg_2695[0]_i_16_n_0 ;
  wire \tmp_90_reg_2695[0]_i_17_n_0 ;
  wire \tmp_90_reg_2695[0]_i_18_n_0 ;
  wire \tmp_90_reg_2695[0]_i_2_n_0 ;
  wire \tmp_90_reg_2695[0]_i_3_n_0 ;
  wire \tmp_90_reg_2695[0]_i_5_n_0 ;
  wire \tmp_90_reg_2695[0]_i_6_n_0 ;
  wire \tmp_90_reg_2695[0]_i_7_n_0 ;
  wire \tmp_90_reg_2695[0]_i_8_n_0 ;
  wire \tmp_90_reg_2695_reg[0]_i_1_n_0 ;
  wire \tmp_90_reg_2695_reg[0]_i_1_n_1 ;
  wire \tmp_90_reg_2695_reg[0]_i_1_n_2 ;
  wire \tmp_90_reg_2695_reg[0]_i_1_n_3 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_0 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_1 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_2 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_3 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_4 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_5 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_6 ;
  wire \tmp_90_reg_2695_reg[0]_i_4_n_7 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_0 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_1 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_2 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_3 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_4 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_5 ;
  wire \tmp_90_reg_2695_reg[0]_i_9_n_6 ;
  wire tmp_91_fu_2123_p3;
  wire tmp_96_reg_2710;
  wire \tmp_96_reg_2710[0]_i_10_n_0 ;
  wire \tmp_96_reg_2710[0]_i_11_n_0 ;
  wire \tmp_96_reg_2710[0]_i_12_n_0 ;
  wire \tmp_96_reg_2710[0]_i_13_n_0 ;
  wire \tmp_96_reg_2710[0]_i_14_n_0 ;
  wire \tmp_96_reg_2710[0]_i_15_n_0 ;
  wire \tmp_96_reg_2710[0]_i_16_n_0 ;
  wire \tmp_96_reg_2710[0]_i_17_n_0 ;
  wire \tmp_96_reg_2710[0]_i_18_n_0 ;
  wire \tmp_96_reg_2710[0]_i_2_n_0 ;
  wire \tmp_96_reg_2710[0]_i_3_n_0 ;
  wire \tmp_96_reg_2710[0]_i_5_n_0 ;
  wire \tmp_96_reg_2710[0]_i_6_n_0 ;
  wire \tmp_96_reg_2710[0]_i_7_n_0 ;
  wire \tmp_96_reg_2710[0]_i_8_n_0 ;
  wire \tmp_96_reg_2710_reg[0]_i_1_n_0 ;
  wire \tmp_96_reg_2710_reg[0]_i_1_n_1 ;
  wire \tmp_96_reg_2710_reg[0]_i_1_n_2 ;
  wire \tmp_96_reg_2710_reg[0]_i_1_n_3 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_0 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_1 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_2 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_3 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_4 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_5 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_6 ;
  wire \tmp_96_reg_2710_reg[0]_i_4_n_7 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_0 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_1 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_2 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_3 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_4 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_5 ;
  wire \tmp_96_reg_2710_reg[0]_i_9_n_6 ;
  wire tmp_97_fu_2167_p3;
  wire [3:3]\NLW_p_Val2_12_reg_2675_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_12_reg_2675_reg[6]_i_10_O_UNCONNECTED ;
  wire [2:2]\NLW_p_Val2_12_reg_2675_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_12_reg_2675_reg[6]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_16_reg_2690_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_16_reg_2690_reg[6]_i_10_O_UNCONNECTED ;
  wire [2:2]\NLW_p_Val2_16_reg_2690_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_16_reg_2690_reg[6]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_reg_2705_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_20_reg_2705_reg[6]_i_10_O_UNCONNECTED ;
  wire [2:2]\NLW_p_Val2_20_reg_2705_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_reg_2705_reg[6]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_84_reg_2680_reg[0]_i_10_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_84_reg_2680_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_90_reg_2695_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_90_reg_2695_reg[0]_i_9_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_96_reg_2710_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_96_reg_2710_reg[0]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hD5AA55AA55AA55AA)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_84_reg_2680),
        .I1(\SRL_SIG[0][3]_i_2_n_0 ),
        .I2(p_Val2_12_reg_2675[1]),
        .I3(p_Val2_12_reg_2675[0]),
        .I4(p_Val2_12_reg_2675[3]),
        .I5(p_Val2_12_reg_2675[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD5AA55AA55AA55AA)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(tmp_90_reg_2695),
        .I1(\SRL_SIG[0][3]_i_2__0_n_0 ),
        .I2(p_Val2_16_reg_2690[1]),
        .I3(p_Val2_16_reg_2690[0]),
        .I4(p_Val2_16_reg_2690[3]),
        .I5(p_Val2_16_reg_2690[2]),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'hD5AA55AA55AA55AA)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(tmp_96_reg_2710),
        .I1(\SRL_SIG[0][3]_i_2__1_n_0 ),
        .I2(p_Val2_20_reg_2705[1]),
        .I3(p_Val2_20_reg_2705[0]),
        .I4(p_Val2_20_reg_2705[3]),
        .I5(p_Val2_20_reg_2705[2]),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [0]));
  LUT6 #(
    .INIT(64'hD555AAAAAAAAAAAA)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(p_Val2_12_reg_2675[1]),
        .I1(\SRL_SIG[0][3]_i_2_n_0 ),
        .I2(p_Val2_12_reg_2675[3]),
        .I3(p_Val2_12_reg_2675[2]),
        .I4(p_Val2_12_reg_2675[0]),
        .I5(tmp_84_reg_2680),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD555AAAAAAAAAAAA)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(p_Val2_16_reg_2690[1]),
        .I1(\SRL_SIG[0][3]_i_2__0_n_0 ),
        .I2(p_Val2_16_reg_2690[3]),
        .I3(p_Val2_16_reg_2690[2]),
        .I4(p_Val2_16_reg_2690[0]),
        .I5(tmp_90_reg_2695),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hD555AAAAAAAAAAAA)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(p_Val2_20_reg_2705[1]),
        .I1(\SRL_SIG[0][3]_i_2__1_n_0 ),
        .I2(p_Val2_20_reg_2705[3]),
        .I3(p_Val2_20_reg_2705[2]),
        .I4(p_Val2_20_reg_2705[0]),
        .I5(tmp_96_reg_2710),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hEAAA6AAA6AAA6AAA)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(p_Val2_12_reg_2675[2]),
        .I1(p_Val2_12_reg_2675[0]),
        .I2(tmp_84_reg_2680),
        .I3(p_Val2_12_reg_2675[1]),
        .I4(\SRL_SIG[0][3]_i_2_n_0 ),
        .I5(p_Val2_12_reg_2675[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEAAA6AAA6AAA6AAA)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(p_Val2_16_reg_2690[2]),
        .I1(p_Val2_16_reg_2690[0]),
        .I2(tmp_90_reg_2695),
        .I3(p_Val2_16_reg_2690[1]),
        .I4(\SRL_SIG[0][3]_i_2__0_n_0 ),
        .I5(p_Val2_16_reg_2690[3]),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hEAAA6AAA6AAA6AAA)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(p_Val2_20_reg_2705[2]),
        .I1(p_Val2_20_reg_2705[0]),
        .I2(tmp_96_reg_2710),
        .I3(p_Val2_20_reg_2705[1]),
        .I4(\SRL_SIG[0][3]_i_2__1_n_0 ),
        .I5(p_Val2_20_reg_2705[3]),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hEAAAAAAA6AAAAAAA)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(p_Val2_12_reg_2675[3]),
        .I1(p_Val2_12_reg_2675[1]),
        .I2(tmp_84_reg_2680),
        .I3(p_Val2_12_reg_2675[0]),
        .I4(p_Val2_12_reg_2675[2]),
        .I5(\SRL_SIG[0][3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAAAAAAA6AAAAAAA)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(p_Val2_16_reg_2690[3]),
        .I1(p_Val2_16_reg_2690[1]),
        .I2(tmp_90_reg_2695),
        .I3(p_Val2_16_reg_2690[0]),
        .I4(p_Val2_16_reg_2690[2]),
        .I5(\SRL_SIG[0][3]_i_2__0_n_0 ),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [3]));
  LUT6 #(
    .INIT(64'hEAAAAAAA6AAAAAAA)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(p_Val2_20_reg_2705[3]),
        .I1(p_Val2_20_reg_2705[1]),
        .I2(tmp_96_reg_2710),
        .I3(p_Val2_20_reg_2705[0]),
        .I4(p_Val2_20_reg_2705[2]),
        .I5(\SRL_SIG[0][3]_i_2__1_n_0 ),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_s_reg_2670),
        .I1(p_Val2_12_reg_2675[6]),
        .I2(p_Val2_12_reg_2675[5]),
        .I3(p_Val2_12_reg_2675[4]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][3]_i_2__0 
       (.I0(tmp_91_fu_2123_p3),
        .I1(p_Val2_16_reg_2690[6]),
        .I2(p_Val2_16_reg_2690[5]),
        .I3(p_Val2_16_reg_2690[4]),
        .O(\SRL_SIG[0][3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][3]_i_2__1 
       (.I0(tmp_97_fu_2167_p3),
        .I1(p_Val2_20_reg_2705[6]),
        .I2(p_Val2_20_reg_2705[5]),
        .I3(p_Val2_20_reg_2705[4]),
        .O(\SRL_SIG[0][3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hB9999999)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_Val2_12_reg_2675[4]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(p_Val2_s_reg_2670),
        .I3(p_Val2_12_reg_2675[6]),
        .I4(p_Val2_12_reg_2675[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hB9999999)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(p_Val2_16_reg_2690[4]),
        .I1(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I2(tmp_91_fu_2123_p3),
        .I3(p_Val2_16_reg_2690[6]),
        .I4(p_Val2_16_reg_2690[5]),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hB9999999)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(p_Val2_20_reg_2705[4]),
        .I1(\SRL_SIG[0][7]_i_3__1_n_0 ),
        .I2(tmp_97_fu_2167_p3),
        .I3(p_Val2_20_reg_2705[6]),
        .I4(p_Val2_20_reg_2705[5]),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hBA9A9A9A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_Val2_12_reg_2675[5]),
        .I1(\SRL_SIG[0][7]_i_3_n_0 ),
        .I2(p_Val2_12_reg_2675[4]),
        .I3(p_Val2_12_reg_2675[6]),
        .I4(p_Val2_s_reg_2670),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hBA9A9A9A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(p_Val2_16_reg_2690[5]),
        .I1(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I2(p_Val2_16_reg_2690[4]),
        .I3(p_Val2_16_reg_2690[6]),
        .I4(tmp_91_fu_2123_p3),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hBA9A9A9A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(p_Val2_20_reg_2705[5]),
        .I1(\SRL_SIG[0][7]_i_3__1_n_0 ),
        .I2(p_Val2_20_reg_2705[4]),
        .I3(p_Val2_20_reg_2705[6]),
        .I4(tmp_97_fu_2167_p3),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAEAAA6A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_Val2_12_reg_2675[6]),
        .I1(p_Val2_12_reg_2675[5]),
        .I2(p_Val2_12_reg_2675[4]),
        .I3(\SRL_SIG[0][7]_i_3_n_0 ),
        .I4(p_Val2_s_reg_2670),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAEAAA6A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(p_Val2_16_reg_2690[6]),
        .I1(p_Val2_16_reg_2690[5]),
        .I2(p_Val2_16_reg_2690[4]),
        .I3(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I4(tmp_91_fu_2123_p3),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAAEAAA6A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(p_Val2_20_reg_2705[6]),
        .I1(p_Val2_20_reg_2705[5]),
        .I2(p_Val2_20_reg_2705[4]),
        .I3(\SRL_SIG[0][7]_i_3__1_n_0 ),
        .I4(tmp_97_fu_2167_p3),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(dstb_data_stream_0_s_full_n),
        .I1(or_cond_i_reg_2564_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(dstb_data_stream_1_s_full_n),
        .I1(or_cond_i_reg_2564_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(dstb_data_stream_2_s_full_n),
        .I1(or_cond_i_reg_2564_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Val2_12_reg_2675[5]),
        .I1(p_Val2_12_reg_2675[4]),
        .I2(\SRL_SIG[0][7]_i_3_n_0 ),
        .I3(p_Val2_12_reg_2675[6]),
        .I4(p_Val2_s_reg_2670),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(p_Val2_16_reg_2690[5]),
        .I1(p_Val2_16_reg_2690[4]),
        .I2(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I3(p_Val2_16_reg_2690[6]),
        .I4(tmp_91_fu_2123_p3),
        .O(\p_Val2_16_reg_2690_reg[5]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(p_Val2_20_reg_2705[5]),
        .I1(p_Val2_20_reg_2705[4]),
        .I2(\SRL_SIG[0][7]_i_3__1_n_0 ),
        .I3(p_Val2_20_reg_2705[6]),
        .I4(tmp_97_fu_2167_p3),
        .O(\p_Val2_20_reg_2705_reg[5]_0 [7]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_12_reg_2675[2]),
        .I1(p_Val2_12_reg_2675[0]),
        .I2(tmp_84_reg_2680),
        .I3(p_Val2_12_reg_2675[1]),
        .I4(p_Val2_12_reg_2675[3]),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(p_Val2_16_reg_2690[2]),
        .I1(p_Val2_16_reg_2690[0]),
        .I2(tmp_90_reg_2695),
        .I3(p_Val2_16_reg_2690[1]),
        .I4(p_Val2_16_reg_2690[3]),
        .O(\SRL_SIG[0][7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3__1 
       (.I0(p_Val2_20_reg_2705[2]),
        .I1(p_Val2_20_reg_2705[0]),
        .I2(tmp_96_reg_2710),
        .I3(p_Val2_20_reg_2705[1]),
        .I4(p_Val2_20_reg_2705[3]),
        .O(\SRL_SIG[0][7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Filter2D_1_U0_ap_ready),
        .I1(Filter2D_1_U0_ap_start),
        .I2(start_for_duplicate_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_reg_2460[0]_i_3_n_0 ),
        .O(Filter2D_1_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\tmp_25_reg_568_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_25_reg_568[1]),
        .I3(tmp_25_reg_568[0]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_25_reg_568[1]),
        .I2(tmp_25_reg_568[0]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\icmp_reg_2460[0]_i_1_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hAAEAEAEAEAEAEAEA)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\ap_CS_fsm[4]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2564_pp0_iter2_reg),
        .I3(dstb_data_stream_1_s_full_n),
        .I4(dstb_data_stream_2_s_full_n),
        .I5(dstb_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h0020202020202020)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(\ap_CS_fsm[4]_i_4_n_0 ),
        .I1(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(dsta_data_stream_2_s_empty_n),
        .I4(dsta_data_stream_0_s_empty_n),
        .I5(dsta_data_stream_1_s_empty_n),
        .O(\ap_CS_fsm[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\icmp_reg_2460_reg_n_0_[0] ),
        .I1(tmp_29_reg_2451),
        .I2(or_cond_i_i_reg_2516),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(exitcond461_i_fu_691_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\icmp_reg_2460[0]_i_1_n_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(\icmp_reg_2460[0]_i_1_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \brmerge_reg_2533[0]_i_1 
       (.I0(tmp_199_0_0_not_reg_2455),
        .I1(k_buf_2_val_5_U_n_10),
        .O(brmerge_fu_815_p2));
  FDRE \brmerge_reg_2533_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(brmerge_fu_815_p2),
        .Q(brmerge_reg_2533),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCC6666666666667)) 
    \col_assign_4_reg_2520[1]_i_1 
       (.I0(t_V_3_reg_590_reg__0),
        .I1(t_V_3_reg_590_reg__1[1]),
        .I2(t_V_3_reg_590_reg__1[2]),
        .I3(k_buf_2_val_5_U_n_8),
        .I4(t_V_3_reg_590_reg__1[5]),
        .I5(t_V_3_reg_590_reg__1[6]),
        .O(col_assign_4_fu_809_p2));
  FDRE \col_assign_4_reg_2520_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(t_V_3_reg_590_reg__0),
        .Q(col_assign_4_reg_2520[0]),
        .R(1'b0));
  FDRE \col_assign_4_reg_2520_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(col_assign_4_fu_809_p2),
        .Q(col_assign_4_reg_2520[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond461_i_reg_2507[0]_i_1 
       (.I0(exitcond461_i_fu_691_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .O(\exitcond461_i_reg_2507[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(exitcond461_i_reg_2507_pp0_iter1_reg),
        .O(\exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond461_i_reg_2507_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond461_i_reg_2507_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond461_i_reg_2507_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond461_i_reg_2507[0]_i_1_n_0 ),
        .Q(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_2446[0]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[0] ),
        .O(i_V_fu_619_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_2446[1]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[1] ),
        .I1(\t_V_reg_579_reg_n_0_[0] ),
        .O(i_V_fu_619_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2446[2]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[2] ),
        .I1(\t_V_reg_579_reg_n_0_[1] ),
        .I2(\t_V_reg_579_reg_n_0_[0] ),
        .O(i_V_fu_619_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_2446[3]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[3] ),
        .I1(\t_V_reg_579_reg_n_0_[0] ),
        .I2(\t_V_reg_579_reg_n_0_[1] ),
        .I3(\t_V_reg_579_reg_n_0_[2] ),
        .O(i_V_fu_619_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_2446[4]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[2] ),
        .I1(\t_V_reg_579_reg_n_0_[1] ),
        .I2(\t_V_reg_579_reg_n_0_[0] ),
        .I3(\t_V_reg_579_reg_n_0_[3] ),
        .I4(\t_V_reg_579_reg_n_0_[4] ),
        .O(i_V_fu_619_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_2446[5]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[5] ),
        .I1(\t_V_reg_579_reg_n_0_[2] ),
        .I2(\t_V_reg_579_reg_n_0_[1] ),
        .I3(\t_V_reg_579_reg_n_0_[0] ),
        .I4(\t_V_reg_579_reg_n_0_[3] ),
        .I5(\t_V_reg_579_reg_n_0_[4] ),
        .O(i_V_fu_619_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_2446[6]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[6] ),
        .I1(\i_V_reg_2446[6]_i_2_n_0 ),
        .I2(\t_V_reg_579_reg_n_0_[5] ),
        .O(i_V_fu_619_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_2446[6]_i_2 
       (.I0(\t_V_reg_579_reg_n_0_[4] ),
        .I1(\t_V_reg_579_reg_n_0_[3] ),
        .I2(\t_V_reg_579_reg_n_0_[0] ),
        .I3(\t_V_reg_579_reg_n_0_[1] ),
        .I4(\t_V_reg_579_reg_n_0_[2] ),
        .O(\i_V_reg_2446[6]_i_2_n_0 ));
  FDRE \i_V_reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[0]),
        .Q(i_V_reg_2446[0]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[1]),
        .Q(i_V_reg_2446[1]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[2]),
        .Q(i_V_reg_2446[2]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[3]),
        .Q(i_V_reg_2446[3]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[4]),
        .Q(i_V_reg_2446[4]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[5]),
        .Q(i_V_reg_2446[5]),
        .R(1'b0));
  FDRE \i_V_reg_2446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(i_V_fu_619_p2[6]),
        .Q(i_V_reg_2446[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_reg_2460[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_reg_2460[0]_i_3_n_0 ),
        .O(\icmp_reg_2460[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_2460[0]_i_2 
       (.I0(\t_V_reg_579_reg_n_0_[3] ),
        .I1(\t_V_reg_579_reg_n_0_[4] ),
        .I2(\t_V_reg_579_reg_n_0_[2] ),
        .I3(\t_V_reg_579_reg_n_0_[1] ),
        .I4(\t_V_reg_579_reg_n_0_[5] ),
        .I5(\t_V_reg_579_reg_n_0_[6] ),
        .O(icmp_fu_647_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    \icmp_reg_2460[0]_i_3 
       (.I0(\t_V_reg_579_reg_n_0_[2] ),
        .I1(\t_V_reg_579_reg_n_0_[0] ),
        .I2(\t_V_reg_579_reg_n_0_[1] ),
        .I3(\t_V_reg_579_reg_n_0_[5] ),
        .I4(\t_V_reg_579_reg_n_0_[6] ),
        .I5(\icmp_reg_2460[0]_i_4_n_0 ),
        .O(\icmp_reg_2460[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_2460[0]_i_4 
       (.I0(\t_V_reg_579_reg_n_0_[3] ),
        .I1(\t_V_reg_579_reg_n_0_[4] ),
        .O(\icmp_reg_2460[0]_i_4_n_0 ));
  FDRE \icmp_reg_2460_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(icmp_fu_647_p2),
        .Q(\icmp_reg_2460_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62 k_buf_0_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(tmp40_fu_1042_p2),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_s_fu_298),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_0_0_fu_876_p3(col_buf_0_val_0_0_fu_876_p3),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .col_buf_0_val_2_0_fu_912_p3(col_buf_0_val_2_0_fu_912_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[7] (\q0_reg[7]_2 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .ram_reg_64_127_7_7(\tmp_31_reg_2465_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\icmp_reg_2460_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_1(k_buf_2_val_5_addr_reg_2598),
        .\right_border_buf_0_s_fu_298_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_0_s_fu_298_reg[7] (right_border_buf_0_15_fu_302),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500[0]),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\tmp40_reg_2621_reg[18] (tmp_285_0_0_cast_ca_fu_1026_p1),
        .\tmp40_reg_2621_reg[18]_0 (\tmp40_reg_2621[18]_i_3_n_0 ),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .\tmp_31_reg_2465_reg[0] (k_buf_0_val_3_U_n_25));
  LUT3 #(
    .INIT(8'h8A)) 
    \k_buf_0_val_3_addr_reg_2546[6]_i_1 
       (.I0(t_V_3_reg_590_reg__1[6]),
        .I1(t_V_3_reg_590_reg__1[5]),
        .I2(k_buf_2_val_5_U_n_11),
        .O(addr0[6]));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(k_buf_2_val_5_U_n_7),
        .Q(k_buf_2_val_5_addr_reg_2598[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[1]),
        .Q(k_buf_2_val_5_addr_reg_2598[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[2]),
        .Q(k_buf_2_val_5_addr_reg_2598[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[3]),
        .Q(k_buf_2_val_5_addr_reg_2598[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[4]),
        .Q(k_buf_2_val_5_addr_reg_2598[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[5]),
        .Q(k_buf_2_val_5_addr_reg_2598[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_2546_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(addr0[6]),
        .Q(k_buf_2_val_5_addr_reg_2598[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63 k_buf_0_val_4_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_16_fu_310),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .d1(d1),
        .exitcond461_i_reg_25070(exitcond461_i_reg_25070),
        .\icmp_reg_2460_reg[0] (\icmp_reg_2460_reg[0]_0 ),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[7] (\q0_reg[7]_3 ),
        .\q0_reg[7]_0 (k_buf_1_val_4_U_n_16),
        .ram_reg_64_127_7_7(\tmp_243_0_1_reg_2469_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(k_buf_2_val_5_addr_reg_2598),
        .\right_border_buf_0_16_fu_310_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_0_16_fu_310_reg[7] (right_border_buf_0_17_fu_314),
        .\right_border_buf_2_s_fu_306_reg[0] (\icmp_reg_2460_reg_n_0_[0] ),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\src_kernel_win_2_va_16_fu_294_reg[0] (\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .\tmp_243_0_1_reg_2469_reg[0] (k_buf_0_val_4_U_n_18),
        .tmp_29_reg_2451(tmp_29_reg_2451));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64 k_buf_0_val_5_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(src_kernel_win_0_va_18_fu_987_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_0_18_fu_322),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_0_0_fu_876_p3(col_buf_0_val_0_0_fu_876_p3),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .col_buf_0_val_2_0_fu_912_p3(col_buf_0_val_2_0_fu_912_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_0_val_3_U_n_25),
        .\q0_reg[7] (\q0_reg[7]_4 ),
        .ram_reg_0_63_0_2(\tmp_31_reg_2465_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(\icmp_reg_2460_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_1(k_buf_2_val_5_addr_reg_2598),
        .\right_border_buf_0_18_fu_322_reg[7] (col_assign_4_reg_2520),
        .\right_border_buf_0_18_fu_322_reg[7]_0 (right_border_buf_0_19_fu_326),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (src_kernel_win_0_va_19_fu_1005_p3),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .\tmp_31_reg_2465_reg[0] (k_buf_0_val_5_U_n_32),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (src_kernel_win_0_va_17_fu_969_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65 k_buf_1_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(tmp48_fu_1243_p2),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_s_fu_334),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_0_0_fu_1077_p3(col_buf_1_val_0_0_fu_1077_p3),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .col_buf_1_val_2_0_fu_1113_p3(col_buf_1_val_2_0_fu_1113_p3),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2598[5:0]),
        .\q0_reg[0]_2 (k_buf_0_val_3_U_n_25),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_1_s_fu_334_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_1_s_fu_334_reg[7] (right_border_buf_1_15_fu_338),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500[0]),
        .\tmp48_reg_2643_reg[18] (tmp_285_1_0_cast_ca_fu_1227_p1),
        .\tmp48_reg_2643_reg[18]_0 (\tmp40_reg_2621[18]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66 k_buf_1_val_4_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_16_fu_346),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_0_val_4_U_n_18),
        .\q0_reg[7] (\q0_reg[7]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7]_5 ),
        .ram_reg_0_63_0_2(\tmp_243_0_1_reg_2469_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_0(\icmp_reg_2460_reg_n_0_[0] ),
        .ram_reg_0_63_0_2_1(k_buf_2_val_5_addr_reg_2598),
        .\right_border_buf_1_16_fu_346_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_1_16_fu_346_reg[7] (right_border_buf_1_17_fu_350),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\tmp_243_0_1_reg_2469_reg[0] (k_buf_1_val_4_U_n_16),
        .tmp_29_reg_2451(tmp_29_reg_2451));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67 k_buf_1_val_5_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(src_kernel_win_1_va_18_fu_1188_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_1_18_fu_358),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_0_0_fu_1077_p3(col_buf_1_val_0_0_fu_1077_p3),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .col_buf_1_val_2_0_fu_1113_p3(col_buf_1_val_2_0_fu_1113_p3),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2598[5:0]),
        .\q0_reg[0]_2 (k_buf_0_val_3_U_n_25),
        .\q0_reg[7] (\q0_reg[7]_6 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_1_18_fu_358_reg[7] (col_assign_4_reg_2520),
        .\right_border_buf_1_18_fu_358_reg[7]_0 (right_border_buf_1_19_fu_362),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (src_kernel_win_1_va_19_fu_1206_p3),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (src_kernel_win_1_va_17_fu_1170_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68 k_buf_2_val_3_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(tmp56_fu_1426_p2),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_2_16_fu_366),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_0_0_fu_1269_p3(col_buf_2_val_0_0_fu_1269_p3),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .col_buf_2_val_2_0_fu_1305_p3(col_buf_2_val_2_0_fu_1305_p3),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_0_val_5_U_n_32),
        .\q0_reg[0]_2 (k_buf_2_val_5_addr_reg_2598[5:0]),
        .\q0_reg[7] (k_buf_0_val_3_U_n_25),
        .\right_border_buf_2_16_fu_366_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_2_16_fu_366_reg[7] (right_border_buf_2_15_fu_354),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500[0]),
        .\tmp56_reg_2665_reg[18] (tmp_285_2_0_cast_ca_fu_1410_p1),
        .\tmp56_reg_2665_reg[18]_0 (\tmp40_reg_2621[18]_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69 k_buf_2_val_4_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .E(k_buf_0_val_3_ce0),
        .Q(right_border_buf_2_14_fu_342),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .\q0_reg[0] (t_V_3_reg_590_reg__1[6:5]),
        .\q0_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\q0_reg[0]_1 (k_buf_1_val_4_U_n_16),
        .\q0_reg[0]_2 (k_buf_2_val_5_addr_reg_2598[5:0]),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_7 ),
        .\q0_reg[7]_1 (k_buf_0_val_4_U_n_18),
        .\right_border_buf_2_14_fu_342_reg[0] (col_assign_4_reg_2520),
        .\right_border_buf_2_14_fu_342_reg[7] (right_border_buf_2_13_fu_330));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70 k_buf_2_val_5_U
       (.ADDRA({addr0[5:1],k_buf_2_val_5_U_n_7}),
        .D(src_kernel_win_2_va_21_fu_1371_p3),
        .E(k_buf_0_val_3_ce0),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_0_0_fu_1269_p3(col_buf_2_val_0_0_fu_1269_p3),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .col_buf_2_val_2_0_fu_1305_p3(col_buf_2_val_2_0_fu_1305_p3),
        .dsta_data_stream_0_s_empty_n(dsta_data_stream_0_s_empty_n),
        .dsta_data_stream_1_s_empty_n(dsta_data_stream_1_s_empty_n),
        .dsta_data_stream_2_s_empty_n(dsta_data_stream_2_s_empty_n),
        .dstb_data_stream_0_s_full_n(dstb_data_stream_0_s_full_n),
        .dstb_data_stream_1_s_full_n(dstb_data_stream_1_s_full_n),
        .dstb_data_stream_2_s_full_n(dstb_data_stream_2_s_full_n),
        .exitcond461_i_reg_25070(exitcond461_i_reg_25070),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .or_cond_i_reg_2564_pp0_iter2_reg(or_cond_i_reg_2564_pp0_iter2_reg),
        .\q0_reg[0] (\icmp_reg_2460_reg_n_0_[0] ),
        .\q0_reg[0]_0 ({t_V_3_reg_590_reg__1,t_V_3_reg_590_reg__0}),
        .\q0_reg[0]_1 (k_buf_2_val_5_addr_reg_2598[5:0]),
        .\q0_reg[0]_2 (k_buf_0_val_3_U_n_25),
        .\q0_reg[7] (\q0_reg[7]_8 ),
        .\q0_reg[7]_0 (k_buf_0_val_5_U_n_32),
        .\right_border_buf_2_12_fu_318_reg[7] (right_border_buf_2_12_fu_318),
        .\right_border_buf_2_12_fu_318_reg[7]_0 (col_assign_4_reg_2520),
        .\right_border_buf_2_12_fu_318_reg[7]_1 (right_border_buf_2_s_fu_306),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (src_kernel_win_2_va_22_fu_1389_p3),
        .\src_kernel_win_0_va_15_fu_242[7]_i_3 (\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .\src_kernel_win_0_va_15_fu_242[7]_i_3_0 (ap_enable_reg_pp0_iter3_reg_n_0),
        .\t_V_3_reg_590_reg[0] (k_buf_2_val_5_U_n_10),
        .\t_V_3_reg_590_reg[0]_0 (k_buf_2_val_5_U_n_11),
        .\t_V_3_reg_590_reg[1] (k_buf_2_val_5_U_n_9),
        .\t_V_3_reg_590_reg[3] (k_buf_2_val_5_U_n_8),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (src_kernel_win_2_va_20_fu_1353_p3));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(or_cond_i_reg_2564_pp0_iter2_reg),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\ap_CS_fsm[4]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2564_pp0_iter2_reg),
        .I3(dstb_data_stream_1_s_full_n),
        .I4(dstb_data_stream_2_s_full_n),
        .I5(dstb_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\ap_CS_fsm[4]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2564_pp0_iter2_reg),
        .I3(dstb_data_stream_2_s_full_n),
        .I4(dstb_data_stream_0_s_full_n),
        .I5(dstb_data_stream_1_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_3));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\ap_CS_fsm[4]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(or_cond_i_reg_2564_pp0_iter2_reg),
        .I3(dstb_data_stream_1_s_full_n),
        .I4(dstb_data_stream_0_s_full_n),
        .I5(dstb_data_stream_2_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_4));
  LUT6 #(
    .INIT(64'h008A000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(or_cond_i_i_reg_2516),
        .I1(tmp_29_reg_2451),
        .I2(\icmp_reg_2460_reg_n_0_[0] ),
        .I3(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(exitcond461_i_reg_25070),
        .O(Filter2D_1_U0_p_src_data_stream_1_V_read));
  LUT6 #(
    .INIT(64'h777F777F777F7F7E)) 
    \or_cond_i_i_reg_2516[0]_i_1 
       (.I0(t_V_3_reg_590_reg__1[6]),
        .I1(t_V_3_reg_590_reg__1[5]),
        .I2(k_buf_2_val_5_U_n_8),
        .I3(t_V_3_reg_590_reg__1[2]),
        .I4(t_V_3_reg_590_reg__1[1]),
        .I5(t_V_3_reg_590_reg__0),
        .O(p_1_in));
  FDRE \or_cond_i_i_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(p_1_in),
        .Q(or_cond_i_i_reg_2516),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_i_reg_2564[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(exitcond461_i_fu_691_p2),
        .O(brmerge_reg_25330));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_i_reg_2564[0]_i_2 
       (.I0(\icmp_reg_2460_reg_n_0_[0] ),
        .I1(k_buf_2_val_5_U_n_9),
        .O(or_cond_i_fu_833_p2));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \or_cond_i_reg_2564[0]_i_3 
       (.I0(t_V_3_reg_590_reg__1[5]),
        .I1(t_V_3_reg_590_reg__1[6]),
        .I2(t_V_3_reg_590_reg__1[2]),
        .I3(k_buf_2_val_5_U_n_8),
        .I4(t_V_3_reg_590_reg__0),
        .I5(t_V_3_reg_590_reg__1[1]),
        .O(exitcond461_i_fu_691_p2));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1 
       (.I0(or_cond_i_reg_2564),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(or_cond_i_reg_2564_pp0_iter1_reg),
        .O(\or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2564_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2564_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1 
       (.I0(or_cond_i_reg_2564_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(or_cond_i_reg_2564_pp0_iter2_reg),
        .O(\or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \or_cond_i_reg_2564_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(or_cond_i_reg_2564_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_2564_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_25330),
        .D(or_cond_i_fu_833_p2),
        .Q(or_cond_i_reg_2564),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_12_reg_2675[3]_i_10 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[16]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_14_n_4 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_12_n_5 ),
        .O(\p_Val2_12_reg_2675[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_12_reg_2675[3]_i_11 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[15]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_14_n_5 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_12_n_6 ),
        .O(\p_Val2_12_reg_2675[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_12_reg_2675[3]_i_12 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[14]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_14_n_6 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_12_n_7 ),
        .O(\p_Val2_12_reg_2675[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[3]_i_2 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[16]),
        .I1(\p_Val2_12_reg_2675[3]_i_10_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[15]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_12_n_6 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_14_n_5 ),
        .O(\p_Val2_12_reg_2675[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[3]_i_3 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[15]),
        .I1(\p_Val2_12_reg_2675[3]_i_11_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[14]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_12_n_7 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_14_n_6 ),
        .O(\p_Val2_12_reg_2675[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[3]_i_4 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[14]),
        .I1(\p_Val2_12_reg_2675[3]_i_12_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[13]),
        .I3(\tmp_84_reg_2680_reg[0]_i_5_n_4 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_14_n_7 ),
        .O(\p_Val2_12_reg_2675[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[3]_i_5 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[13]),
        .I1(\tmp_84_reg_2680[0]_i_11_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[12]),
        .I3(\tmp_84_reg_2680_reg[0]_i_5_n_5 ),
        .I4(\tmp_84_reg_2680_reg[0]_i_10_n_4 ),
        .O(\p_Val2_12_reg_2675[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[3]_i_6 
       (.I0(\p_Val2_12_reg_2675[3]_i_2_n_0 ),
        .I1(\p_Val2_12_reg_2675[6]_i_13_n_0 ),
        .I2(tmp_285_0_1_cast_fu_1515_p1[17]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_14_n_4 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_12_n_5 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[16]),
        .O(\p_Val2_12_reg_2675[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[3]_i_7 
       (.I0(\p_Val2_12_reg_2675[3]_i_3_n_0 ),
        .I1(\p_Val2_12_reg_2675[3]_i_10_n_0 ),
        .I2(tmp_285_0_1_cast_fu_1515_p1[16]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_14_n_5 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_12_n_6 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[15]),
        .O(\p_Val2_12_reg_2675[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[3]_i_8 
       (.I0(\p_Val2_12_reg_2675[3]_i_4_n_0 ),
        .I1(\p_Val2_12_reg_2675[3]_i_11_n_0 ),
        .I2(tmp_285_0_1_cast_fu_1515_p1[15]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_14_n_6 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_12_n_7 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[14]),
        .O(\p_Val2_12_reg_2675[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[3]_i_9 
       (.I0(\p_Val2_12_reg_2675[3]_i_5_n_0 ),
        .I1(\p_Val2_12_reg_2675[3]_i_12_n_0 ),
        .I2(tmp_285_0_1_cast_fu_1515_p1[14]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_14_n_7 ),
        .I4(\tmp_84_reg_2680_reg[0]_i_5_n_4 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[13]),
        .O(\p_Val2_12_reg_2675[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_12_reg_2675[6]_i_11 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[18]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_9_n_6 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_10_n_7 ),
        .O(\p_Val2_12_reg_2675[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_12_reg_2675[6]_i_13 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[17]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_9_n_7 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_12_n_4 ),
        .O(\p_Val2_12_reg_2675[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_15 
       (.I0(\p_Val2_12_reg_2675_reg[6]_i_9_n_6 ),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_10_n_7 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[18]),
        .O(\p_Val2_12_reg_2675[6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_16 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[17]),
        .I1(tmp40_cast_fu_1494_p1[17]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[17]),
        .O(\p_Val2_12_reg_2675[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_17 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[16]),
        .I1(tmp40_cast_fu_1494_p1[16]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[16]),
        .O(\p_Val2_12_reg_2675[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_reg_2675[6]_i_18 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[18]),
        .I1(tmp40_cast_fu_1494_p1[18]),
        .O(\p_Val2_12_reg_2675[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_12_reg_2675[6]_i_19 
       (.I0(tmp_285_0_2_2_cast_c_fu_1583_p1[17]),
        .I1(tmp40_cast_fu_1494_p1[17]),
        .I2(tmp_285_0_2_1_cast_c_fu_1572_p1[17]),
        .I3(tmp_285_0_2_1_cast_c_fu_1572_p1[18]),
        .I4(tmp40_cast_fu_1494_p1[18]),
        .O(\p_Val2_12_reg_2675[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[6]_i_2 
       (.I0(\p_Val2_12_reg_2675_reg[6]_i_9_n_5 ),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_10_n_6 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[18]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_10_n_7 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_9_n_6 ),
        .O(\p_Val2_12_reg_2675[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_20 
       (.I0(\p_Val2_12_reg_2675[6]_i_17_n_0 ),
        .I1(tmp40_cast_fu_1494_p1[17]),
        .I2(tmp_285_0_2_1_cast_c_fu_1572_p1[17]),
        .I3(tmp_285_0_2_2_cast_c_fu_1583_p1[17]),
        .O(\p_Val2_12_reg_2675[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_21 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[17]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[17]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[17]),
        .O(\p_Val2_12_reg_2675[6]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_12_reg_2675[6]_i_22 
       (.I0(tmp_285_0_1_1_cast_c_fu_1537_p1[18]),
        .I1(tmp_285_0_1_2_cast_c_fu_1548_p1[18]),
        .I2(tmp_285_0_1_1_cast_c_fu_1537_p1[19]),
        .O(\p_Val2_12_reg_2675[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_12_reg_2675[6]_i_23 
       (.I0(tmp_285_0_2_cast_ca_fu_1560_p1[17]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[17]),
        .I2(tmp_285_0_1_2_cast_c_fu_1548_p1[17]),
        .I3(tmp_285_0_1_2_cast_c_fu_1548_p1[18]),
        .I4(tmp_285_0_1_1_cast_c_fu_1537_p1[18]),
        .O(\p_Val2_12_reg_2675[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_24 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[16]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[16]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[16]),
        .O(\p_Val2_12_reg_2675[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_25 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[15]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[15]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[15]),
        .O(\p_Val2_12_reg_2675[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_26 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[14]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[14]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[14]),
        .O(\p_Val2_12_reg_2675[6]_i_26_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_27 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[13]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[13]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[13]),
        .O(\p_Val2_12_reg_2675[6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_28 
       (.I0(\p_Val2_12_reg_2675[6]_i_24_n_0 ),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[17]),
        .I2(tmp_285_0_1_2_cast_c_fu_1548_p1[17]),
        .I3(tmp_285_0_2_cast_ca_fu_1560_p1[17]),
        .O(\p_Val2_12_reg_2675[6]_i_28_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_29 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[16]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[16]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[16]),
        .I3(\p_Val2_12_reg_2675[6]_i_25_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[6]_i_3 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[18]),
        .I1(\p_Val2_12_reg_2675[6]_i_11_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[17]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_12_n_4 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_9_n_7 ),
        .O(\p_Val2_12_reg_2675[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_30 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[15]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[15]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[15]),
        .I3(\p_Val2_12_reg_2675[6]_i_26_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_30_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_31 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[14]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[14]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[14]),
        .I3(\p_Val2_12_reg_2675[6]_i_27_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_31_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_32 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[15]),
        .I1(tmp40_cast_fu_1494_p1[15]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[15]),
        .O(\p_Val2_12_reg_2675[6]_i_32_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_33 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[14]),
        .I1(tmp40_cast_fu_1494_p1[14]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[14]),
        .O(\p_Val2_12_reg_2675[6]_i_33_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_34 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[13]),
        .I1(tmp40_cast_fu_1494_p1[13]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[13]),
        .O(\p_Val2_12_reg_2675[6]_i_34_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_12_reg_2675[6]_i_35 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[12]),
        .I1(tmp40_cast_fu_1494_p1[12]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[12]),
        .O(\p_Val2_12_reg_2675[6]_i_35_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_36 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[16]),
        .I1(tmp40_cast_fu_1494_p1[16]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[16]),
        .I3(\p_Val2_12_reg_2675[6]_i_32_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_36_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_37 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[15]),
        .I1(tmp40_cast_fu_1494_p1[15]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[15]),
        .I3(\p_Val2_12_reg_2675[6]_i_33_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_37_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_38 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[14]),
        .I1(tmp40_cast_fu_1494_p1[14]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[14]),
        .I3(\p_Val2_12_reg_2675[6]_i_34_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_38_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_12_reg_2675[6]_i_39 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[13]),
        .I1(tmp40_cast_fu_1494_p1[13]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[13]),
        .I3(\p_Val2_12_reg_2675[6]_i_35_n_0 ),
        .O(\p_Val2_12_reg_2675[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_12_reg_2675[6]_i_4 
       (.I0(tmp_285_0_1_cast_fu_1515_p1[17]),
        .I1(\p_Val2_12_reg_2675[6]_i_13_n_0 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[16]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_12_n_5 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_14_n_4 ),
        .O(\p_Val2_12_reg_2675[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_reg_2675[6]_i_5 
       (.I0(\p_Val2_12_reg_2675_reg[6]_i_9_n_0 ),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_10_n_1 ),
        .O(\p_Val2_12_reg_2675[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_12_reg_2675[6]_i_6 
       (.I0(\p_Val2_12_reg_2675[6]_i_15_n_0 ),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_9_n_0 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_10_n_1 ),
        .O(\p_Val2_12_reg_2675[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[6]_i_7 
       (.I0(\p_Val2_12_reg_2675[6]_i_3_n_0 ),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_12_reg_2675_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_9_n_6 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_10_n_7 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[18]),
        .O(\p_Val2_12_reg_2675[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_12_reg_2675[6]_i_8 
       (.I0(\p_Val2_12_reg_2675[6]_i_4_n_0 ),
        .I1(\p_Val2_12_reg_2675[6]_i_11_n_0 ),
        .I2(tmp_285_0_1_cast_fu_1515_p1[18]),
        .I3(\p_Val2_12_reg_2675_reg[6]_i_9_n_7 ),
        .I4(\p_Val2_12_reg_2675_reg[6]_i_12_n_4 ),
        .I5(tmp_285_0_0_1_cast_fu_1490_p1[17]),
        .O(\p_Val2_12_reg_2675[6]_i_8_n_0 ));
  FDRE \p_Val2_12_reg_2675_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[14]),
        .Q(p_Val2_12_reg_2675[0]),
        .R(1'b0));
  FDRE \p_Val2_12_reg_2675_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[15]),
        .Q(p_Val2_12_reg_2675[1]),
        .R(1'b0));
  FDRE \p_Val2_12_reg_2675_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[16]),
        .Q(p_Val2_12_reg_2675[2]),
        .R(1'b0));
  FDRE \p_Val2_12_reg_2675_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[17]),
        .Q(p_Val2_12_reg_2675[3]),
        .R(1'b0));
  CARRY4 \p_Val2_12_reg_2675_reg[3]_i_1 
       (.CI(\tmp_84_reg_2680_reg[0]_i_2_n_0 ),
        .CO({\p_Val2_12_reg_2675_reg[3]_i_1_n_0 ,\p_Val2_12_reg_2675_reg[3]_i_1_n_1 ,\p_Val2_12_reg_2675_reg[3]_i_1_n_2 ,\p_Val2_12_reg_2675_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_12_reg_2675[3]_i_2_n_0 ,\p_Val2_12_reg_2675[3]_i_3_n_0 ,\p_Val2_12_reg_2675[3]_i_4_n_0 ,\p_Val2_12_reg_2675[3]_i_5_n_0 }),
        .O(p_Val2_s_fu_1623_p2[17:14]),
        .S({\p_Val2_12_reg_2675[3]_i_6_n_0 ,\p_Val2_12_reg_2675[3]_i_7_n_0 ,\p_Val2_12_reg_2675[3]_i_8_n_0 ,\p_Val2_12_reg_2675[3]_i_9_n_0 }));
  FDRE \p_Val2_12_reg_2675_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[18]),
        .Q(p_Val2_12_reg_2675[4]),
        .R(1'b0));
  FDRE \p_Val2_12_reg_2675_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[19]),
        .Q(p_Val2_12_reg_2675[5]),
        .R(1'b0));
  FDRE \p_Val2_12_reg_2675_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[20]),
        .Q(p_Val2_12_reg_2675[6]),
        .R(1'b0));
  CARRY4 \p_Val2_12_reg_2675_reg[6]_i_1 
       (.CI(\p_Val2_12_reg_2675_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_12_reg_2675_reg[6]_i_1_CO_UNCONNECTED [3],\p_Val2_12_reg_2675_reg[6]_i_1_n_1 ,\p_Val2_12_reg_2675_reg[6]_i_1_n_2 ,\p_Val2_12_reg_2675_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_12_reg_2675[6]_i_2_n_0 ,\p_Val2_12_reg_2675[6]_i_3_n_0 ,\p_Val2_12_reg_2675[6]_i_4_n_0 }),
        .O(p_Val2_s_fu_1623_p2[21:18]),
        .S({\p_Val2_12_reg_2675[6]_i_5_n_0 ,\p_Val2_12_reg_2675[6]_i_6_n_0 ,\p_Val2_12_reg_2675[6]_i_7_n_0 ,\p_Val2_12_reg_2675[6]_i_8_n_0 }));
  CARRY4 \p_Val2_12_reg_2675_reg[6]_i_10 
       (.CI(\p_Val2_12_reg_2675_reg[6]_i_12_n_0 ),
        .CO({\NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED [3],\p_Val2_12_reg_2675_reg[6]_i_10_n_1 ,\NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED [1],\p_Val2_12_reg_2675_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_285_0_1_1_cast_c_fu_1537_p1[19],\p_Val2_12_reg_2675[6]_i_21_n_0 }),
        .O({\NLW_p_Val2_12_reg_2675_reg[6]_i_10_O_UNCONNECTED [3:2],\p_Val2_12_reg_2675_reg[6]_i_10_n_6 ,\p_Val2_12_reg_2675_reg[6]_i_10_n_7 }),
        .S({1'b0,1'b1,\p_Val2_12_reg_2675[6]_i_22_n_0 ,\p_Val2_12_reg_2675[6]_i_23_n_0 }));
  CARRY4 \p_Val2_12_reg_2675_reg[6]_i_12 
       (.CI(\tmp_84_reg_2680_reg[0]_i_5_n_0 ),
        .CO({\p_Val2_12_reg_2675_reg[6]_i_12_n_0 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_1 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_2 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_12_reg_2675[6]_i_24_n_0 ,\p_Val2_12_reg_2675[6]_i_25_n_0 ,\p_Val2_12_reg_2675[6]_i_26_n_0 ,\p_Val2_12_reg_2675[6]_i_27_n_0 }),
        .O({\p_Val2_12_reg_2675_reg[6]_i_12_n_4 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_5 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_6 ,\p_Val2_12_reg_2675_reg[6]_i_12_n_7 }),
        .S({\p_Val2_12_reg_2675[6]_i_28_n_0 ,\p_Val2_12_reg_2675[6]_i_29_n_0 ,\p_Val2_12_reg_2675[6]_i_30_n_0 ,\p_Val2_12_reg_2675[6]_i_31_n_0 }));
  CARRY4 \p_Val2_12_reg_2675_reg[6]_i_14 
       (.CI(\tmp_84_reg_2680_reg[0]_i_10_n_0 ),
        .CO({\p_Val2_12_reg_2675_reg[6]_i_14_n_0 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_1 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_2 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_12_reg_2675[6]_i_32_n_0 ,\p_Val2_12_reg_2675[6]_i_33_n_0 ,\p_Val2_12_reg_2675[6]_i_34_n_0 ,\p_Val2_12_reg_2675[6]_i_35_n_0 }),
        .O({\p_Val2_12_reg_2675_reg[6]_i_14_n_4 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_5 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_6 ,\p_Val2_12_reg_2675_reg[6]_i_14_n_7 }),
        .S({\p_Val2_12_reg_2675[6]_i_36_n_0 ,\p_Val2_12_reg_2675[6]_i_37_n_0 ,\p_Val2_12_reg_2675[6]_i_38_n_0 ,\p_Val2_12_reg_2675[6]_i_39_n_0 }));
  CARRY4 \p_Val2_12_reg_2675_reg[6]_i_9 
       (.CI(\p_Val2_12_reg_2675_reg[6]_i_14_n_0 ),
        .CO({\p_Val2_12_reg_2675_reg[6]_i_9_n_0 ,\NLW_p_Val2_12_reg_2675_reg[6]_i_9_CO_UNCONNECTED [2],\p_Val2_12_reg_2675_reg[6]_i_9_n_2 ,\p_Val2_12_reg_2675_reg[6]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_12_reg_2675[6]_i_16_n_0 ,\p_Val2_12_reg_2675[6]_i_17_n_0 }),
        .O({\NLW_p_Val2_12_reg_2675_reg[6]_i_9_O_UNCONNECTED [3],\p_Val2_12_reg_2675_reg[6]_i_9_n_5 ,\p_Val2_12_reg_2675_reg[6]_i_9_n_6 ,\p_Val2_12_reg_2675_reg[6]_i_9_n_7 }),
        .S({1'b1,\p_Val2_12_reg_2675[6]_i_18_n_0 ,\p_Val2_12_reg_2675[6]_i_19_n_0 ,\p_Val2_12_reg_2675[6]_i_20_n_0 }));
  FDRE \p_Val2_15_reg_2685_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[21]),
        .Q(tmp_91_fu_2123_p3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_2690[3]_i_10 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[16]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_14_n_4 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_12_n_5 ),
        .O(\p_Val2_16_reg_2690[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_2690[3]_i_11 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[15]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_14_n_5 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_12_n_6 ),
        .O(\p_Val2_16_reg_2690[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_2690[3]_i_12 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[14]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_14_n_6 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_12_n_7 ),
        .O(\p_Val2_16_reg_2690[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[3]_i_2 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[16]),
        .I1(\p_Val2_16_reg_2690[3]_i_10_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[15]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_12_n_6 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_14_n_5 ),
        .O(\p_Val2_16_reg_2690[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[3]_i_3 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[15]),
        .I1(\p_Val2_16_reg_2690[3]_i_11_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[14]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_12_n_7 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_14_n_6 ),
        .O(\p_Val2_16_reg_2690[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[3]_i_4 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[14]),
        .I1(\p_Val2_16_reg_2690[3]_i_12_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[13]),
        .I3(\tmp_90_reg_2695_reg[0]_i_4_n_4 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_14_n_7 ),
        .O(\p_Val2_16_reg_2690[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[3]_i_5 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[13]),
        .I1(\tmp_90_reg_2695[0]_i_10_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[12]),
        .I3(\tmp_90_reg_2695_reg[0]_i_4_n_5 ),
        .I4(\tmp_90_reg_2695_reg[0]_i_9_n_4 ),
        .O(\p_Val2_16_reg_2690[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[3]_i_6 
       (.I0(\p_Val2_16_reg_2690[3]_i_2_n_0 ),
        .I1(\p_Val2_16_reg_2690[6]_i_13_n_0 ),
        .I2(tmp_285_1_1_cast_fu_1691_p1[17]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_14_n_4 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_12_n_5 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[16]),
        .O(\p_Val2_16_reg_2690[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[3]_i_7 
       (.I0(\p_Val2_16_reg_2690[3]_i_3_n_0 ),
        .I1(\p_Val2_16_reg_2690[3]_i_10_n_0 ),
        .I2(tmp_285_1_1_cast_fu_1691_p1[16]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_14_n_5 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_12_n_6 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[15]),
        .O(\p_Val2_16_reg_2690[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[3]_i_8 
       (.I0(\p_Val2_16_reg_2690[3]_i_4_n_0 ),
        .I1(\p_Val2_16_reg_2690[3]_i_11_n_0 ),
        .I2(tmp_285_1_1_cast_fu_1691_p1[15]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_14_n_6 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_12_n_7 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[14]),
        .O(\p_Val2_16_reg_2690[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[3]_i_9 
       (.I0(\p_Val2_16_reg_2690[3]_i_5_n_0 ),
        .I1(\p_Val2_16_reg_2690[3]_i_12_n_0 ),
        .I2(tmp_285_1_1_cast_fu_1691_p1[14]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_14_n_7 ),
        .I4(\tmp_90_reg_2695_reg[0]_i_4_n_4 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[13]),
        .O(\p_Val2_16_reg_2690[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_2690[6]_i_11 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[18]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_9_n_6 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_10_n_7 ),
        .O(\p_Val2_16_reg_2690[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_16_reg_2690[6]_i_13 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[17]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_9_n_7 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_12_n_4 ),
        .O(\p_Val2_16_reg_2690[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_15 
       (.I0(\p_Val2_16_reg_2690_reg[6]_i_9_n_6 ),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_10_n_7 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[18]),
        .O(\p_Val2_16_reg_2690[6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_16 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[17]),
        .I1(tmp48_reg_2643_reg__0[7]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[17]),
        .O(\p_Val2_16_reg_2690[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_17 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[16]),
        .I1(tmp48_reg_2643_reg__0[6]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[16]),
        .O(\p_Val2_16_reg_2690[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_16_reg_2690[6]_i_18 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[18]),
        .I1(tmp48_reg_2643_reg__0[8]),
        .O(\p_Val2_16_reg_2690[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_16_reg_2690[6]_i_19 
       (.I0(tmp_285_1_2_2_cast_c_fu_1759_p1[17]),
        .I1(tmp48_reg_2643_reg__0[7]),
        .I2(tmp_285_1_2_1_cast_c_fu_1748_p1[17]),
        .I3(tmp_285_1_2_1_cast_c_fu_1748_p1[18]),
        .I4(tmp48_reg_2643_reg__0[8]),
        .O(\p_Val2_16_reg_2690[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[6]_i_2 
       (.I0(\p_Val2_16_reg_2690_reg[6]_i_9_n_5 ),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_10_n_6 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[18]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_10_n_7 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_9_n_6 ),
        .O(\p_Val2_16_reg_2690[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_20 
       (.I0(\p_Val2_16_reg_2690[6]_i_17_n_0 ),
        .I1(tmp48_reg_2643_reg__0[7]),
        .I2(tmp_285_1_2_1_cast_c_fu_1748_p1[17]),
        .I3(tmp_285_1_2_2_cast_c_fu_1759_p1[17]),
        .O(\p_Val2_16_reg_2690[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_21 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[17]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[17]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[17]),
        .O(\p_Val2_16_reg_2690[6]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_16_reg_2690[6]_i_22 
       (.I0(tmp_285_1_1_1_cast_c_fu_1713_p1[18]),
        .I1(tmp_285_1_1_2_cast_c_fu_1724_p1[18]),
        .I2(tmp_285_1_1_1_cast_c_fu_1713_p1[19]),
        .O(\p_Val2_16_reg_2690[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_16_reg_2690[6]_i_23 
       (.I0(tmp_285_1_2_cast_ca_fu_1736_p1[17]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[17]),
        .I2(tmp_285_1_1_2_cast_c_fu_1724_p1[17]),
        .I3(tmp_285_1_1_2_cast_c_fu_1724_p1[18]),
        .I4(tmp_285_1_1_1_cast_c_fu_1713_p1[18]),
        .O(\p_Val2_16_reg_2690[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_24 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[16]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[16]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[16]),
        .O(\p_Val2_16_reg_2690[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_25 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[15]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[15]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[15]),
        .O(\p_Val2_16_reg_2690[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_26 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[14]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[14]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[14]),
        .O(\p_Val2_16_reg_2690[6]_i_26_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_27 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[13]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[13]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[13]),
        .O(\p_Val2_16_reg_2690[6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_28 
       (.I0(\p_Val2_16_reg_2690[6]_i_24_n_0 ),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[17]),
        .I2(tmp_285_1_1_2_cast_c_fu_1724_p1[17]),
        .I3(tmp_285_1_2_cast_ca_fu_1736_p1[17]),
        .O(\p_Val2_16_reg_2690[6]_i_28_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_29 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[16]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[16]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[16]),
        .I3(\p_Val2_16_reg_2690[6]_i_25_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[6]_i_3 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[18]),
        .I1(\p_Val2_16_reg_2690[6]_i_11_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[17]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_12_n_4 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_9_n_7 ),
        .O(\p_Val2_16_reg_2690[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_30 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[15]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[15]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[15]),
        .I3(\p_Val2_16_reg_2690[6]_i_26_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_30_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_31 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[14]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[14]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[14]),
        .I3(\p_Val2_16_reg_2690[6]_i_27_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_31_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_32 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[15]),
        .I1(tmp48_reg_2643_reg__0[5]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[15]),
        .O(\p_Val2_16_reg_2690[6]_i_32_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_33 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[14]),
        .I1(tmp48_reg_2643_reg__0[4]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[14]),
        .O(\p_Val2_16_reg_2690[6]_i_33_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_34 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[13]),
        .I1(tmp48_reg_2643_reg__0[3]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[13]),
        .O(\p_Val2_16_reg_2690[6]_i_34_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_16_reg_2690[6]_i_35 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[12]),
        .I1(tmp48_reg_2643_reg__0[2]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[12]),
        .O(\p_Val2_16_reg_2690[6]_i_35_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_36 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[16]),
        .I1(tmp48_reg_2643_reg__0[6]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[16]),
        .I3(\p_Val2_16_reg_2690[6]_i_32_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_36_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_37 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[15]),
        .I1(tmp48_reg_2643_reg__0[5]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[15]),
        .I3(\p_Val2_16_reg_2690[6]_i_33_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_37_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_38 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[14]),
        .I1(tmp48_reg_2643_reg__0[4]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[14]),
        .I3(\p_Val2_16_reg_2690[6]_i_34_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_38_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_16_reg_2690[6]_i_39 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[13]),
        .I1(tmp48_reg_2643_reg__0[3]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[13]),
        .I3(\p_Val2_16_reg_2690[6]_i_35_n_0 ),
        .O(\p_Val2_16_reg_2690[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_16_reg_2690[6]_i_4 
       (.I0(tmp_285_1_1_cast_fu_1691_p1[17]),
        .I1(\p_Val2_16_reg_2690[6]_i_13_n_0 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[16]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_12_n_5 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_14_n_4 ),
        .O(\p_Val2_16_reg_2690[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_16_reg_2690[6]_i_5 
       (.I0(\p_Val2_16_reg_2690_reg[6]_i_9_n_0 ),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_10_n_1 ),
        .O(\p_Val2_16_reg_2690[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_16_reg_2690[6]_i_6 
       (.I0(\p_Val2_16_reg_2690[6]_i_15_n_0 ),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_9_n_0 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_10_n_1 ),
        .O(\p_Val2_16_reg_2690[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[6]_i_7 
       (.I0(\p_Val2_16_reg_2690[6]_i_3_n_0 ),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_16_reg_2690_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_9_n_6 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_10_n_7 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[18]),
        .O(\p_Val2_16_reg_2690[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_16_reg_2690[6]_i_8 
       (.I0(\p_Val2_16_reg_2690[6]_i_4_n_0 ),
        .I1(\p_Val2_16_reg_2690[6]_i_11_n_0 ),
        .I2(tmp_285_1_1_cast_fu_1691_p1[18]),
        .I3(\p_Val2_16_reg_2690_reg[6]_i_9_n_7 ),
        .I4(\p_Val2_16_reg_2690_reg[6]_i_12_n_4 ),
        .I5(tmp_285_1_0_1_cast_fu_1666_p1[17]),
        .O(\p_Val2_16_reg_2690[6]_i_8_n_0 ));
  FDRE \p_Val2_16_reg_2690_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[14]),
        .Q(p_Val2_16_reg_2690[0]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_2690_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[15]),
        .Q(p_Val2_16_reg_2690[1]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_2690_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[16]),
        .Q(p_Val2_16_reg_2690[2]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_2690_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[17]),
        .Q(p_Val2_16_reg_2690[3]),
        .R(1'b0));
  CARRY4 \p_Val2_16_reg_2690_reg[3]_i_1 
       (.CI(\tmp_90_reg_2695_reg[0]_i_1_n_0 ),
        .CO({\p_Val2_16_reg_2690_reg[3]_i_1_n_0 ,\p_Val2_16_reg_2690_reg[3]_i_1_n_1 ,\p_Val2_16_reg_2690_reg[3]_i_1_n_2 ,\p_Val2_16_reg_2690_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_16_reg_2690[3]_i_2_n_0 ,\p_Val2_16_reg_2690[3]_i_3_n_0 ,\p_Val2_16_reg_2690[3]_i_4_n_0 ,\p_Val2_16_reg_2690[3]_i_5_n_0 }),
        .O(p_Val2_15_fu_1799_p2[17:14]),
        .S({\p_Val2_16_reg_2690[3]_i_6_n_0 ,\p_Val2_16_reg_2690[3]_i_7_n_0 ,\p_Val2_16_reg_2690[3]_i_8_n_0 ,\p_Val2_16_reg_2690[3]_i_9_n_0 }));
  FDRE \p_Val2_16_reg_2690_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[18]),
        .Q(p_Val2_16_reg_2690[4]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_2690_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[19]),
        .Q(p_Val2_16_reg_2690[5]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_2690_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[20]),
        .Q(p_Val2_16_reg_2690[6]),
        .R(1'b0));
  CARRY4 \p_Val2_16_reg_2690_reg[6]_i_1 
       (.CI(\p_Val2_16_reg_2690_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_16_reg_2690_reg[6]_i_1_CO_UNCONNECTED [3],\p_Val2_16_reg_2690_reg[6]_i_1_n_1 ,\p_Val2_16_reg_2690_reg[6]_i_1_n_2 ,\p_Val2_16_reg_2690_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_16_reg_2690[6]_i_2_n_0 ,\p_Val2_16_reg_2690[6]_i_3_n_0 ,\p_Val2_16_reg_2690[6]_i_4_n_0 }),
        .O(p_Val2_15_fu_1799_p2[21:18]),
        .S({\p_Val2_16_reg_2690[6]_i_5_n_0 ,\p_Val2_16_reg_2690[6]_i_6_n_0 ,\p_Val2_16_reg_2690[6]_i_7_n_0 ,\p_Val2_16_reg_2690[6]_i_8_n_0 }));
  CARRY4 \p_Val2_16_reg_2690_reg[6]_i_10 
       (.CI(\p_Val2_16_reg_2690_reg[6]_i_12_n_0 ),
        .CO({\NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED [3],\p_Val2_16_reg_2690_reg[6]_i_10_n_1 ,\NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED [1],\p_Val2_16_reg_2690_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_285_1_1_1_cast_c_fu_1713_p1[19],\p_Val2_16_reg_2690[6]_i_21_n_0 }),
        .O({\NLW_p_Val2_16_reg_2690_reg[6]_i_10_O_UNCONNECTED [3:2],\p_Val2_16_reg_2690_reg[6]_i_10_n_6 ,\p_Val2_16_reg_2690_reg[6]_i_10_n_7 }),
        .S({1'b0,1'b1,\p_Val2_16_reg_2690[6]_i_22_n_0 ,\p_Val2_16_reg_2690[6]_i_23_n_0 }));
  CARRY4 \p_Val2_16_reg_2690_reg[6]_i_12 
       (.CI(\tmp_90_reg_2695_reg[0]_i_4_n_0 ),
        .CO({\p_Val2_16_reg_2690_reg[6]_i_12_n_0 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_1 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_2 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_16_reg_2690[6]_i_24_n_0 ,\p_Val2_16_reg_2690[6]_i_25_n_0 ,\p_Val2_16_reg_2690[6]_i_26_n_0 ,\p_Val2_16_reg_2690[6]_i_27_n_0 }),
        .O({\p_Val2_16_reg_2690_reg[6]_i_12_n_4 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_5 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_6 ,\p_Val2_16_reg_2690_reg[6]_i_12_n_7 }),
        .S({\p_Val2_16_reg_2690[6]_i_28_n_0 ,\p_Val2_16_reg_2690[6]_i_29_n_0 ,\p_Val2_16_reg_2690[6]_i_30_n_0 ,\p_Val2_16_reg_2690[6]_i_31_n_0 }));
  CARRY4 \p_Val2_16_reg_2690_reg[6]_i_14 
       (.CI(\tmp_90_reg_2695_reg[0]_i_9_n_0 ),
        .CO({\p_Val2_16_reg_2690_reg[6]_i_14_n_0 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_1 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_2 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_16_reg_2690[6]_i_32_n_0 ,\p_Val2_16_reg_2690[6]_i_33_n_0 ,\p_Val2_16_reg_2690[6]_i_34_n_0 ,\p_Val2_16_reg_2690[6]_i_35_n_0 }),
        .O({\p_Val2_16_reg_2690_reg[6]_i_14_n_4 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_5 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_6 ,\p_Val2_16_reg_2690_reg[6]_i_14_n_7 }),
        .S({\p_Val2_16_reg_2690[6]_i_36_n_0 ,\p_Val2_16_reg_2690[6]_i_37_n_0 ,\p_Val2_16_reg_2690[6]_i_38_n_0 ,\p_Val2_16_reg_2690[6]_i_39_n_0 }));
  CARRY4 \p_Val2_16_reg_2690_reg[6]_i_9 
       (.CI(\p_Val2_16_reg_2690_reg[6]_i_14_n_0 ),
        .CO({\p_Val2_16_reg_2690_reg[6]_i_9_n_0 ,\NLW_p_Val2_16_reg_2690_reg[6]_i_9_CO_UNCONNECTED [2],\p_Val2_16_reg_2690_reg[6]_i_9_n_2 ,\p_Val2_16_reg_2690_reg[6]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_16_reg_2690[6]_i_16_n_0 ,\p_Val2_16_reg_2690[6]_i_17_n_0 }),
        .O({\NLW_p_Val2_16_reg_2690_reg[6]_i_9_O_UNCONNECTED [3],\p_Val2_16_reg_2690_reg[6]_i_9_n_5 ,\p_Val2_16_reg_2690_reg[6]_i_9_n_6 ,\p_Val2_16_reg_2690_reg[6]_i_9_n_7 }),
        .S({1'b1,\p_Val2_16_reg_2690[6]_i_18_n_0 ,\p_Val2_16_reg_2690[6]_i_19_n_0 ,\p_Val2_16_reg_2690[6]_i_20_n_0 }));
  FDRE \p_Val2_19_reg_2700_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[21]),
        .Q(tmp_97_fu_2167_p3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_20_reg_2705[3]_i_10 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[16]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_14_n_4 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_12_n_5 ),
        .O(\p_Val2_20_reg_2705[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_20_reg_2705[3]_i_11 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[15]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_14_n_5 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_12_n_6 ),
        .O(\p_Val2_20_reg_2705[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_20_reg_2705[3]_i_12 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[14]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_14_n_6 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_12_n_7 ),
        .O(\p_Val2_20_reg_2705[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[3]_i_2 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[16]),
        .I1(\p_Val2_20_reg_2705[3]_i_10_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[15]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_12_n_6 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_14_n_5 ),
        .O(\p_Val2_20_reg_2705[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[3]_i_3 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[15]),
        .I1(\p_Val2_20_reg_2705[3]_i_11_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[14]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_12_n_7 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_14_n_6 ),
        .O(\p_Val2_20_reg_2705[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[3]_i_4 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[14]),
        .I1(\p_Val2_20_reg_2705[3]_i_12_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[13]),
        .I3(\tmp_96_reg_2710_reg[0]_i_4_n_4 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_14_n_7 ),
        .O(\p_Val2_20_reg_2705[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[3]_i_5 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[13]),
        .I1(\tmp_96_reg_2710[0]_i_10_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[12]),
        .I3(\tmp_96_reg_2710_reg[0]_i_4_n_5 ),
        .I4(\tmp_96_reg_2710_reg[0]_i_9_n_4 ),
        .O(\p_Val2_20_reg_2705[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[3]_i_6 
       (.I0(\p_Val2_20_reg_2705[3]_i_2_n_0 ),
        .I1(\p_Val2_20_reg_2705[6]_i_13_n_0 ),
        .I2(tmp_285_2_1_cast_fu_1867_p1[17]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_14_n_4 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_12_n_5 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[16]),
        .O(\p_Val2_20_reg_2705[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[3]_i_7 
       (.I0(\p_Val2_20_reg_2705[3]_i_3_n_0 ),
        .I1(\p_Val2_20_reg_2705[3]_i_10_n_0 ),
        .I2(tmp_285_2_1_cast_fu_1867_p1[16]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_14_n_5 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_12_n_6 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[15]),
        .O(\p_Val2_20_reg_2705[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[3]_i_8 
       (.I0(\p_Val2_20_reg_2705[3]_i_4_n_0 ),
        .I1(\p_Val2_20_reg_2705[3]_i_11_n_0 ),
        .I2(tmp_285_2_1_cast_fu_1867_p1[15]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_14_n_6 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_12_n_7 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[14]),
        .O(\p_Val2_20_reg_2705[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[3]_i_9 
       (.I0(\p_Val2_20_reg_2705[3]_i_5_n_0 ),
        .I1(\p_Val2_20_reg_2705[3]_i_12_n_0 ),
        .I2(tmp_285_2_1_cast_fu_1867_p1[14]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_14_n_7 ),
        .I4(\tmp_96_reg_2710_reg[0]_i_4_n_4 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[13]),
        .O(\p_Val2_20_reg_2705[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_20_reg_2705[6]_i_11 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[18]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_9_n_6 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_10_n_7 ),
        .O(\p_Val2_20_reg_2705[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_20_reg_2705[6]_i_13 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[17]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_9_n_7 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_12_n_4 ),
        .O(\p_Val2_20_reg_2705[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_15 
       (.I0(\p_Val2_20_reg_2705_reg[6]_i_9_n_6 ),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_10_n_7 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[18]),
        .O(\p_Val2_20_reg_2705[6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_16 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[17]),
        .I1(tmp56_reg_2665_reg__0[7]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[17]),
        .O(\p_Val2_20_reg_2705[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_17 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[16]),
        .I1(tmp56_reg_2665_reg__0[6]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[16]),
        .O(\p_Val2_20_reg_2705[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_20_reg_2705[6]_i_18 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[18]),
        .I1(tmp56_reg_2665_reg__0[8]),
        .O(\p_Val2_20_reg_2705[6]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_20_reg_2705[6]_i_19 
       (.I0(tmp_285_2_2_2_cast_c_fu_1935_p1[17]),
        .I1(tmp56_reg_2665_reg__0[7]),
        .I2(tmp_285_2_2_1_cast_c_fu_1924_p1[17]),
        .I3(tmp_285_2_2_1_cast_c_fu_1924_p1[18]),
        .I4(tmp56_reg_2665_reg__0[8]),
        .O(\p_Val2_20_reg_2705[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[6]_i_2 
       (.I0(\p_Val2_20_reg_2705_reg[6]_i_9_n_5 ),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_10_n_6 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[18]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_10_n_7 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_9_n_6 ),
        .O(\p_Val2_20_reg_2705[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_20 
       (.I0(\p_Val2_20_reg_2705[6]_i_17_n_0 ),
        .I1(tmp56_reg_2665_reg__0[7]),
        .I2(tmp_285_2_2_1_cast_c_fu_1924_p1[17]),
        .I3(tmp_285_2_2_2_cast_c_fu_1935_p1[17]),
        .O(\p_Val2_20_reg_2705[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_21 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[17]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[17]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[17]),
        .O(\p_Val2_20_reg_2705[6]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_20_reg_2705[6]_i_22 
       (.I0(tmp_285_2_1_1_cast_c_fu_1889_p1[18]),
        .I1(tmp_285_2_1_2_cast_c_fu_1900_p1[18]),
        .I2(tmp_285_2_1_1_cast_c_fu_1889_p1[19]),
        .O(\p_Val2_20_reg_2705[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_20_reg_2705[6]_i_23 
       (.I0(tmp_285_2_2_cast_ca_fu_1912_p1[17]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[17]),
        .I2(tmp_285_2_1_2_cast_c_fu_1900_p1[17]),
        .I3(tmp_285_2_1_2_cast_c_fu_1900_p1[18]),
        .I4(tmp_285_2_1_1_cast_c_fu_1889_p1[18]),
        .O(\p_Val2_20_reg_2705[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_24 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[16]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[16]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[16]),
        .O(\p_Val2_20_reg_2705[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_25 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[15]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[15]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[15]),
        .O(\p_Val2_20_reg_2705[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_26 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[14]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[14]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[14]),
        .O(\p_Val2_20_reg_2705[6]_i_26_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_27 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[13]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[13]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[13]),
        .O(\p_Val2_20_reg_2705[6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_28 
       (.I0(\p_Val2_20_reg_2705[6]_i_24_n_0 ),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[17]),
        .I2(tmp_285_2_1_2_cast_c_fu_1900_p1[17]),
        .I3(tmp_285_2_2_cast_ca_fu_1912_p1[17]),
        .O(\p_Val2_20_reg_2705[6]_i_28_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_29 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[16]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[16]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[16]),
        .I3(\p_Val2_20_reg_2705[6]_i_25_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[6]_i_3 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[18]),
        .I1(\p_Val2_20_reg_2705[6]_i_11_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[17]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_12_n_4 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_9_n_7 ),
        .O(\p_Val2_20_reg_2705[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_30 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[15]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[15]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[15]),
        .I3(\p_Val2_20_reg_2705[6]_i_26_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_30_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_31 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[14]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[14]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[14]),
        .I3(\p_Val2_20_reg_2705[6]_i_27_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_31_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_32 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[15]),
        .I1(tmp56_reg_2665_reg__0[5]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[15]),
        .O(\p_Val2_20_reg_2705[6]_i_32_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_33 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[14]),
        .I1(tmp56_reg_2665_reg__0[4]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[14]),
        .O(\p_Val2_20_reg_2705[6]_i_33_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_34 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[13]),
        .I1(tmp56_reg_2665_reg__0[3]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[13]),
        .O(\p_Val2_20_reg_2705[6]_i_34_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_20_reg_2705[6]_i_35 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[12]),
        .I1(tmp56_reg_2665_reg__0[2]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[12]),
        .O(\p_Val2_20_reg_2705[6]_i_35_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_36 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[16]),
        .I1(tmp56_reg_2665_reg__0[6]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[16]),
        .I3(\p_Val2_20_reg_2705[6]_i_32_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_36_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_37 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[15]),
        .I1(tmp56_reg_2665_reg__0[5]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[15]),
        .I3(\p_Val2_20_reg_2705[6]_i_33_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_37_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_38 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[14]),
        .I1(tmp56_reg_2665_reg__0[4]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[14]),
        .I3(\p_Val2_20_reg_2705[6]_i_34_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_38_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_20_reg_2705[6]_i_39 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[13]),
        .I1(tmp56_reg_2665_reg__0[3]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[13]),
        .I3(\p_Val2_20_reg_2705[6]_i_35_n_0 ),
        .O(\p_Val2_20_reg_2705[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \p_Val2_20_reg_2705[6]_i_4 
       (.I0(tmp_285_2_1_cast_fu_1867_p1[17]),
        .I1(\p_Val2_20_reg_2705[6]_i_13_n_0 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[16]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_12_n_5 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_14_n_4 ),
        .O(\p_Val2_20_reg_2705[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_20_reg_2705[6]_i_5 
       (.I0(\p_Val2_20_reg_2705_reg[6]_i_9_n_0 ),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_10_n_1 ),
        .O(\p_Val2_20_reg_2705[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_20_reg_2705[6]_i_6 
       (.I0(\p_Val2_20_reg_2705[6]_i_15_n_0 ),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_9_n_0 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_10_n_1 ),
        .O(\p_Val2_20_reg_2705[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[6]_i_7 
       (.I0(\p_Val2_20_reg_2705[6]_i_3_n_0 ),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_10_n_6 ),
        .I2(\p_Val2_20_reg_2705_reg[6]_i_9_n_5 ),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_9_n_6 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_10_n_7 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[18]),
        .O(\p_Val2_20_reg_2705[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \p_Val2_20_reg_2705[6]_i_8 
       (.I0(\p_Val2_20_reg_2705[6]_i_4_n_0 ),
        .I1(\p_Val2_20_reg_2705[6]_i_11_n_0 ),
        .I2(tmp_285_2_1_cast_fu_1867_p1[18]),
        .I3(\p_Val2_20_reg_2705_reg[6]_i_9_n_7 ),
        .I4(\p_Val2_20_reg_2705_reg[6]_i_12_n_4 ),
        .I5(tmp_285_2_0_1_cast_fu_1842_p1[17]),
        .O(\p_Val2_20_reg_2705[6]_i_8_n_0 ));
  FDRE \p_Val2_20_reg_2705_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[14]),
        .Q(p_Val2_20_reg_2705[0]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_2705_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[15]),
        .Q(p_Val2_20_reg_2705[1]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_2705_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[16]),
        .Q(p_Val2_20_reg_2705[2]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_2705_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[17]),
        .Q(p_Val2_20_reg_2705[3]),
        .R(1'b0));
  CARRY4 \p_Val2_20_reg_2705_reg[3]_i_1 
       (.CI(\tmp_96_reg_2710_reg[0]_i_1_n_0 ),
        .CO({\p_Val2_20_reg_2705_reg[3]_i_1_n_0 ,\p_Val2_20_reg_2705_reg[3]_i_1_n_1 ,\p_Val2_20_reg_2705_reg[3]_i_1_n_2 ,\p_Val2_20_reg_2705_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_20_reg_2705[3]_i_2_n_0 ,\p_Val2_20_reg_2705[3]_i_3_n_0 ,\p_Val2_20_reg_2705[3]_i_4_n_0 ,\p_Val2_20_reg_2705[3]_i_5_n_0 }),
        .O(p_Val2_19_fu_1975_p2[17:14]),
        .S({\p_Val2_20_reg_2705[3]_i_6_n_0 ,\p_Val2_20_reg_2705[3]_i_7_n_0 ,\p_Val2_20_reg_2705[3]_i_8_n_0 ,\p_Val2_20_reg_2705[3]_i_9_n_0 }));
  FDRE \p_Val2_20_reg_2705_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[18]),
        .Q(p_Val2_20_reg_2705[4]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_2705_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[19]),
        .Q(p_Val2_20_reg_2705[5]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_2705_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[20]),
        .Q(p_Val2_20_reg_2705[6]),
        .R(1'b0));
  CARRY4 \p_Val2_20_reg_2705_reg[6]_i_1 
       (.CI(\p_Val2_20_reg_2705_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_20_reg_2705_reg[6]_i_1_CO_UNCONNECTED [3],\p_Val2_20_reg_2705_reg[6]_i_1_n_1 ,\p_Val2_20_reg_2705_reg[6]_i_1_n_2 ,\p_Val2_20_reg_2705_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_20_reg_2705[6]_i_2_n_0 ,\p_Val2_20_reg_2705[6]_i_3_n_0 ,\p_Val2_20_reg_2705[6]_i_4_n_0 }),
        .O(p_Val2_19_fu_1975_p2[21:18]),
        .S({\p_Val2_20_reg_2705[6]_i_5_n_0 ,\p_Val2_20_reg_2705[6]_i_6_n_0 ,\p_Val2_20_reg_2705[6]_i_7_n_0 ,\p_Val2_20_reg_2705[6]_i_8_n_0 }));
  CARRY4 \p_Val2_20_reg_2705_reg[6]_i_10 
       (.CI(\p_Val2_20_reg_2705_reg[6]_i_12_n_0 ),
        .CO({\NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED [3],\p_Val2_20_reg_2705_reg[6]_i_10_n_1 ,\NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED [1],\p_Val2_20_reg_2705_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_285_2_1_1_cast_c_fu_1889_p1[19],\p_Val2_20_reg_2705[6]_i_21_n_0 }),
        .O({\NLW_p_Val2_20_reg_2705_reg[6]_i_10_O_UNCONNECTED [3:2],\p_Val2_20_reg_2705_reg[6]_i_10_n_6 ,\p_Val2_20_reg_2705_reg[6]_i_10_n_7 }),
        .S({1'b0,1'b1,\p_Val2_20_reg_2705[6]_i_22_n_0 ,\p_Val2_20_reg_2705[6]_i_23_n_0 }));
  CARRY4 \p_Val2_20_reg_2705_reg[6]_i_12 
       (.CI(\tmp_96_reg_2710_reg[0]_i_4_n_0 ),
        .CO({\p_Val2_20_reg_2705_reg[6]_i_12_n_0 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_1 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_2 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_20_reg_2705[6]_i_24_n_0 ,\p_Val2_20_reg_2705[6]_i_25_n_0 ,\p_Val2_20_reg_2705[6]_i_26_n_0 ,\p_Val2_20_reg_2705[6]_i_27_n_0 }),
        .O({\p_Val2_20_reg_2705_reg[6]_i_12_n_4 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_5 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_6 ,\p_Val2_20_reg_2705_reg[6]_i_12_n_7 }),
        .S({\p_Val2_20_reg_2705[6]_i_28_n_0 ,\p_Val2_20_reg_2705[6]_i_29_n_0 ,\p_Val2_20_reg_2705[6]_i_30_n_0 ,\p_Val2_20_reg_2705[6]_i_31_n_0 }));
  CARRY4 \p_Val2_20_reg_2705_reg[6]_i_14 
       (.CI(\tmp_96_reg_2710_reg[0]_i_9_n_0 ),
        .CO({\p_Val2_20_reg_2705_reg[6]_i_14_n_0 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_1 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_2 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_20_reg_2705[6]_i_32_n_0 ,\p_Val2_20_reg_2705[6]_i_33_n_0 ,\p_Val2_20_reg_2705[6]_i_34_n_0 ,\p_Val2_20_reg_2705[6]_i_35_n_0 }),
        .O({\p_Val2_20_reg_2705_reg[6]_i_14_n_4 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_5 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_6 ,\p_Val2_20_reg_2705_reg[6]_i_14_n_7 }),
        .S({\p_Val2_20_reg_2705[6]_i_36_n_0 ,\p_Val2_20_reg_2705[6]_i_37_n_0 ,\p_Val2_20_reg_2705[6]_i_38_n_0 ,\p_Val2_20_reg_2705[6]_i_39_n_0 }));
  CARRY4 \p_Val2_20_reg_2705_reg[6]_i_9 
       (.CI(\p_Val2_20_reg_2705_reg[6]_i_14_n_0 ),
        .CO({\p_Val2_20_reg_2705_reg[6]_i_9_n_0 ,\NLW_p_Val2_20_reg_2705_reg[6]_i_9_CO_UNCONNECTED [2],\p_Val2_20_reg_2705_reg[6]_i_9_n_2 ,\p_Val2_20_reg_2705_reg[6]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_20_reg_2705[6]_i_16_n_0 ,\p_Val2_20_reg_2705[6]_i_17_n_0 }),
        .O({\NLW_p_Val2_20_reg_2705_reg[6]_i_9_O_UNCONNECTED [3],\p_Val2_20_reg_2705_reg[6]_i_9_n_5 ,\p_Val2_20_reg_2705_reg[6]_i_9_n_6 ,\p_Val2_20_reg_2705_reg[6]_i_9_n_7 }),
        .S({1'b1,\p_Val2_20_reg_2705[6]_i_18_n_0 ,\p_Val2_20_reg_2705[6]_i_19_n_0 ,\p_Val2_20_reg_2705[6]_i_20_n_0 }));
  FDRE \p_Val2_s_reg_2670_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[21]),
        .Q(p_Val2_s_reg_2670),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[0]),
        .Q(right_border_buf_0_15_fu_302[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[1]),
        .Q(right_border_buf_0_15_fu_302[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[2]),
        .Q(right_border_buf_0_15_fu_302[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[3]),
        .Q(right_border_buf_0_15_fu_302[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[4]),
        .Q(right_border_buf_0_15_fu_302[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[5]),
        .Q(right_border_buf_0_15_fu_302[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[6]),
        .Q(right_border_buf_0_15_fu_302[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_15_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_s_fu_298[7]),
        .Q(right_border_buf_0_15_fu_302[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \right_border_buf_0_16_fu_310[7]_i_1 
       (.I0(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .I1(or_cond_i_i_reg_2516),
        .I2(\icmp_reg_2460_reg[0]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(right_border_buf_0_15_fu_3020));
  FDRE \right_border_buf_0_16_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[0]),
        .Q(right_border_buf_0_16_fu_310[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[1]),
        .Q(right_border_buf_0_16_fu_310[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[2]),
        .Q(right_border_buf_0_16_fu_310[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[3]),
        .Q(right_border_buf_0_16_fu_310[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[4]),
        .Q(right_border_buf_0_16_fu_310[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[5]),
        .Q(right_border_buf_0_16_fu_310[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[6]),
        .Q(right_border_buf_0_16_fu_310[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_16_fu_310_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_1_0_fu_894_p3[7]),
        .Q(right_border_buf_0_16_fu_310[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[0]),
        .Q(right_border_buf_0_17_fu_314[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[1]),
        .Q(right_border_buf_0_17_fu_314[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[2]),
        .Q(right_border_buf_0_17_fu_314[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[3]),
        .Q(right_border_buf_0_17_fu_314[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[4]),
        .Q(right_border_buf_0_17_fu_314[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[5]),
        .Q(right_border_buf_0_17_fu_314[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[6]),
        .Q(right_border_buf_0_17_fu_314[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_17_fu_314_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_16_fu_310[7]),
        .Q(right_border_buf_0_17_fu_314[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[0]),
        .Q(right_border_buf_0_18_fu_322[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[1]),
        .Q(right_border_buf_0_18_fu_322[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[2]),
        .Q(right_border_buf_0_18_fu_322[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[3]),
        .Q(right_border_buf_0_18_fu_322[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[4]),
        .Q(right_border_buf_0_18_fu_322[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[5]),
        .Q(right_border_buf_0_18_fu_322[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[6]),
        .Q(right_border_buf_0_18_fu_322[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_18_fu_322_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_2_0_fu_912_p3[7]),
        .Q(right_border_buf_0_18_fu_322[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[0]),
        .Q(right_border_buf_0_19_fu_326[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[1]),
        .Q(right_border_buf_0_19_fu_326[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[2]),
        .Q(right_border_buf_0_19_fu_326[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[3]),
        .Q(right_border_buf_0_19_fu_326[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[4]),
        .Q(right_border_buf_0_19_fu_326[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[5]),
        .Q(right_border_buf_0_19_fu_326[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[6]),
        .Q(right_border_buf_0_19_fu_326[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_19_fu_326_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_0_18_fu_322[7]),
        .Q(right_border_buf_0_19_fu_326[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[0]),
        .Q(right_border_buf_0_s_fu_298[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[1]),
        .Q(right_border_buf_0_s_fu_298[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[2]),
        .Q(right_border_buf_0_s_fu_298[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[3]),
        .Q(right_border_buf_0_s_fu_298[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[4]),
        .Q(right_border_buf_0_s_fu_298[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[5]),
        .Q(right_border_buf_0_s_fu_298[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[6]),
        .Q(right_border_buf_0_s_fu_298[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_0_val_0_0_fu_876_p3[7]),
        .Q(right_border_buf_0_s_fu_298[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[0]),
        .Q(right_border_buf_1_15_fu_338[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[1]),
        .Q(right_border_buf_1_15_fu_338[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[2]),
        .Q(right_border_buf_1_15_fu_338[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[3]),
        .Q(right_border_buf_1_15_fu_338[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[4]),
        .Q(right_border_buf_1_15_fu_338[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[5]),
        .Q(right_border_buf_1_15_fu_338[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[6]),
        .Q(right_border_buf_1_15_fu_338[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_15_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_s_fu_334[7]),
        .Q(right_border_buf_1_15_fu_338[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[0]),
        .Q(right_border_buf_1_16_fu_346[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[1]),
        .Q(right_border_buf_1_16_fu_346[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[2]),
        .Q(right_border_buf_1_16_fu_346[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[3]),
        .Q(right_border_buf_1_16_fu_346[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[4]),
        .Q(right_border_buf_1_16_fu_346[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[5]),
        .Q(right_border_buf_1_16_fu_346[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[6]),
        .Q(right_border_buf_1_16_fu_346[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_16_fu_346_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_1_0_fu_1095_p3[7]),
        .Q(right_border_buf_1_16_fu_346[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[0]),
        .Q(right_border_buf_1_17_fu_350[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[1]),
        .Q(right_border_buf_1_17_fu_350[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[2]),
        .Q(right_border_buf_1_17_fu_350[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[3]),
        .Q(right_border_buf_1_17_fu_350[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[4]),
        .Q(right_border_buf_1_17_fu_350[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[5]),
        .Q(right_border_buf_1_17_fu_350[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[6]),
        .Q(right_border_buf_1_17_fu_350[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_17_fu_350_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_16_fu_346[7]),
        .Q(right_border_buf_1_17_fu_350[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[0]),
        .Q(right_border_buf_1_18_fu_358[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[1]),
        .Q(right_border_buf_1_18_fu_358[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[2]),
        .Q(right_border_buf_1_18_fu_358[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[3]),
        .Q(right_border_buf_1_18_fu_358[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[4]),
        .Q(right_border_buf_1_18_fu_358[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[5]),
        .Q(right_border_buf_1_18_fu_358[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[6]),
        .Q(right_border_buf_1_18_fu_358[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_18_fu_358_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_2_0_fu_1113_p3[7]),
        .Q(right_border_buf_1_18_fu_358[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[0]),
        .Q(right_border_buf_1_19_fu_362[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[1]),
        .Q(right_border_buf_1_19_fu_362[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[2]),
        .Q(right_border_buf_1_19_fu_362[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[3]),
        .Q(right_border_buf_1_19_fu_362[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[4]),
        .Q(right_border_buf_1_19_fu_362[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[5]),
        .Q(right_border_buf_1_19_fu_362[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[6]),
        .Q(right_border_buf_1_19_fu_362[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_19_fu_362_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_1_18_fu_358[7]),
        .Q(right_border_buf_1_19_fu_362[7]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[0]),
        .Q(right_border_buf_1_s_fu_334[0]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[1]),
        .Q(right_border_buf_1_s_fu_334[1]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[2]),
        .Q(right_border_buf_1_s_fu_334[2]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[3]),
        .Q(right_border_buf_1_s_fu_334[3]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[4]),
        .Q(right_border_buf_1_s_fu_334[4]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[5]),
        .Q(right_border_buf_1_s_fu_334[5]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[6]),
        .Q(right_border_buf_1_s_fu_334[6]),
        .R(1'b0));
  FDRE \right_border_buf_1_s_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_1_val_0_0_fu_1077_p3[7]),
        .Q(right_border_buf_1_s_fu_334[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[0]),
        .Q(right_border_buf_2_12_fu_318[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[1]),
        .Q(right_border_buf_2_12_fu_318[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[2]),
        .Q(right_border_buf_2_12_fu_318[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[3]),
        .Q(right_border_buf_2_12_fu_318[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[4]),
        .Q(right_border_buf_2_12_fu_318[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[5]),
        .Q(right_border_buf_2_12_fu_318[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[6]),
        .Q(right_border_buf_2_12_fu_318[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_12_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_2_0_fu_1305_p3[7]),
        .Q(right_border_buf_2_12_fu_318[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[0]),
        .Q(right_border_buf_2_13_fu_330[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[1]),
        .Q(right_border_buf_2_13_fu_330[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[2]),
        .Q(right_border_buf_2_13_fu_330[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[3]),
        .Q(right_border_buf_2_13_fu_330[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[4]),
        .Q(right_border_buf_2_13_fu_330[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[5]),
        .Q(right_border_buf_2_13_fu_330[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[6]),
        .Q(right_border_buf_2_13_fu_330[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_13_fu_330_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_14_fu_342[7]),
        .Q(right_border_buf_2_13_fu_330[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[0]),
        .Q(right_border_buf_2_14_fu_342[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[1]),
        .Q(right_border_buf_2_14_fu_342[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[2]),
        .Q(right_border_buf_2_14_fu_342[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[3]),
        .Q(right_border_buf_2_14_fu_342[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[4]),
        .Q(right_border_buf_2_14_fu_342[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[5]),
        .Q(right_border_buf_2_14_fu_342[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[6]),
        .Q(right_border_buf_2_14_fu_342[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_14_fu_342_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_1_0_fu_1287_p3[7]),
        .Q(right_border_buf_2_14_fu_342[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[0]),
        .Q(right_border_buf_2_15_fu_354[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[1]),
        .Q(right_border_buf_2_15_fu_354[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[2]),
        .Q(right_border_buf_2_15_fu_354[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[3]),
        .Q(right_border_buf_2_15_fu_354[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[4]),
        .Q(right_border_buf_2_15_fu_354[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[5]),
        .Q(right_border_buf_2_15_fu_354[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[6]),
        .Q(right_border_buf_2_15_fu_354[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_15_fu_354_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_16_fu_366[7]),
        .Q(right_border_buf_2_15_fu_354[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[0]),
        .Q(right_border_buf_2_16_fu_366[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[1]),
        .Q(right_border_buf_2_16_fu_366[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[2]),
        .Q(right_border_buf_2_16_fu_366[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[3]),
        .Q(right_border_buf_2_16_fu_366[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[4]),
        .Q(right_border_buf_2_16_fu_366[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[5]),
        .Q(right_border_buf_2_16_fu_366[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[6]),
        .Q(right_border_buf_2_16_fu_366[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_16_fu_366_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(col_buf_2_val_0_0_fu_1269_p3[7]),
        .Q(right_border_buf_2_16_fu_366[7]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[0]),
        .Q(right_border_buf_2_s_fu_306[0]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[1]),
        .Q(right_border_buf_2_s_fu_306[1]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[2]),
        .Q(right_border_buf_2_s_fu_306[2]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[3]),
        .Q(right_border_buf_2_s_fu_306[3]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[4]),
        .Q(right_border_buf_2_s_fu_306[4]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[5]),
        .Q(right_border_buf_2_s_fu_306[5]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[6]),
        .Q(right_border_buf_2_s_fu_306[6]),
        .R(1'b0));
  FDRE \right_border_buf_2_s_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_15_fu_3020),
        .D(right_border_buf_2_12_fu_318[7]),
        .Q(right_border_buf_2_s_fu_306[7]),
        .R(1'b0));
  FDRE \row_assign_12_0_1_t_reg_2493_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(i_V_fu_619_p2[0]),
        .Q(row_assign_12_0_1_t_reg_2493),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_assign_12_0_2_t_reg_2500[1]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[0] ),
        .I1(\t_V_reg_579_reg_n_0_[1] ),
        .O(row_assign_12_0_2_t_fu_681_p2));
  FDRE \row_assign_12_0_2_t_reg_2500_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(\t_V_reg_579_reg_n_0_[0] ),
        .Q(row_assign_12_0_2_t_reg_2500[0]),
        .R(1'b0));
  FDRE \row_assign_12_0_2_t_reg_2500_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(row_assign_12_0_2_t_fu_681_p2),
        .Q(row_assign_12_0_2_t_reg_2500[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[11]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[12]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[13]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[14]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[15]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[16]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[17]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_12_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_1_cast_c_fu_1572_p1[18]),
        .Q(tmp_285_0_2_cast_ca_fu_1560_p1[17]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_13_fu_234[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond461_i_reg_2507_pp0_iter1_reg),
        .O(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[11]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[12]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[13]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[14]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[15]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[16]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[17]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_13_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_2_cast_c_fu_1548_p1[18]),
        .Q(tmp_285_0_1_1_cast_c_fu_1537_p1[19]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[12]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[13]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[14]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[15]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[16]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[17]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[18]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_14_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_1_1_cast_c_fu_1537_p1[19]),
        .Q(tmp_285_0_1_cast_fu_1515_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[0]),
        .Q(src_kernel_win_0_va_15_fu_242[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[1]),
        .Q(src_kernel_win_0_va_15_fu_242[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[2]),
        .Q(src_kernel_win_0_va_15_fu_242[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[3]),
        .Q(src_kernel_win_0_va_15_fu_242[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[4]),
        .Q(src_kernel_win_0_va_15_fu_242[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[5]),
        .Q(src_kernel_win_0_va_15_fu_242[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[6]),
        .Q(src_kernel_win_0_va_15_fu_242[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_15_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_19_fu_1005_p3[7]),
        .Q(src_kernel_win_0_va_15_fu_242[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[0]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[1]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[2]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[3]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[4]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[5]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[6]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_16_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_0_va_15_fu_242[7]),
        .Q(tmp_285_0_0_cast_ca_fu_1026_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[0]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[1]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[2]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[3]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[4]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[5]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[6]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_17_reg_2604_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_17_fu_969_p3[7]),
        .Q(tmp_285_0_2_2_cast_c_fu_1583_p1[17]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_18_reg_2610[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .O(src_kernel_win_0_va_17_reg_26040));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[0]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[1]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[2]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[3]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[4]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[5]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[6]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_18_reg_2610_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_0_va_18_fu_987_p3[7]),
        .Q(tmp_285_0_1_2_cast_c_fu_1548_p1[18]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \src_kernel_win_0_va_24_reg_2616[7]_i_1 
       (.I0(or_cond_i_reg_2564),
        .I1(\exitcond461_i_reg_2507_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(src_kernel_win_0_va_24_reg_26160));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[0]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[1]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[2]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[3]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[4]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[5]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[6]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_24_reg_2616_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_0_va_15_fu_242[7]),
        .Q(tmp_285_0_0_1_cast_fu_1490_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[10]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[11]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[12]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[13]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[14]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[15]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[16]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_0_2_2_cast_c_fu_1583_p1[17]),
        .Q(tmp_285_0_2_1_cast_c_fu_1572_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[11]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[12]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[13]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[14]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[15]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[16]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[17]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_12_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_1_cast_c_fu_1748_p1[18]),
        .Q(tmp_285_1_2_cast_ca_fu_1736_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[11]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[12]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[13]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[14]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[15]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[16]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[17]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_13_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_2_cast_c_fu_1724_p1[18]),
        .Q(tmp_285_1_1_1_cast_c_fu_1713_p1[19]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[12]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[13]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[14]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[15]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[16]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[17]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[18]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_14_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_1_1_cast_c_fu_1713_p1[19]),
        .Q(tmp_285_1_1_cast_fu_1691_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[0]),
        .Q(src_kernel_win_1_va_15_fu_266[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[1]),
        .Q(src_kernel_win_1_va_15_fu_266[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[2]),
        .Q(src_kernel_win_1_va_15_fu_266[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[3]),
        .Q(src_kernel_win_1_va_15_fu_266[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[4]),
        .Q(src_kernel_win_1_va_15_fu_266[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[5]),
        .Q(src_kernel_win_1_va_15_fu_266[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[6]),
        .Q(src_kernel_win_1_va_15_fu_266[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_15_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_19_fu_1206_p3[7]),
        .Q(src_kernel_win_1_va_15_fu_266[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[0]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[1]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[2]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[3]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[4]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[5]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[6]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_16_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_1_va_15_fu_266[7]),
        .Q(tmp_285_1_0_cast_ca_fu_1227_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[0]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[1]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[2]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[3]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[4]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[5]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[6]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_17_reg_2626_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_17_fu_1170_p3[7]),
        .Q(tmp_285_1_2_2_cast_c_fu_1759_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[0]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[1]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[2]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[3]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[4]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[5]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[6]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_18_reg_2632_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_1_va_18_fu_1188_p3[7]),
        .Q(tmp_285_1_1_2_cast_c_fu_1724_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[0]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[1]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[2]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[3]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[4]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[5]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[6]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_24_reg_2638_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_1_va_15_fu_266[7]),
        .Q(tmp_285_1_0_1_cast_fu_1666_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[10]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[11]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[12]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[13]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[14]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[15]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[16]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_va_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_1_2_2_cast_c_fu_1759_p1[17]),
        .Q(tmp_285_1_2_1_cast_c_fu_1748_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[11]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[12]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[13]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[14]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[15]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[16]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[17]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_12_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_1_cast_c_fu_1924_p1[18]),
        .Q(tmp_285_2_2_cast_ca_fu_1912_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[11]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[12]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[13]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[14]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[15]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[16]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[17]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_13_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_2_cast_c_fu_1900_p1[18]),
        .Q(tmp_285_2_1_1_cast_c_fu_1889_p1[19]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[12]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[13]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[14]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[15]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[16]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[17]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[18]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_14_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_1_1_cast_c_fu_1889_p1[19]),
        .Q(tmp_285_2_1_cast_fu_1867_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[0]),
        .Q(src_kernel_win_2_va_15_fu_290[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[1]),
        .Q(src_kernel_win_2_va_15_fu_290[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[2]),
        .Q(src_kernel_win_2_va_15_fu_290[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[3]),
        .Q(src_kernel_win_2_va_15_fu_290[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[4]),
        .Q(src_kernel_win_2_va_15_fu_290[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[5]),
        .Q(src_kernel_win_2_va_15_fu_290[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[6]),
        .Q(src_kernel_win_2_va_15_fu_290[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_15_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_22_fu_1389_p3[7]),
        .Q(src_kernel_win_2_va_15_fu_290[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[0]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[1]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[2]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[3]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[4]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[5]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[6]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_16_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_15_fu_2420),
        .D(src_kernel_win_2_va_15_fu_290[7]),
        .Q(tmp_285_2_0_cast_ca_fu_1410_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[0]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[10]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[1]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[2]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[3]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[4]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[5]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[6]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_20_reg_2648_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_20_fu_1353_p3[7]),
        .Q(tmp_285_2_2_2_cast_c_fu_1935_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[0]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[1]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[2]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[3]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[4]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[5]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[6]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_21_reg_2654_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_17_reg_26040),
        .D(src_kernel_win_2_va_21_fu_1371_p3[7]),
        .Q(tmp_285_2_1_2_cast_c_fu_1900_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[0]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[1]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[2]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[3]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[4]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[5]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[6]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_27_reg_2660_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(src_kernel_win_2_va_15_fu_290[7]),
        .Q(tmp_285_2_0_1_cast_fu_1842_p1[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[10]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[11]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[12]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[13]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[14]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[15]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[16]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_va_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_13_fu_234[7]_i_1_n_0 ),
        .D(tmp_285_2_2_2_cast_c_fu_1935_p1[17]),
        .Q(tmp_285_2_2_1_cast_c_fu_1924_p1[18]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__1
       (.I0(Filter2D_1_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_duplicate_U0_full_n),
        .I3(Filter2D_1_U0_ap_start),
        .O(start_once_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_590[1]_i_1 
       (.I0(t_V_3_reg_590_reg__0),
        .I1(t_V_3_reg_590_reg__1[1]),
        .O(j_V_fu_697_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_590[2]_i_1 
       (.I0(t_V_3_reg_590_reg__1[2]),
        .I1(t_V_3_reg_590_reg__1[1]),
        .I2(t_V_3_reg_590_reg__0),
        .O(\t_V_3_reg_590[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_3_reg_590[3]_i_1 
       (.I0(t_V_3_reg_590_reg__1[3]),
        .I1(t_V_3_reg_590_reg__1[2]),
        .I2(t_V_3_reg_590_reg__0),
        .I3(t_V_3_reg_590_reg__1[1]),
        .O(\t_V_3_reg_590[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_3_reg_590[4]_i_1 
       (.I0(t_V_3_reg_590_reg__1[4]),
        .I1(t_V_3_reg_590_reg__1[3]),
        .I2(t_V_3_reg_590_reg__1[1]),
        .I3(t_V_3_reg_590_reg__0),
        .I4(t_V_3_reg_590_reg__1[2]),
        .O(\t_V_3_reg_590[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_3_reg_590[5]_i_1 
       (.I0(t_V_3_reg_590_reg__1[5]),
        .I1(t_V_3_reg_590_reg__1[2]),
        .I2(t_V_3_reg_590_reg__0),
        .I3(t_V_3_reg_590_reg__1[1]),
        .I4(t_V_3_reg_590_reg__1[3]),
        .I5(t_V_3_reg_590_reg__1[4]),
        .O(j_V_fu_697_p2[5]));
  LUT4 #(
    .INIT(16'hF070)) 
    \t_V_3_reg_590[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond461_i_reg_25070),
        .I2(\icmp_reg_2460[0]_i_1_n_0 ),
        .I3(exitcond461_i_fu_691_p2),
        .O(t_V_3_reg_590));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_3_reg_590[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond461_i_reg_25070),
        .I2(exitcond461_i_fu_691_p2),
        .O(t_V_3_reg_5900));
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_3_reg_590[6]_i_3 
       (.I0(t_V_3_reg_590_reg__1[6]),
        .I1(\t_V_3_reg_590[6]_i_4_n_0 ),
        .I2(t_V_3_reg_590_reg__1[5]),
        .O(j_V_fu_697_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \t_V_3_reg_590[6]_i_4 
       (.I0(t_V_3_reg_590_reg__1[4]),
        .I1(t_V_3_reg_590_reg__1[3]),
        .I2(t_V_3_reg_590_reg__1[1]),
        .I3(t_V_3_reg_590_reg__0),
        .I4(t_V_3_reg_590_reg__1[2]),
        .O(\t_V_3_reg_590[6]_i_4_n_0 ));
  FDRE \t_V_3_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(k_buf_2_val_5_U_n_7),
        .Q(t_V_3_reg_590_reg__0),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(j_V_fu_697_p2[1]),
        .Q(t_V_3_reg_590_reg__1[1]),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(\t_V_3_reg_590[2]_i_1_n_0 ),
        .Q(t_V_3_reg_590_reg__1[2]),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(\t_V_3_reg_590[3]_i_1_n_0 ),
        .Q(t_V_3_reg_590_reg__1[3]),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(\t_V_3_reg_590[4]_i_1_n_0 ),
        .Q(t_V_3_reg_590_reg__1[4]),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(j_V_fu_697_p2[5]),
        .Q(t_V_3_reg_590_reg__1[5]),
        .R(t_V_3_reg_590));
  FDRE \t_V_3_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_5900),
        .D(j_V_fu_697_p2[6]),
        .Q(t_V_3_reg_590_reg__1[6]),
        .R(t_V_3_reg_590));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_reg_579[6]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_25_reg_568[0]),
        .I2(tmp_25_reg_568[1]),
        .O(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[0]),
        .Q(\t_V_reg_579_reg_n_0_[0] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[1]),
        .Q(\t_V_reg_579_reg_n_0_[1] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[2]),
        .Q(\t_V_reg_579_reg_n_0_[2] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[3]),
        .Q(\t_V_reg_579_reg_n_0_[3] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[4]),
        .Q(\t_V_reg_579_reg_n_0_[4] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[5]),
        .Q(\t_V_reg_579_reg_n_0_[5] ),
        .R(ap_NS_fsm1));
  FDRE \t_V_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_V_reg_2446[6]),
        .Q(\t_V_reg_579_reg_n_0_[6] ),
        .R(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp40_reg_2621[18]_i_3 
       (.I0(row_assign_12_0_2_t_reg_2500[1]),
        .I1(tmp_32_reg_2473),
        .O(\tmp40_reg_2621[18]_i_3_n_0 ));
  FDRE \tmp40_reg_2621_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[10]),
        .Q(tmp40_cast_fu_1494_p1[10]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[11]),
        .Q(tmp40_cast_fu_1494_p1[11]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[12]),
        .Q(tmp40_cast_fu_1494_p1[12]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[13]),
        .Q(tmp40_cast_fu_1494_p1[13]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[14]),
        .Q(tmp40_cast_fu_1494_p1[14]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[15]),
        .Q(tmp40_cast_fu_1494_p1[15]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[16]),
        .Q(tmp40_cast_fu_1494_p1[16]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[17]),
        .Q(tmp40_cast_fu_1494_p1[17]),
        .R(1'b0));
  FDRE \tmp40_reg_2621_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp40_fu_1042_p2[18]),
        .Q(tmp40_cast_fu_1494_p1[18]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[10]),
        .Q(tmp48_reg_2643_reg__0[0]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[11]),
        .Q(tmp48_reg_2643_reg__0[1]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[12]),
        .Q(tmp48_reg_2643_reg__0[2]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[13]),
        .Q(tmp48_reg_2643_reg__0[3]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[14]),
        .Q(tmp48_reg_2643_reg__0[4]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[15]),
        .Q(tmp48_reg_2643_reg__0[5]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[16]),
        .Q(tmp48_reg_2643_reg__0[6]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[17]),
        .Q(tmp48_reg_2643_reg__0[7]),
        .R(1'b0));
  FDRE \tmp48_reg_2643_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp48_fu_1243_p2[18]),
        .Q(tmp48_reg_2643_reg__0[8]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[10]),
        .Q(tmp56_reg_2665_reg__0[0]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[11]),
        .Q(tmp56_reg_2665_reg__0[1]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[12]),
        .Q(tmp56_reg_2665_reg__0[2]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[13]),
        .Q(tmp56_reg_2665_reg__0[3]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[14]),
        .Q(tmp56_reg_2665_reg__0[4]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[15]),
        .Q(tmp56_reg_2665_reg__0[5]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[16]),
        .Q(tmp56_reg_2665_reg__0[6]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[17]),
        .Q(tmp56_reg_2665_reg__0[7]),
        .R(1'b0));
  FDRE \tmp56_reg_2665_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_24_reg_26160),
        .D(tmp56_fu_1426_p2[18]),
        .Q(tmp56_reg_2665_reg__0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \tmp_199_0_0_not_reg_2455[0]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[3] ),
        .I1(\t_V_reg_579_reg_n_0_[4] ),
        .I2(\t_V_reg_579_reg_n_0_[2] ),
        .I3(\t_V_reg_579_reg_n_0_[6] ),
        .I4(\t_V_reg_579_reg_n_0_[5] ),
        .O(tmp_199_0_0_not_fu_631_p2));
  FDRE \tmp_199_0_0_not_reg_2455_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(tmp_199_0_0_not_fu_631_p2),
        .Q(tmp_199_0_0_not_reg_2455),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    \tmp_243_0_1_reg_2469[0]_i_1 
       (.I0(\tmp_243_0_1_reg_2469_reg_n_0_[0] ),
        .I1(icmp_fu_647_p2),
        .I2(\icmp_reg_2460[0]_i_1_n_0 ),
        .I3(\t_V_reg_579_reg_n_0_[0] ),
        .O(\tmp_243_0_1_reg_2469[0]_i_1_n_0 ));
  FDRE \tmp_243_0_1_reg_2469_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_243_0_1_reg_2469[0]_i_1_n_0 ),
        .Q(\tmp_243_0_1_reg_2469_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \tmp_25_reg_568[0]_i_1 
       (.I0(tmp_25_reg_568[0]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_25_reg_568[1]),
        .I3(\tmp_25_reg_568_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_25_reg_568[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h006A6A6A)) 
    \tmp_25_reg_568[1]_i_1 
       (.I0(tmp_25_reg_568[1]),
        .I1(tmp_25_reg_568[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\tmp_25_reg_568_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\tmp_25_reg_568[1]_i_1_n_0 ));
  FDRE \tmp_25_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_25_reg_568[0]_i_1_n_0 ),
        .Q(tmp_25_reg_568[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_25_reg_568[1]_i_1_n_0 ),
        .Q(tmp_25_reg_568[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7777777F)) 
    \tmp_29_reg_2451[0]_i_1 
       (.I0(\t_V_reg_579_reg_n_0_[5] ),
        .I1(\t_V_reg_579_reg_n_0_[6] ),
        .I2(\t_V_reg_579_reg_n_0_[2] ),
        .I3(\t_V_reg_579_reg_n_0_[4] ),
        .I4(\t_V_reg_579_reg_n_0_[3] ),
        .O(tmp_29_fu_625_p2));
  FDRE \tmp_29_reg_2451_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(tmp_29_fu_625_p2),
        .Q(tmp_29_reg_2451),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \tmp_31_reg_2465[0]_i_1 
       (.I0(\tmp_31_reg_2465_reg_n_0_[0] ),
        .I1(icmp_fu_647_p2),
        .I2(\icmp_reg_2460[0]_i_1_n_0 ),
        .I3(\t_V_reg_579_reg_n_0_[0] ),
        .O(\tmp_31_reg_2465[0]_i_1_n_0 ));
  FDRE \tmp_31_reg_2465_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_31_reg_2465[0]_i_1_n_0 ),
        .Q(\tmp_31_reg_2465_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \tmp_32_reg_2473[0]_i_1 
       (.I0(tmp_199_0_0_not_fu_631_p2),
        .I1(\t_V_reg_579_reg_n_0_[3] ),
        .I2(\t_V_reg_579_reg_n_0_[4] ),
        .I3(\t_V_reg_579_reg_n_0_[1] ),
        .I4(\t_V_reg_579_reg_n_0_[0] ),
        .O(tmp_32_fu_665_p2));
  FDRE \tmp_32_reg_2473_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(tmp_32_fu_665_p2),
        .Q(tmp_32_reg_2473),
        .R(1'b0));
  FDRE \tmp_77_reg_2486_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_2460[0]_i_1_n_0 ),
        .D(\t_V_reg_579_reg_n_0_[1] ),
        .Q(tmp_77_reg_2486),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_84_reg_2680[0]_i_1 
       (.I0(or_cond_i_reg_2564_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .O(p_Val2_12_reg_26750));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_84_reg_2680[0]_i_11 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[13]),
        .I1(\p_Val2_12_reg_2675_reg[6]_i_14_n_7 ),
        .I2(\tmp_84_reg_2680_reg[0]_i_5_n_4 ),
        .O(\tmp_84_reg_2680[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_84_reg_2680[0]_i_12 
       (.I0(tmp_285_0_2_cast_ca_fu_1560_p1[13]),
        .I1(tmp_285_0_1_2_cast_c_fu_1548_p1[13]),
        .I2(tmp_285_0_1_1_cast_c_fu_1537_p1[13]),
        .O(\tmp_84_reg_2680[0]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_84_reg_2680[0]_i_13 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[13]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[13]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[13]),
        .I3(tmp_285_0_1_1_cast_c_fu_1537_p1[12]),
        .I4(tmp_285_0_1_2_cast_c_fu_1548_p1[12]),
        .O(\tmp_84_reg_2680[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_84_reg_2680[0]_i_14 
       (.I0(tmp_285_0_1_2_cast_c_fu_1548_p1[12]),
        .I1(tmp_285_0_1_1_cast_c_fu_1537_p1[12]),
        .I2(tmp_285_0_2_cast_ca_fu_1560_p1[12]),
        .O(\tmp_84_reg_2680[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_84_reg_2680[0]_i_15 
       (.I0(tmp_285_0_2_cast_ca_fu_1560_p1[11]),
        .I1(tmp_285_0_1_2_cast_c_fu_1548_p1[11]),
        .O(\tmp_84_reg_2680[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_84_reg_2680[0]_i_16 
       (.I0(tmp_285_0_2_2_cast_c_fu_1583_p1[12]),
        .I1(tmp_285_0_2_1_cast_c_fu_1572_p1[12]),
        .I2(tmp40_cast_fu_1494_p1[12]),
        .O(\tmp_84_reg_2680[0]_i_16_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_84_reg_2680[0]_i_17 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[12]),
        .I1(tmp40_cast_fu_1494_p1[12]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[12]),
        .I3(tmp40_cast_fu_1494_p1[11]),
        .I4(tmp_285_0_2_1_cast_c_fu_1572_p1[11]),
        .O(\tmp_84_reg_2680[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_84_reg_2680[0]_i_18 
       (.I0(tmp_285_0_2_1_cast_c_fu_1572_p1[11]),
        .I1(tmp40_cast_fu_1494_p1[11]),
        .I2(tmp_285_0_2_2_cast_c_fu_1583_p1[11]),
        .O(\tmp_84_reg_2680[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_84_reg_2680[0]_i_19 
       (.I0(tmp_285_0_2_2_cast_c_fu_1583_p1[10]),
        .I1(tmp40_cast_fu_1494_p1[10]),
        .O(\tmp_84_reg_2680[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_84_reg_2680[0]_i_3 
       (.I0(tmp_285_0_0_1_cast_fu_1490_p1[12]),
        .I1(\tmp_84_reg_2680_reg[0]_i_5_n_5 ),
        .I2(\tmp_84_reg_2680_reg[0]_i_10_n_4 ),
        .I3(tmp_285_0_1_cast_fu_1515_p1[13]),
        .I4(\tmp_84_reg_2680[0]_i_11_n_0 ),
        .O(\tmp_84_reg_2680[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_84_reg_2680[0]_i_4 
       (.I0(\tmp_84_reg_2680_reg[0]_i_5_n_5 ),
        .I1(\tmp_84_reg_2680_reg[0]_i_10_n_4 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[12]),
        .I3(tmp_285_0_1_cast_fu_1515_p1[12]),
        .O(\tmp_84_reg_2680[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp_84_reg_2680[0]_i_6 
       (.I0(\tmp_84_reg_2680[0]_i_11_n_0 ),
        .I1(tmp_285_0_1_cast_fu_1515_p1[13]),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[12]),
        .I3(\tmp_84_reg_2680_reg[0]_i_10_n_4 ),
        .I4(\tmp_84_reg_2680_reg[0]_i_5_n_5 ),
        .I5(tmp_285_0_1_cast_fu_1515_p1[12]),
        .O(\tmp_84_reg_2680[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp_84_reg_2680[0]_i_7 
       (.I0(\tmp_84_reg_2680[0]_i_4_n_0 ),
        .I1(tmp_285_0_0_1_cast_fu_1490_p1[11]),
        .I2(\tmp_84_reg_2680_reg[0]_i_5_n_6 ),
        .I3(\tmp_84_reg_2680_reg[0]_i_10_n_5 ),
        .O(\tmp_84_reg_2680[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_84_reg_2680[0]_i_8 
       (.I0(\tmp_84_reg_2680_reg[0]_i_5_n_6 ),
        .I1(\tmp_84_reg_2680_reg[0]_i_10_n_5 ),
        .I2(tmp_285_0_0_1_cast_fu_1490_p1[11]),
        .I3(tmp_285_0_1_cast_fu_1515_p1[11]),
        .O(\tmp_84_reg_2680[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_84_reg_2680[0]_i_9 
       (.I0(\tmp_84_reg_2680_reg[0]_i_5_n_7 ),
        .I1(\tmp_84_reg_2680_reg[0]_i_10_n_6 ),
        .O(\tmp_84_reg_2680[0]_i_9_n_0 ));
  FDRE \tmp_84_reg_2680_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_s_fu_1623_p2[13]),
        .Q(tmp_84_reg_2680),
        .R(1'b0));
  CARRY4 \tmp_84_reg_2680_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_84_reg_2680_reg[0]_i_10_n_0 ,\tmp_84_reg_2680_reg[0]_i_10_n_1 ,\tmp_84_reg_2680_reg[0]_i_10_n_2 ,\tmp_84_reg_2680_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_84_reg_2680[0]_i_16_n_0 ,tmp_285_0_2_2_cast_c_fu_1583_p1[11:10],1'b0}),
        .O({\tmp_84_reg_2680_reg[0]_i_10_n_4 ,\tmp_84_reg_2680_reg[0]_i_10_n_5 ,\tmp_84_reg_2680_reg[0]_i_10_n_6 ,\NLW_tmp_84_reg_2680_reg[0]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_84_reg_2680[0]_i_17_n_0 ,\tmp_84_reg_2680[0]_i_18_n_0 ,\tmp_84_reg_2680[0]_i_19_n_0 ,1'b0}));
  CARRY4 \tmp_84_reg_2680_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_84_reg_2680_reg[0]_i_2_n_0 ,\tmp_84_reg_2680_reg[0]_i_2_n_1 ,\tmp_84_reg_2680_reg[0]_i_2_n_2 ,\tmp_84_reg_2680_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_84_reg_2680[0]_i_3_n_0 ,\tmp_84_reg_2680[0]_i_4_n_0 ,tmp_285_0_1_cast_fu_1515_p1[11],\tmp_84_reg_2680_reg[0]_i_5_n_7 }),
        .O({p_Val2_s_fu_1623_p2[13],\NLW_tmp_84_reg_2680_reg[0]_i_2_O_UNCONNECTED [2:0]}),
        .S({\tmp_84_reg_2680[0]_i_6_n_0 ,\tmp_84_reg_2680[0]_i_7_n_0 ,\tmp_84_reg_2680[0]_i_8_n_0 ,\tmp_84_reg_2680[0]_i_9_n_0 }));
  CARRY4 \tmp_84_reg_2680_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\tmp_84_reg_2680_reg[0]_i_5_n_0 ,\tmp_84_reg_2680_reg[0]_i_5_n_1 ,\tmp_84_reg_2680_reg[0]_i_5_n_2 ,\tmp_84_reg_2680_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_84_reg_2680[0]_i_12_n_0 ,tmp_285_0_2_cast_ca_fu_1560_p1[12:11],1'b0}),
        .O({\tmp_84_reg_2680_reg[0]_i_5_n_4 ,\tmp_84_reg_2680_reg[0]_i_5_n_5 ,\tmp_84_reg_2680_reg[0]_i_5_n_6 ,\tmp_84_reg_2680_reg[0]_i_5_n_7 }),
        .S({\tmp_84_reg_2680[0]_i_13_n_0 ,\tmp_84_reg_2680[0]_i_14_n_0 ,\tmp_84_reg_2680[0]_i_15_n_0 ,tmp_285_0_2_cast_ca_fu_1560_p1[10]}));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_90_reg_2695[0]_i_10 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[13]),
        .I1(\p_Val2_16_reg_2690_reg[6]_i_14_n_7 ),
        .I2(\tmp_90_reg_2695_reg[0]_i_4_n_4 ),
        .O(\tmp_90_reg_2695[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_90_reg_2695[0]_i_11 
       (.I0(tmp_285_1_2_cast_ca_fu_1736_p1[13]),
        .I1(tmp_285_1_1_2_cast_c_fu_1724_p1[13]),
        .I2(tmp_285_1_1_1_cast_c_fu_1713_p1[13]),
        .O(\tmp_90_reg_2695[0]_i_11_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_90_reg_2695[0]_i_12 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[13]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[13]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[13]),
        .I3(tmp_285_1_1_1_cast_c_fu_1713_p1[12]),
        .I4(tmp_285_1_1_2_cast_c_fu_1724_p1[12]),
        .O(\tmp_90_reg_2695[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_90_reg_2695[0]_i_13 
       (.I0(tmp_285_1_1_2_cast_c_fu_1724_p1[12]),
        .I1(tmp_285_1_1_1_cast_c_fu_1713_p1[12]),
        .I2(tmp_285_1_2_cast_ca_fu_1736_p1[12]),
        .O(\tmp_90_reg_2695[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_90_reg_2695[0]_i_14 
       (.I0(tmp_285_1_2_cast_ca_fu_1736_p1[11]),
        .I1(tmp_285_1_1_2_cast_c_fu_1724_p1[11]),
        .O(\tmp_90_reg_2695[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_90_reg_2695[0]_i_15 
       (.I0(tmp_285_1_2_2_cast_c_fu_1759_p1[12]),
        .I1(tmp_285_1_2_1_cast_c_fu_1748_p1[12]),
        .I2(tmp48_reg_2643_reg__0[2]),
        .O(\tmp_90_reg_2695[0]_i_15_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_90_reg_2695[0]_i_16 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[12]),
        .I1(tmp48_reg_2643_reg__0[2]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[12]),
        .I3(tmp48_reg_2643_reg__0[1]),
        .I4(tmp_285_1_2_1_cast_c_fu_1748_p1[11]),
        .O(\tmp_90_reg_2695[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_90_reg_2695[0]_i_17 
       (.I0(tmp_285_1_2_1_cast_c_fu_1748_p1[11]),
        .I1(tmp48_reg_2643_reg__0[1]),
        .I2(tmp_285_1_2_2_cast_c_fu_1759_p1[11]),
        .O(\tmp_90_reg_2695[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_90_reg_2695[0]_i_18 
       (.I0(tmp_285_1_2_2_cast_c_fu_1759_p1[10]),
        .I1(tmp48_reg_2643_reg__0[0]),
        .O(\tmp_90_reg_2695[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_90_reg_2695[0]_i_2 
       (.I0(tmp_285_1_0_1_cast_fu_1666_p1[12]),
        .I1(\tmp_90_reg_2695_reg[0]_i_4_n_5 ),
        .I2(\tmp_90_reg_2695_reg[0]_i_9_n_4 ),
        .I3(tmp_285_1_1_cast_fu_1691_p1[13]),
        .I4(\tmp_90_reg_2695[0]_i_10_n_0 ),
        .O(\tmp_90_reg_2695[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_90_reg_2695[0]_i_3 
       (.I0(\tmp_90_reg_2695_reg[0]_i_4_n_5 ),
        .I1(\tmp_90_reg_2695_reg[0]_i_9_n_4 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[12]),
        .I3(tmp_285_1_1_cast_fu_1691_p1[12]),
        .O(\tmp_90_reg_2695[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp_90_reg_2695[0]_i_5 
       (.I0(\tmp_90_reg_2695[0]_i_10_n_0 ),
        .I1(tmp_285_1_1_cast_fu_1691_p1[13]),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[12]),
        .I3(\tmp_90_reg_2695_reg[0]_i_9_n_4 ),
        .I4(\tmp_90_reg_2695_reg[0]_i_4_n_5 ),
        .I5(tmp_285_1_1_cast_fu_1691_p1[12]),
        .O(\tmp_90_reg_2695[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp_90_reg_2695[0]_i_6 
       (.I0(\tmp_90_reg_2695[0]_i_3_n_0 ),
        .I1(tmp_285_1_0_1_cast_fu_1666_p1[11]),
        .I2(\tmp_90_reg_2695_reg[0]_i_4_n_6 ),
        .I3(\tmp_90_reg_2695_reg[0]_i_9_n_5 ),
        .O(\tmp_90_reg_2695[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_90_reg_2695[0]_i_7 
       (.I0(\tmp_90_reg_2695_reg[0]_i_4_n_6 ),
        .I1(\tmp_90_reg_2695_reg[0]_i_9_n_5 ),
        .I2(tmp_285_1_0_1_cast_fu_1666_p1[11]),
        .I3(tmp_285_1_1_cast_fu_1691_p1[11]),
        .O(\tmp_90_reg_2695[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_90_reg_2695[0]_i_8 
       (.I0(\tmp_90_reg_2695_reg[0]_i_4_n_7 ),
        .I1(\tmp_90_reg_2695_reg[0]_i_9_n_6 ),
        .O(\tmp_90_reg_2695[0]_i_8_n_0 ));
  FDRE \tmp_90_reg_2695_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_15_fu_1799_p2[13]),
        .Q(tmp_90_reg_2695),
        .R(1'b0));
  CARRY4 \tmp_90_reg_2695_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_90_reg_2695_reg[0]_i_1_n_0 ,\tmp_90_reg_2695_reg[0]_i_1_n_1 ,\tmp_90_reg_2695_reg[0]_i_1_n_2 ,\tmp_90_reg_2695_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_90_reg_2695[0]_i_2_n_0 ,\tmp_90_reg_2695[0]_i_3_n_0 ,tmp_285_1_1_cast_fu_1691_p1[11],\tmp_90_reg_2695_reg[0]_i_4_n_7 }),
        .O({p_Val2_15_fu_1799_p2[13],\NLW_tmp_90_reg_2695_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\tmp_90_reg_2695[0]_i_5_n_0 ,\tmp_90_reg_2695[0]_i_6_n_0 ,\tmp_90_reg_2695[0]_i_7_n_0 ,\tmp_90_reg_2695[0]_i_8_n_0 }));
  CARRY4 \tmp_90_reg_2695_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_90_reg_2695_reg[0]_i_4_n_0 ,\tmp_90_reg_2695_reg[0]_i_4_n_1 ,\tmp_90_reg_2695_reg[0]_i_4_n_2 ,\tmp_90_reg_2695_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_90_reg_2695[0]_i_11_n_0 ,tmp_285_1_2_cast_ca_fu_1736_p1[12:11],1'b0}),
        .O({\tmp_90_reg_2695_reg[0]_i_4_n_4 ,\tmp_90_reg_2695_reg[0]_i_4_n_5 ,\tmp_90_reg_2695_reg[0]_i_4_n_6 ,\tmp_90_reg_2695_reg[0]_i_4_n_7 }),
        .S({\tmp_90_reg_2695[0]_i_12_n_0 ,\tmp_90_reg_2695[0]_i_13_n_0 ,\tmp_90_reg_2695[0]_i_14_n_0 ,tmp_285_1_2_cast_ca_fu_1736_p1[10]}));
  CARRY4 \tmp_90_reg_2695_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\tmp_90_reg_2695_reg[0]_i_9_n_0 ,\tmp_90_reg_2695_reg[0]_i_9_n_1 ,\tmp_90_reg_2695_reg[0]_i_9_n_2 ,\tmp_90_reg_2695_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_90_reg_2695[0]_i_15_n_0 ,tmp_285_1_2_2_cast_c_fu_1759_p1[11:10],1'b0}),
        .O({\tmp_90_reg_2695_reg[0]_i_9_n_4 ,\tmp_90_reg_2695_reg[0]_i_9_n_5 ,\tmp_90_reg_2695_reg[0]_i_9_n_6 ,\NLW_tmp_90_reg_2695_reg[0]_i_9_O_UNCONNECTED [0]}),
        .S({\tmp_90_reg_2695[0]_i_16_n_0 ,\tmp_90_reg_2695[0]_i_17_n_0 ,\tmp_90_reg_2695[0]_i_18_n_0 ,1'b0}));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_96_reg_2710[0]_i_10 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[13]),
        .I1(\p_Val2_20_reg_2705_reg[6]_i_14_n_7 ),
        .I2(\tmp_96_reg_2710_reg[0]_i_4_n_4 ),
        .O(\tmp_96_reg_2710[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_96_reg_2710[0]_i_11 
       (.I0(tmp_285_2_2_cast_ca_fu_1912_p1[13]),
        .I1(tmp_285_2_1_2_cast_c_fu_1900_p1[13]),
        .I2(tmp_285_2_1_1_cast_c_fu_1889_p1[13]),
        .O(\tmp_96_reg_2710[0]_i_11_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_96_reg_2710[0]_i_12 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[13]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[13]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[13]),
        .I3(tmp_285_2_1_1_cast_c_fu_1889_p1[12]),
        .I4(tmp_285_2_1_2_cast_c_fu_1900_p1[12]),
        .O(\tmp_96_reg_2710[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_96_reg_2710[0]_i_13 
       (.I0(tmp_285_2_1_2_cast_c_fu_1900_p1[12]),
        .I1(tmp_285_2_1_1_cast_c_fu_1889_p1[12]),
        .I2(tmp_285_2_2_cast_ca_fu_1912_p1[12]),
        .O(\tmp_96_reg_2710[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_96_reg_2710[0]_i_14 
       (.I0(tmp_285_2_2_cast_ca_fu_1912_p1[11]),
        .I1(tmp_285_2_1_2_cast_c_fu_1900_p1[11]),
        .O(\tmp_96_reg_2710[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_96_reg_2710[0]_i_15 
       (.I0(tmp_285_2_2_2_cast_c_fu_1935_p1[12]),
        .I1(tmp_285_2_2_1_cast_c_fu_1924_p1[12]),
        .I2(tmp56_reg_2665_reg__0[2]),
        .O(\tmp_96_reg_2710[0]_i_15_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_96_reg_2710[0]_i_16 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[12]),
        .I1(tmp56_reg_2665_reg__0[2]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[12]),
        .I3(tmp56_reg_2665_reg__0[1]),
        .I4(tmp_285_2_2_1_cast_c_fu_1924_p1[11]),
        .O(\tmp_96_reg_2710[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_96_reg_2710[0]_i_17 
       (.I0(tmp_285_2_2_1_cast_c_fu_1924_p1[11]),
        .I1(tmp56_reg_2665_reg__0[1]),
        .I2(tmp_285_2_2_2_cast_c_fu_1935_p1[11]),
        .O(\tmp_96_reg_2710[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_96_reg_2710[0]_i_18 
       (.I0(tmp_285_2_2_2_cast_c_fu_1935_p1[10]),
        .I1(tmp56_reg_2665_reg__0[0]),
        .O(\tmp_96_reg_2710[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_96_reg_2710[0]_i_2 
       (.I0(tmp_285_2_0_1_cast_fu_1842_p1[12]),
        .I1(\tmp_96_reg_2710_reg[0]_i_4_n_5 ),
        .I2(\tmp_96_reg_2710_reg[0]_i_9_n_4 ),
        .I3(tmp_285_2_1_cast_fu_1867_p1[13]),
        .I4(\tmp_96_reg_2710[0]_i_10_n_0 ),
        .O(\tmp_96_reg_2710[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_96_reg_2710[0]_i_3 
       (.I0(\tmp_96_reg_2710_reg[0]_i_4_n_5 ),
        .I1(\tmp_96_reg_2710_reg[0]_i_9_n_4 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[12]),
        .I3(tmp_285_2_1_cast_fu_1867_p1[12]),
        .O(\tmp_96_reg_2710[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp_96_reg_2710[0]_i_5 
       (.I0(\tmp_96_reg_2710[0]_i_10_n_0 ),
        .I1(tmp_285_2_1_cast_fu_1867_p1[13]),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[12]),
        .I3(\tmp_96_reg_2710_reg[0]_i_9_n_4 ),
        .I4(\tmp_96_reg_2710_reg[0]_i_4_n_5 ),
        .I5(tmp_285_2_1_cast_fu_1867_p1[12]),
        .O(\tmp_96_reg_2710[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp_96_reg_2710[0]_i_6 
       (.I0(\tmp_96_reg_2710[0]_i_3_n_0 ),
        .I1(tmp_285_2_0_1_cast_fu_1842_p1[11]),
        .I2(\tmp_96_reg_2710_reg[0]_i_4_n_6 ),
        .I3(\tmp_96_reg_2710_reg[0]_i_9_n_5 ),
        .O(\tmp_96_reg_2710[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_96_reg_2710[0]_i_7 
       (.I0(\tmp_96_reg_2710_reg[0]_i_4_n_6 ),
        .I1(\tmp_96_reg_2710_reg[0]_i_9_n_5 ),
        .I2(tmp_285_2_0_1_cast_fu_1842_p1[11]),
        .I3(tmp_285_2_1_cast_fu_1867_p1[11]),
        .O(\tmp_96_reg_2710[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_96_reg_2710[0]_i_8 
       (.I0(\tmp_96_reg_2710_reg[0]_i_4_n_7 ),
        .I1(\tmp_96_reg_2710_reg[0]_i_9_n_6 ),
        .O(\tmp_96_reg_2710[0]_i_8_n_0 ));
  FDRE \tmp_96_reg_2710_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_12_reg_26750),
        .D(p_Val2_19_fu_1975_p2[13]),
        .Q(tmp_96_reg_2710),
        .R(1'b0));
  CARRY4 \tmp_96_reg_2710_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_96_reg_2710_reg[0]_i_1_n_0 ,\tmp_96_reg_2710_reg[0]_i_1_n_1 ,\tmp_96_reg_2710_reg[0]_i_1_n_2 ,\tmp_96_reg_2710_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_96_reg_2710[0]_i_2_n_0 ,\tmp_96_reg_2710[0]_i_3_n_0 ,tmp_285_2_1_cast_fu_1867_p1[11],\tmp_96_reg_2710_reg[0]_i_4_n_7 }),
        .O({p_Val2_19_fu_1975_p2[13],\NLW_tmp_96_reg_2710_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\tmp_96_reg_2710[0]_i_5_n_0 ,\tmp_96_reg_2710[0]_i_6_n_0 ,\tmp_96_reg_2710[0]_i_7_n_0 ,\tmp_96_reg_2710[0]_i_8_n_0 }));
  CARRY4 \tmp_96_reg_2710_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_96_reg_2710_reg[0]_i_4_n_0 ,\tmp_96_reg_2710_reg[0]_i_4_n_1 ,\tmp_96_reg_2710_reg[0]_i_4_n_2 ,\tmp_96_reg_2710_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_96_reg_2710[0]_i_11_n_0 ,tmp_285_2_2_cast_ca_fu_1912_p1[12:11],1'b0}),
        .O({\tmp_96_reg_2710_reg[0]_i_4_n_4 ,\tmp_96_reg_2710_reg[0]_i_4_n_5 ,\tmp_96_reg_2710_reg[0]_i_4_n_6 ,\tmp_96_reg_2710_reg[0]_i_4_n_7 }),
        .S({\tmp_96_reg_2710[0]_i_12_n_0 ,\tmp_96_reg_2710[0]_i_13_n_0 ,\tmp_96_reg_2710[0]_i_14_n_0 ,tmp_285_2_2_cast_ca_fu_1912_p1[10]}));
  CARRY4 \tmp_96_reg_2710_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\tmp_96_reg_2710_reg[0]_i_9_n_0 ,\tmp_96_reg_2710_reg[0]_i_9_n_1 ,\tmp_96_reg_2710_reg[0]_i_9_n_2 ,\tmp_96_reg_2710_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_96_reg_2710[0]_i_15_n_0 ,tmp_285_2_2_2_cast_c_fu_1935_p1[11:10],1'b0}),
        .O({\tmp_96_reg_2710_reg[0]_i_9_n_4 ,\tmp_96_reg_2710_reg[0]_i_9_n_5 ,\tmp_96_reg_2710_reg[0]_i_9_n_6 ,\NLW_tmp_96_reg_2710_reg[0]_i_9_O_UNCONNECTED [0]}),
        .S({\tmp_96_reg_2710[0]_i_16_n_0 ,\tmp_96_reg_2710[0]_i_17_n_0 ,\tmp_96_reg_2710[0]_i_18_n_0 ,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe
   (col_buf_0_val_0_0_fu_874_p3,
    \q0_reg[7] ,
    \tmp_20_reg_2288_reg[0] ,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_0_s_fu_296_reg[7] ,
    ram_reg_64_127_7_7,
    p_src_data_stream_0_V_read1,
    ram_reg_64_127_7_7_0,
    ram_reg_64_127_7_7_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_0_V_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    E);
  output [7:0]col_buf_0_val_0_0_fu_874_p3;
  output [7:0]\q0_reg[7] ;
  output \tmp_20_reg_2288_reg[0] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_0_s_fu_296_reg[7] ;
  input ram_reg_64_127_7_7;
  input p_src_data_stream_0_V_read1;
  input ram_reg_64_127_7_7_0;
  input [4:0]ram_reg_64_127_7_7_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_0_V_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_0_0_fu_874_p3;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire p_src_data_stream_0_V_read1;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire [4:0]ram_reg_64_127_7_7_1;
  wire [7:0]\right_border_buf_0_s_fu_296_reg[7] ;
  wire [1:0]tmp_104_reg_2343;
  wire \tmp_20_reg_2288_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_0_0_fu_874_p3(col_buf_0_val_0_0_fu_874_p3),
        .k_buf_2_val_5_addr_reg_2413({ram_reg_64_127_7_7_1[3:0],tmp_104_reg_2343}),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0),
        .ram_reg_64_127_7_7_2(ram_reg_64_127_7_7_1[4]),
        .\right_border_buf_0_s_fu_296_reg[7] (\right_border_buf_0_s_fu_296_reg[7] ),
        .\tmp_20_reg_2288_reg[0] (\tmp_20_reg_2288_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46
   (\ap_CS_fsm_reg[3] ,
    ap_block_pp0_stage0_subdone0_in,
    p_src_data_stream_0_V_read1,
    \icmp_reg_2283_reg[0] ,
    col_buf_0_val_1_0_fu_893_p3,
    \q0_reg[7] ,
    \tmp_102_0_1_reg_2292_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter1,
    or_cond_i_i_reg_2339,
    \right_border_buf_2_s_fu_304_reg[0] ,
    dup_2_data_stream_1_empty_n,
    dup_2_data_stream_0_empty_n,
    dup_2_data_stream_2_empty_n,
    tmp_18_reg_2274,
    \right_border_buf_2_s_fu_304_reg[0]_0 ,
    dstd_data_stream_0_s_full_n,
    dstd_data_stream_2_s_full_n,
    dstd_data_stream_1_s_full_n,
    or_cond_i_reg_2379_pp0_iter2_reg,
    \ap_CS_fsm[3]_i_3__1 ,
    brmerge_reg_2348,
    \right_border_buf_0_30_fu_308_reg[7] ,
    tmp_104_reg_2343,
    \right_border_buf_0_30_fu_308_reg[7]_0 ,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    d1,
    \q0_reg[7]_0 ,
    ADDRA,
    E);
  output \ap_CS_fsm_reg[3] ;
  output ap_block_pp0_stage0_subdone0_in;
  output p_src_data_stream_0_V_read1;
  output \icmp_reg_2283_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_893_p3;
  output [7:0]\q0_reg[7] ;
  output \tmp_102_0_1_reg_2292_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input or_cond_i_i_reg_2339;
  input \right_border_buf_2_s_fu_304_reg[0] ;
  input dup_2_data_stream_1_empty_n;
  input dup_2_data_stream_0_empty_n;
  input dup_2_data_stream_2_empty_n;
  input tmp_18_reg_2274;
  input \right_border_buf_2_s_fu_304_reg[0]_0 ;
  input dstd_data_stream_0_s_full_n;
  input dstd_data_stream_2_s_full_n;
  input dstd_data_stream_1_s_full_n;
  input or_cond_i_reg_2379_pp0_iter2_reg;
  input \ap_CS_fsm[3]_i_3__1 ;
  input brmerge_reg_2348;
  input [7:0]\right_border_buf_0_30_fu_308_reg[7] ;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_0_30_fu_308_reg[7]_0 ;
  input ram_reg_64_127_7_7;
  input [4:0]ram_reg_64_127_7_7_0;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_3__1 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_1_0_fu_893_p3;
  wire [7:0]d1;
  wire dstd_data_stream_0_s_full_n;
  wire dstd_data_stream_1_s_full_n;
  wire dstd_data_stream_2_s_full_n;
  wire dup_2_data_stream_0_empty_n;
  wire dup_2_data_stream_1_empty_n;
  wire dup_2_data_stream_2_empty_n;
  wire \icmp_reg_2283_reg[0] ;
  wire or_cond_i_i_reg_2339;
  wire or_cond_i_reg_2379_pp0_iter2_reg;
  wire p_src_data_stream_0_V_read1;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_64_127_7_7;
  wire [4:0]ram_reg_64_127_7_7_0;
  wire [7:0]\right_border_buf_0_30_fu_308_reg[7] ;
  wire [7:0]\right_border_buf_0_30_fu_308_reg[7]_0 ;
  wire \right_border_buf_2_s_fu_304_reg[0] ;
  wire \right_border_buf_2_s_fu_304_reg[0]_0 ;
  wire \tmp_102_0_1_reg_2292_reg[0] ;
  wire [1:0]tmp_104_reg_2343;
  wire tmp_18_reg_2274;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm[3]_i_3__1_0 (\ap_CS_fsm[3]_i_3__1 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_1_0_fu_893_p3(col_buf_0_val_1_0_fu_893_p3),
        .d1(d1),
        .dstd_data_stream_0_s_full_n(dstd_data_stream_0_s_full_n),
        .dstd_data_stream_1_s_full_n(dstd_data_stream_1_s_full_n),
        .dstd_data_stream_2_s_full_n(dstd_data_stream_2_s_full_n),
        .dup_2_data_stream_0_empty_n(dup_2_data_stream_0_empty_n),
        .dup_2_data_stream_1_empty_n(dup_2_data_stream_1_empty_n),
        .dup_2_data_stream_2_empty_n(dup_2_data_stream_2_empty_n),
        .\icmp_reg_2283_reg[0] (\icmp_reg_2283_reg[0] ),
        .k_buf_2_val_5_addr_reg_2413({ram_reg_64_127_7_7_0[3:0],tmp_104_reg_2343}),
        .or_cond_i_i_reg_2339(or_cond_i_i_reg_2339),
        .or_cond_i_reg_2379_pp0_iter2_reg(or_cond_i_reg_2379_pp0_iter2_reg),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0[4]),
        .\right_border_buf_0_30_fu_308_reg[7] (\right_border_buf_0_30_fu_308_reg[7] ),
        .\right_border_buf_0_30_fu_308_reg[7]_0 (\right_border_buf_0_30_fu_308_reg[7]_0 ),
        .\right_border_buf_2_s_fu_304_reg[0] (\right_border_buf_2_s_fu_304_reg[0] ),
        .\right_border_buf_2_s_fu_304_reg[0]_0 (\right_border_buf_2_s_fu_304_reg[0]_0 ),
        .\tmp_102_0_1_reg_2292_reg[0] (\tmp_102_0_1_reg_2292_reg[0] ),
        .tmp_18_reg_2274(tmp_18_reg_2274));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47
   (D,
    col_buf_0_val_2_0_fu_912_p3,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    \tmp_20_reg_2288_reg[0] ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_0_val_0_0_fu_874_p3,
    tmp_21_reg_2296,
    col_buf_0_val_1_0_fu_893_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_0_32_fu_320_reg[7] ,
    ram_reg_0_63_0_2,
    p_src_data_stream_0_V_read1,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7] ,
    ADDRA,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]col_buf_0_val_2_0_fu_912_p3;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  output \tmp_20_reg_2288_reg[0] ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_0_val_0_0_fu_874_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_0_val_1_0_fu_893_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_0_32_fu_320_reg[7] ;
  input ram_reg_0_63_0_2;
  input p_src_data_stream_0_V_read1;
  input ram_reg_0_63_0_2_0;
  input [4:0]ram_reg_0_63_0_2_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input [5:0]ADDRA;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_0_0_fu_874_p3;
  wire [7:0]col_buf_0_val_1_0_fu_893_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire p_src_data_stream_0_V_read1;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire [4:0]ram_reg_0_63_0_2_1;
  wire [7:0]\right_border_buf_0_32_fu_320_reg[7] ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire [1:0]tmp_104_reg_2343;
  wire \tmp_20_reg_2288_reg[0] ;
  wire tmp_21_reg_2296;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_0_val_0_0_fu_874_p3(col_buf_0_val_0_0_fu_874_p3),
        .col_buf_0_val_1_0_fu_893_p3(col_buf_0_val_1_0_fu_893_p3),
        .k_buf_2_val_5_addr_reg_2413({ram_reg_0_63_0_2_1[3:0],tmp_104_reg_2343}),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0]_0 (col_buf_0_val_2_0_fu_912_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_0 ),
        .\q0_reg[0]_3 (\q0_reg[0]_1 ),
        .\q0_reg[1]_0 (col_buf_0_val_2_0_fu_912_p3[1]),
        .\q0_reg[2]_0 (col_buf_0_val_2_0_fu_912_p3[2]),
        .\q0_reg[3]_0 (col_buf_0_val_2_0_fu_912_p3[3]),
        .\q0_reg[4]_0 (col_buf_0_val_2_0_fu_912_p3[4]),
        .\q0_reg[5]_0 (col_buf_0_val_2_0_fu_912_p3[5]),
        .\q0_reg[6]_0 (col_buf_0_val_2_0_fu_912_p3[6]),
        .\q0_reg[7]_0 (col_buf_0_val_2_0_fu_912_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1[4]),
        .\right_border_buf_0_32_fu_320_reg[7] (\right_border_buf_0_32_fu_320_reg[7] ),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (\row_assign_8_0_1_t_reg_2316_reg[1] ),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (\row_assign_8_0_2_t_reg_2323_reg[1] ),
        .\tmp_20_reg_2288_reg[0] (\tmp_20_reg_2288_reg[0] ),
        .tmp_21_reg_2296(tmp_21_reg_2296));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48
   (col_buf_1_val_0_0_fu_1042_p3,
    \q0_reg[7] ,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_1_s_fu_332_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output [7:0]col_buf_1_val_0_0_fu_1042_p3;
  output [7:0]\q0_reg[7] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_1_s_fu_332_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_1_V_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_0_0_fu_1042_p3;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_s_fu_332_reg[7] ;
  wire [1:0]tmp_104_reg_2343;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_0_0_fu_1042_p3(col_buf_1_val_0_0_fu_1042_p3),
        .k_buf_2_val_5_addr_reg_2413({\q0_reg[0]_1 ,tmp_104_reg_2343}),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\right_border_buf_1_s_fu_332_reg[7] (\right_border_buf_1_s_fu_332_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49
   (col_buf_1_val_1_0_fu_1061_p3,
    \q0_reg[7] ,
    \tmp_102_0_1_reg_2292_reg[0] ,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_1_30_fu_344_reg[7] ,
    ram_reg_0_63_0_2,
    p_src_data_stream_0_V_read1,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    E);
  output [7:0]col_buf_1_val_1_0_fu_1061_p3;
  output [7:0]\q0_reg[7] ;
  output \tmp_102_0_1_reg_2292_reg[0] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_1_30_fu_344_reg[7] ;
  input ram_reg_0_63_0_2;
  input p_src_data_stream_0_V_read1;
  input ram_reg_0_63_0_2_0;
  input [4:0]ram_reg_0_63_0_2_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_1_0_fu_1061_p3;
  wire p_src_data_stream_0_V_read1;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire [4:0]ram_reg_0_63_0_2_1;
  wire [7:0]\right_border_buf_1_30_fu_344_reg[7] ;
  wire \tmp_102_0_1_reg_2292_reg[0] ;
  wire [1:0]tmp_104_reg_2343;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_1_0_fu_1061_p3(col_buf_1_val_1_0_fu_1061_p3),
        .k_buf_2_val_5_addr_reg_2413({ram_reg_0_63_0_2_1[3:0],tmp_104_reg_2343}),
        .p_src_data_stream_0_V_read1(p_src_data_stream_0_V_read1),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1[4]),
        .\right_border_buf_1_30_fu_344_reg[7] (\right_border_buf_1_30_fu_344_reg[7] ),
        .\tmp_102_0_1_reg_2292_reg[0] (\tmp_102_0_1_reg_2292_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50
   (D,
    col_buf_1_val_2_0_fu_1080_p3,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_1_val_0_0_fu_1042_p3,
    tmp_21_reg_2296,
    col_buf_1_val_1_0_fu_1061_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_1_32_fu_356_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]col_buf_1_val_2_0_fu_1080_p3;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_1_val_0_0_fu_1042_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_1_val_1_0_fu_1061_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_1_32_fu_356_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_0_0_fu_1042_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1061_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1080_p3;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\right_border_buf_1_32_fu_356_reg[7] ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire [1:0]tmp_104_reg_2343;
  wire tmp_21_reg_2296;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_1_val_0_0_fu_1042_p3(col_buf_1_val_0_0_fu_1042_p3),
        .col_buf_1_val_1_0_fu_1061_p3(col_buf_1_val_1_0_fu_1061_p3),
        .k_buf_2_val_5_addr_reg_2413({\q0_reg[0]_1 ,tmp_104_reg_2343}),
        .\q0_reg[0]_0 (col_buf_1_val_2_0_fu_1080_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_0 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[1]_0 (col_buf_1_val_2_0_fu_1080_p3[1]),
        .\q0_reg[2]_0 (col_buf_1_val_2_0_fu_1080_p3[2]),
        .\q0_reg[3]_0 (col_buf_1_val_2_0_fu_1080_p3[3]),
        .\q0_reg[4]_0 (col_buf_1_val_2_0_fu_1080_p3[4]),
        .\q0_reg[5]_0 (col_buf_1_val_2_0_fu_1080_p3[5]),
        .\q0_reg[6]_0 (col_buf_1_val_2_0_fu_1080_p3[6]),
        .\q0_reg[7]_0 (col_buf_1_val_2_0_fu_1080_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\right_border_buf_1_32_fu_356_reg[7] (\right_border_buf_1_32_fu_356_reg[7] ),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (\row_assign_8_0_1_t_reg_2316_reg[1] ),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (\row_assign_8_0_2_t_reg_2323_reg[1] ),
        .tmp_21_reg_2296(tmp_21_reg_2296));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51
   (col_buf_2_val_0_0_fu_1201_p3,
    q0,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_2_27_fu_364_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_2_V_dout,
    \q0_reg[0]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    \q0_reg[7] ,
    E);
  output [7:0]col_buf_2_val_0_0_fu_1201_p3;
  output [7:0]q0;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_2_27_fu_364_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_2_V_dout;
  input \q0_reg[0]_1 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_2 ;
  input \q0_reg[7] ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_0_0_fu_1201_p3;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire \q0_reg[7] ;
  wire [7:0]\right_border_buf_2_27_fu_364_reg[7] ;
  wire [1:0]tmp_104_reg_2343;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_0_0_fu_1201_p3(col_buf_2_val_0_0_fu_1201_p3),
        .k_buf_2_val_5_addr_reg_2413({\q0_reg[0]_2 ,tmp_104_reg_2343}),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\right_border_buf_2_27_fu_364_reg[7] (\right_border_buf_2_27_fu_364_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52
   (col_buf_2_val_1_0_fu_1220_p3,
    \q0_reg[7] ,
    brmerge_reg_2348,
    Q,
    tmp_104_reg_2343,
    \right_border_buf_2_25_fu_340_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[0]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    \q0_reg[7]_1 ,
    E);
  output [7:0]col_buf_2_val_1_0_fu_1220_p3;
  output [7:0]\q0_reg[7] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_2_25_fu_340_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[0]_1 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_2 ;
  input \q0_reg[7]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_1_0_fu_1220_p3;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\right_border_buf_2_25_fu_340_reg[7] ;
  wire [1:0]tmp_104_reg_2343;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_1_0_fu_1220_p3(col_buf_2_val_1_0_fu_1220_p3),
        .k_buf_2_val_5_addr_reg_2413({\q0_reg[0]_2 ,tmp_104_reg_2343}),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\right_border_buf_2_25_fu_340_reg[7] (\right_border_buf_2_25_fu_340_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53
   (E,
    ADDRA,
    \t_V_3_reg_588_reg[5] ,
    \t_V_3_reg_588_reg[4] ,
    \t_V_3_reg_588_reg[3] ,
    D,
    col_buf_2_val_2_0_fu_1239_p3,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    ap_enable_reg_pp0_iter0,
    ap_block_pp0_stage0_subdone0_in,
    Q,
    \q0_reg[0] ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_2_val_0_0_fu_1201_p3,
    tmp_21_reg_2296,
    col_buf_2_val_1_0_fu_1220_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    \right_border_buf_2_23_fu_316_reg[7] ,
    tmp_104_reg_2343,
    \right_border_buf_2_23_fu_316_reg[7]_0 ,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 );
  output [0:0]E;
  output [5:0]ADDRA;
  output \t_V_3_reg_588_reg[5] ;
  output \t_V_3_reg_588_reg[4] ;
  output \t_V_3_reg_588_reg[3] ;
  output [7:0]D;
  output [7:0]col_buf_2_val_2_0_fu_1239_p3;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  input ap_enable_reg_pp0_iter0;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]Q;
  input [6:0]\q0_reg[0] ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_2_val_0_0_fu_1201_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_2_val_1_0_fu_1220_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]\right_border_buf_2_23_fu_316_reg[7] ;
  input [1:0]tmp_104_reg_2343;
  input [7:0]\right_border_buf_2_23_fu_316_reg[7]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [3:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_0_0_fu_1201_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1220_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1239_p3;
  wire [6:0]\q0_reg[0] ;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_23_fu_316_reg[7] ;
  wire [7:0]\right_border_buf_2_23_fu_316_reg[7]_0 ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire \t_V_3_reg_588_reg[3] ;
  wire \t_V_3_reg_588_reg[4] ;
  wire \t_V_3_reg_588_reg[5] ;
  wire [1:0]tmp_104_reg_2343;
  wire tmp_21_reg_2296;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram Filter2D_1_k_buf_dEe_ram_U
       (.D(D),
        .Q(Q),
        .addr0(ADDRA),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .brmerge_reg_2348(brmerge_reg_2348),
        .col_buf_2_val_0_0_fu_1201_p3(col_buf_2_val_0_0_fu_1201_p3),
        .col_buf_2_val_1_0_fu_1220_p3(col_buf_2_val_1_0_fu_1220_p3),
        .k_buf_0_val_3_ce0(E),
        .k_buf_2_val_5_addr_reg_2413({\q0_reg[0]_0 ,tmp_104_reg_2343}),
        .\q0_reg[0]_0 (col_buf_2_val_2_0_fu_1239_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[1]_0 (col_buf_2_val_2_0_fu_1239_p3[1]),
        .\q0_reg[2]_0 (col_buf_2_val_2_0_fu_1239_p3[2]),
        .\q0_reg[3]_0 (col_buf_2_val_2_0_fu_1239_p3[3]),
        .\q0_reg[4]_0 (col_buf_2_val_2_0_fu_1239_p3[4]),
        .\q0_reg[5]_0 (col_buf_2_val_2_0_fu_1239_p3[5]),
        .\q0_reg[6]_0 (col_buf_2_val_2_0_fu_1239_p3[6]),
        .\q0_reg[7]_0 (col_buf_2_val_2_0_fu_1239_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\right_border_buf_2_23_fu_316_reg[7] (\right_border_buf_2_23_fu_316_reg[7] ),
        .\right_border_buf_2_23_fu_316_reg[7]_0 (\right_border_buf_2_23_fu_316_reg[7]_0 ),
        .row_assign_8_0_1_t_reg_2316(row_assign_8_0_1_t_reg_2316),
        .\row_assign_8_0_1_t_reg_2316_reg[1] (\row_assign_8_0_1_t_reg_2316_reg[1] ),
        .row_assign_8_0_2_t_reg_2323(row_assign_8_0_2_t_reg_2323),
        .\row_assign_8_0_2_t_reg_2323_reg[1] (\row_assign_8_0_2_t_reg_2323_reg[1] ),
        .\t_V_3_reg_588_reg[3] (\t_V_3_reg_588_reg[3] ),
        .\t_V_3_reg_588_reg[4] (\t_V_3_reg_588_reg[4] ),
        .\t_V_3_reg_588_reg[5] (\t_V_3_reg_588_reg[5] ),
        .tmp_21_reg_2296(tmp_21_reg_2296));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62
   (col_buf_0_val_0_0_fu_876_p3,
    \q0_reg[7] ,
    D,
    \tmp_31_reg_2465_reg[0] ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_s_fu_298_reg[0] ,
    \right_border_buf_0_s_fu_298_reg[7] ,
    \tmp40_reg_2621_reg[18] ,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_64_127_7_7_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_0_val_1_0_fu_894_p3,
    \tmp40_reg_2621_reg[18]_0 ,
    col_buf_0_val_2_0_fu_912_p3,
    ap_clk,
    p_src_data_stream_0_V_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    E);
  output [7:0]col_buf_0_val_0_0_fu_876_p3;
  output [7:0]\q0_reg[7] ;
  output [8:0]D;
  output \tmp_31_reg_2465_reg[0] ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_s_fu_298_reg[0] ;
  input [7:0]\right_border_buf_0_s_fu_298_reg[7] ;
  input [7:0]\tmp40_reg_2621_reg[18] ;
  input ram_reg_64_127_7_7;
  input ram_reg_64_127_7_7_0;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_64_127_7_7_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_0_val_1_0_fu_894_p3;
  input \tmp40_reg_2621_reg[18]_0 ;
  input [7:0]col_buf_0_val_2_0_fu_912_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_0_V_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_0_0_fu_876_p3;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire or_cond_i_i_reg_2516;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire [6:0]ram_reg_64_127_7_7_1;
  wire [1:0]\right_border_buf_0_s_fu_298_reg[0] ;
  wire [7:0]\right_border_buf_0_s_fu_298_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire src_kernel_win_0_va_15_fu_2420;
  wire [7:0]\tmp40_reg_2621_reg[18] ;
  wire \tmp40_reg_2621_reg[18]_0 ;
  wire tmp_29_reg_2451;
  wire \tmp_31_reg_2465_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_0_0_fu_876_p3(col_buf_0_val_0_0_fu_876_p3),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .col_buf_0_val_2_0_fu_912_p3(col_buf_0_val_2_0_fu_912_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0),
        .ram_reg_64_127_7_7_2(ram_reg_64_127_7_7_1),
        .\right_border_buf_0_s_fu_298_reg[0] (\right_border_buf_0_s_fu_298_reg[0] ),
        .\right_border_buf_0_s_fu_298_reg[7] (\right_border_buf_0_s_fu_298_reg[7] ),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\tmp40_reg_2621_reg[18] (\tmp40_reg_2621_reg[18] ),
        .\tmp40_reg_2621_reg[18]_0 (\tmp40_reg_2621_reg[18]_0 ),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .\tmp_31_reg_2465_reg[0] (\tmp_31_reg_2465_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63
   (src_kernel_win_0_va_15_fu_2420,
    \icmp_reg_2460_reg[0] ,
    col_buf_0_val_1_0_fu_894_p3,
    \q0_reg[7] ,
    \tmp_243_0_1_reg_2469_reg[0] ,
    exitcond461_i_reg_25070,
    ap_enable_reg_pp0_iter1,
    \src_kernel_win_2_va_16_fu_294_reg[0] ,
    \right_border_buf_2_s_fu_306_reg[0] ,
    tmp_29_reg_2451,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_16_fu_310_reg[0] ,
    \right_border_buf_0_16_fu_310_reg[7] ,
    ram_reg_64_127_7_7,
    or_cond_i_i_reg_2516,
    ram_reg_64_127_7_7_0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    d1,
    \q0_reg[7]_0 ,
    ADDRA,
    E);
  output src_kernel_win_0_va_15_fu_2420;
  output \icmp_reg_2460_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_894_p3;
  output [7:0]\q0_reg[7] ;
  output \tmp_243_0_1_reg_2469_reg[0] ;
  input exitcond461_i_reg_25070;
  input ap_enable_reg_pp0_iter1;
  input \src_kernel_win_2_va_16_fu_294_reg[0] ;
  input \right_border_buf_2_s_fu_306_reg[0] ;
  input tmp_29_reg_2451;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_16_fu_310_reg[0] ;
  input [7:0]\right_border_buf_0_16_fu_310_reg[7] ;
  input ram_reg_64_127_7_7;
  input or_cond_i_i_reg_2516;
  input [6:0]ram_reg_64_127_7_7_0;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]d1;
  wire exitcond461_i_reg_25070;
  wire \icmp_reg_2460_reg[0] ;
  wire or_cond_i_i_reg_2516;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_64_127_7_7;
  wire [6:0]ram_reg_64_127_7_7_0;
  wire [1:0]\right_border_buf_0_16_fu_310_reg[0] ;
  wire [7:0]\right_border_buf_0_16_fu_310_reg[7] ;
  wire \right_border_buf_2_s_fu_306_reg[0] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire \src_kernel_win_2_va_16_fu_294_reg[0] ;
  wire \tmp_243_0_1_reg_2469_reg[0] ;
  wire tmp_29_reg_2451;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .d1(d1),
        .exitcond461_i_reg_25070(exitcond461_i_reg_25070),
        .\icmp_reg_2460_reg[0] (\icmp_reg_2460_reg[0] ),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0),
        .\right_border_buf_0_16_fu_310_reg[0] (\right_border_buf_0_16_fu_310_reg[0] ),
        .\right_border_buf_0_16_fu_310_reg[7] (\right_border_buf_0_16_fu_310_reg[7] ),
        .\right_border_buf_2_s_fu_306_reg[0] (\right_border_buf_2_s_fu_306_reg[0] ),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\src_kernel_win_2_va_16_fu_294_reg[0] (\src_kernel_win_2_va_16_fu_294_reg[0] ),
        .\tmp_243_0_1_reg_2469_reg[0] (\tmp_243_0_1_reg_2469_reg[0] ),
        .tmp_29_reg_2451(tmp_29_reg_2451));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64
   (D,
    col_buf_0_val_2_0_fu_912_p3,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    \tmp_31_reg_2465_reg[0] ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_0_val_0_0_fu_876_p3,
    tmp_32_reg_2473,
    col_buf_0_val_1_0_fu_894_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_18_fu_322_reg[7] ,
    \right_border_buf_0_18_fu_322_reg[7]_0 ,
    ram_reg_0_63_0_2,
    ram_reg_0_63_0_2_0,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_0_63_0_2_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7] ,
    ADDRA,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]col_buf_0_val_2_0_fu_912_p3;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  output \tmp_31_reg_2465_reg[0] ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_0_val_0_0_fu_876_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_0_val_1_0_fu_894_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_18_fu_322_reg[7] ;
  input [7:0]\right_border_buf_0_18_fu_322_reg[7]_0 ;
  input ram_reg_0_63_0_2;
  input ram_reg_0_63_0_2_0;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_0_63_0_2_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input [5:0]ADDRA;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_0_0_fu_876_p3;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire or_cond_i_i_reg_2516;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire [6:0]ram_reg_0_63_0_2_1;
  wire [1:0]\right_border_buf_0_18_fu_322_reg[7] ;
  wire [7:0]\right_border_buf_0_18_fu_322_reg[7]_0 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire tmp_29_reg_2451;
  wire \tmp_31_reg_2465_reg[0] ;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_0_val_0_0_fu_876_p3(col_buf_0_val_0_0_fu_876_p3),
        .col_buf_0_val_1_0_fu_894_p3(col_buf_0_val_1_0_fu_894_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0]_0 (col_buf_0_val_2_0_fu_912_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_0 ),
        .\q0_reg[0]_3 (\q0_reg[0]_1 ),
        .\q0_reg[1]_0 (col_buf_0_val_2_0_fu_912_p3[1]),
        .\q0_reg[2]_0 (col_buf_0_val_2_0_fu_912_p3[2]),
        .\q0_reg[3]_0 (col_buf_0_val_2_0_fu_912_p3[3]),
        .\q0_reg[4]_0 (col_buf_0_val_2_0_fu_912_p3[4]),
        .\q0_reg[5]_0 (col_buf_0_val_2_0_fu_912_p3[5]),
        .\q0_reg[6]_0 (col_buf_0_val_2_0_fu_912_p3[6]),
        .\q0_reg[7]_0 (col_buf_0_val_2_0_fu_912_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1),
        .\right_border_buf_0_18_fu_322_reg[7] (\right_border_buf_0_18_fu_322_reg[7] ),
        .\right_border_buf_0_18_fu_322_reg[7]_0 (\right_border_buf_0_18_fu_322_reg[7]_0 ),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (\row_assign_12_0_2_t_reg_2500_reg[1] ),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .\tmp_31_reg_2465_reg[0] (\tmp_31_reg_2465_reg[0] ),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (\tmp_77_reg_2486_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65
   (col_buf_1_val_0_0_fu_1077_p3,
    \q0_reg[7] ,
    D,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_s_fu_334_reg[0] ,
    \right_border_buf_1_s_fu_334_reg[7] ,
    \tmp48_reg_2643_reg[18] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_1_val_1_0_fu_1095_p3,
    \tmp48_reg_2643_reg[18]_0 ,
    col_buf_1_val_2_0_fu_1113_p3,
    ap_clk,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output [7:0]col_buf_1_val_0_0_fu_1077_p3;
  output [7:0]\q0_reg[7] ;
  output [8:0]D;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_s_fu_334_reg[0] ;
  input [7:0]\right_border_buf_1_s_fu_334_reg[7] ;
  input [7:0]\tmp48_reg_2643_reg[18] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_1_val_1_0_fu_1095_p3;
  input \tmp48_reg_2643_reg[18]_0 ;
  input [7:0]col_buf_1_val_2_0_fu_1113_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_1_V_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_0_0_fu_1077_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1113_p3;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\right_border_buf_1_s_fu_334_reg[0] ;
  wire [7:0]\right_border_buf_1_s_fu_334_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\tmp48_reg_2643_reg[18] ;
  wire \tmp48_reg_2643_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_0_0_fu_1077_p3(col_buf_1_val_0_0_fu_1077_p3),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .col_buf_1_val_2_0_fu_1113_p3(col_buf_1_val_2_0_fu_1113_p3),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\right_border_buf_1_s_fu_334_reg[0] (\right_border_buf_1_s_fu_334_reg[0] ),
        .\right_border_buf_1_s_fu_334_reg[7] (\right_border_buf_1_s_fu_334_reg[7] ),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\tmp48_reg_2643_reg[18] (\tmp48_reg_2643_reg[18] ),
        .\tmp48_reg_2643_reg[18]_0 (\tmp48_reg_2643_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66
   (col_buf_1_val_1_0_fu_1095_p3,
    \q0_reg[7] ,
    \tmp_243_0_1_reg_2469_reg[0] ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_16_fu_346_reg[0] ,
    \right_border_buf_1_16_fu_346_reg[7] ,
    ram_reg_0_63_0_2,
    ram_reg_0_63_0_2_0,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_0_63_0_2_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    E);
  output [7:0]col_buf_1_val_1_0_fu_1095_p3;
  output [7:0]\q0_reg[7] ;
  output \tmp_243_0_1_reg_2469_reg[0] ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_16_fu_346_reg[0] ;
  input [7:0]\right_border_buf_1_16_fu_346_reg[7] ;
  input ram_reg_0_63_0_2;
  input ram_reg_0_63_0_2_0;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_0_63_0_2_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire or_cond_i_i_reg_2516;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire [6:0]ram_reg_0_63_0_2_1;
  wire [1:0]\right_border_buf_1_16_fu_346_reg[0] ;
  wire [7:0]\right_border_buf_1_16_fu_346_reg[7] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire \tmp_243_0_1_reg_2469_reg[0] ;
  wire tmp_29_reg_2451;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1),
        .\right_border_buf_1_16_fu_346_reg[0] (\right_border_buf_1_16_fu_346_reg[0] ),
        .\right_border_buf_1_16_fu_346_reg[7] (\right_border_buf_1_16_fu_346_reg[7] ),
        .src_kernel_win_0_va_15_fu_2420(src_kernel_win_0_va_15_fu_2420),
        .\tmp_243_0_1_reg_2469_reg[0] (\tmp_243_0_1_reg_2469_reg[0] ),
        .tmp_29_reg_2451(tmp_29_reg_2451));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67
   (D,
    col_buf_1_val_2_0_fu_1113_p3,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_1_val_0_0_fu_1077_p3,
    tmp_32_reg_2473,
    col_buf_1_val_1_0_fu_1095_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_18_fu_358_reg[7] ,
    \right_border_buf_1_18_fu_358_reg[7]_0 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]col_buf_1_val_2_0_fu_1113_p3;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_1_val_0_0_fu_1077_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_1_val_1_0_fu_1095_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_18_fu_358_reg[7] ;
  input [7:0]\right_border_buf_1_18_fu_358_reg[7]_0 ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_0_0_fu_1077_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1113_p3;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\right_border_buf_1_18_fu_358_reg[7] ;
  wire [7:0]\right_border_buf_1_18_fu_358_reg[7]_0 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_1_val_0_0_fu_1077_p3(col_buf_1_val_0_0_fu_1077_p3),
        .col_buf_1_val_1_0_fu_1095_p3(col_buf_1_val_1_0_fu_1095_p3),
        .\q0_reg[0]_0 (col_buf_1_val_2_0_fu_1113_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_0 ),
        .\q0_reg[0]_3 (\q0_reg[0]_1 ),
        .\q0_reg[0]_4 (\q0_reg[0]_2 ),
        .\q0_reg[1]_0 (col_buf_1_val_2_0_fu_1113_p3[1]),
        .\q0_reg[2]_0 (col_buf_1_val_2_0_fu_1113_p3[2]),
        .\q0_reg[3]_0 (col_buf_1_val_2_0_fu_1113_p3[3]),
        .\q0_reg[4]_0 (col_buf_1_val_2_0_fu_1113_p3[4]),
        .\q0_reg[5]_0 (col_buf_1_val_2_0_fu_1113_p3[5]),
        .\q0_reg[6]_0 (col_buf_1_val_2_0_fu_1113_p3[6]),
        .\q0_reg[7]_0 (col_buf_1_val_2_0_fu_1113_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\right_border_buf_1_18_fu_358_reg[7] (\right_border_buf_1_18_fu_358_reg[7] ),
        .\right_border_buf_1_18_fu_358_reg[7]_0 (\right_border_buf_1_18_fu_358_reg[7]_0 ),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (\row_assign_12_0_2_t_reg_2500_reg[1] ),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (\tmp_77_reg_2486_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68
   (col_buf_2_val_0_0_fu_1269_p3,
    q0,
    D,
    brmerge_reg_2533,
    Q,
    \right_border_buf_2_16_fu_366_reg[0] ,
    \right_border_buf_2_16_fu_366_reg[7] ,
    \tmp56_reg_2665_reg[18] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_2_val_1_0_fu_1287_p3,
    \tmp56_reg_2665_reg[18]_0 ,
    col_buf_2_val_2_0_fu_1305_p3,
    ap_clk,
    p_src_data_stream_2_V_dout,
    \q0_reg[0]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    \q0_reg[7] ,
    E);
  output [7:0]col_buf_2_val_0_0_fu_1269_p3;
  output [7:0]q0;
  output [8:0]D;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_2_16_fu_366_reg[0] ;
  input [7:0]\right_border_buf_2_16_fu_366_reg[7] ;
  input [7:0]\tmp56_reg_2665_reg[18] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_2_val_1_0_fu_1287_p3;
  input \tmp56_reg_2665_reg[18]_0 ;
  input [7:0]col_buf_2_val_2_0_fu_1305_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_2_V_dout;
  input \q0_reg[0]_1 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[7] ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_0_0_fu_1269_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1305_p3;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[7] ;
  wire [1:0]\right_border_buf_2_16_fu_366_reg[0] ;
  wire [7:0]\right_border_buf_2_16_fu_366_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\tmp56_reg_2665_reg[18] ;
  wire \tmp56_reg_2665_reg[18]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_0_0_fu_1269_p3(col_buf_2_val_0_0_fu_1269_p3),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .col_buf_2_val_2_0_fu_1305_p3(col_buf_2_val_2_0_fu_1305_p3),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\right_border_buf_2_16_fu_366_reg[0] (\right_border_buf_2_16_fu_366_reg[0] ),
        .\right_border_buf_2_16_fu_366_reg[7] (\right_border_buf_2_16_fu_366_reg[7] ),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\tmp56_reg_2665_reg[18] (\tmp56_reg_2665_reg[18] ),
        .\tmp56_reg_2665_reg[18]_0 (\tmp56_reg_2665_reg[18]_0 ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69
   (col_buf_2_val_1_0_fu_1287_p3,
    \q0_reg[7] ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_2_14_fu_342_reg[0] ,
    \right_border_buf_2_14_fu_342_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[0]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    \q0_reg[7]_1 ,
    E);
  output [7:0]col_buf_2_val_1_0_fu_1287_p3;
  output [7:0]\q0_reg[7] ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_2_14_fu_342_reg[0] ;
  input [7:0]\right_border_buf_2_14_fu_342_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[0]_1 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[7]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [1:0]\right_border_buf_2_14_fu_342_reg[0] ;
  wire [7:0]\right_border_buf_2_14_fu_342_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\right_border_buf_2_14_fu_342_reg[0] (\right_border_buf_2_14_fu_342_reg[0] ),
        .\right_border_buf_2_14_fu_342_reg[7] (\right_border_buf_2_14_fu_342_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70
   (E,
    exitcond461_i_reg_25070,
    ADDRA,
    \t_V_3_reg_590_reg[3] ,
    \t_V_3_reg_590_reg[1] ,
    \t_V_3_reg_590_reg[0] ,
    \t_V_3_reg_590_reg[0]_0 ,
    D,
    col_buf_2_val_2_0_fu_1305_p3,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    ap_enable_reg_pp0_iter0,
    Q,
    or_cond_i_i_reg_2516,
    tmp_29_reg_2451,
    \q0_reg[0] ,
    dsta_data_stream_1_s_empty_n,
    dsta_data_stream_0_s_empty_n,
    dsta_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1,
    \src_kernel_win_0_va_15_fu_242[7]_i_3 ,
    dstb_data_stream_0_s_full_n,
    dstb_data_stream_2_s_full_n,
    dstb_data_stream_1_s_full_n,
    or_cond_i_reg_2564_pp0_iter2_reg,
    \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ,
    \q0_reg[0]_0 ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_2_val_0_0_fu_1269_p3,
    tmp_32_reg_2473,
    col_buf_2_val_1_0_fu_1287_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    \right_border_buf_2_12_fu_318_reg[7] ,
    \right_border_buf_2_12_fu_318_reg[7]_0 ,
    \right_border_buf_2_12_fu_318_reg[7]_1 ,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 );
  output [0:0]E;
  output exitcond461_i_reg_25070;
  output [5:0]ADDRA;
  output \t_V_3_reg_590_reg[3] ;
  output \t_V_3_reg_590_reg[1] ;
  output \t_V_3_reg_590_reg[0] ;
  output \t_V_3_reg_590_reg[0]_0 ;
  output [7:0]D;
  output [7:0]col_buf_2_val_2_0_fu_1305_p3;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input or_cond_i_i_reg_2516;
  input tmp_29_reg_2451;
  input \q0_reg[0] ;
  input dsta_data_stream_1_s_empty_n;
  input dsta_data_stream_0_s_empty_n;
  input dsta_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \src_kernel_win_0_va_15_fu_242[7]_i_3 ;
  input dstb_data_stream_0_s_full_n;
  input dstb_data_stream_2_s_full_n;
  input dstb_data_stream_1_s_full_n;
  input or_cond_i_reg_2564_pp0_iter2_reg;
  input \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ;
  input [6:0]\q0_reg[0]_0 ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_2_val_0_0_fu_1269_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_2_val_1_0_fu_1287_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]\right_border_buf_2_12_fu_318_reg[7] ;
  input [1:0]\right_border_buf_2_12_fu_318_reg[7]_0 ;
  input [7:0]\right_border_buf_2_12_fu_318_reg[7]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [5:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_0_0_fu_1269_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1305_p3;
  wire dsta_data_stream_0_s_empty_n;
  wire dsta_data_stream_1_s_empty_n;
  wire dsta_data_stream_2_s_empty_n;
  wire dstb_data_stream_0_s_full_n;
  wire dstb_data_stream_1_s_full_n;
  wire dstb_data_stream_2_s_full_n;
  wire exitcond461_i_reg_25070;
  wire or_cond_i_i_reg_2516;
  wire or_cond_i_reg_2564_pp0_iter2_reg;
  wire \q0_reg[0] ;
  wire [6:0]\q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_12_fu_318_reg[7] ;
  wire [1:0]\right_border_buf_2_12_fu_318_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_12_fu_318_reg[7]_1 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_3 ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ;
  wire \t_V_3_reg_590_reg[0] ;
  wire \t_V_3_reg_590_reg[0]_0 ;
  wire \t_V_3_reg_590_reg[1] ;
  wire \t_V_3_reg_590_reg[3] ;
  wire tmp_29_reg_2451;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71 Filter2D_1_k_buf_dEe_ram_U
       (.D(D),
        .Q(Q),
        .addr0(ADDRA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2533(brmerge_reg_2533),
        .col_buf_2_val_0_0_fu_1269_p3(col_buf_2_val_0_0_fu_1269_p3),
        .col_buf_2_val_1_0_fu_1287_p3(col_buf_2_val_1_0_fu_1287_p3),
        .dsta_data_stream_0_s_empty_n(dsta_data_stream_0_s_empty_n),
        .dsta_data_stream_1_s_empty_n(dsta_data_stream_1_s_empty_n),
        .dsta_data_stream_2_s_empty_n(dsta_data_stream_2_s_empty_n),
        .dstb_data_stream_0_s_full_n(dstb_data_stream_0_s_full_n),
        .dstb_data_stream_1_s_full_n(dstb_data_stream_1_s_full_n),
        .dstb_data_stream_2_s_full_n(dstb_data_stream_2_s_full_n),
        .exitcond461_i_reg_25070(exitcond461_i_reg_25070),
        .k_buf_0_val_3_ce0(E),
        .or_cond_i_i_reg_2516(or_cond_i_i_reg_2516),
        .or_cond_i_reg_2564_pp0_iter2_reg(or_cond_i_reg_2564_pp0_iter2_reg),
        .\q0_reg[0]_0 (col_buf_2_val_2_0_fu_1305_p3[0]),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[0]_2 (\q0_reg[0]_0 ),
        .\q0_reg[0]_3 (\q0_reg[0]_1 ),
        .\q0_reg[0]_4 (\q0_reg[0]_2 ),
        .\q0_reg[1]_0 (col_buf_2_val_2_0_fu_1305_p3[1]),
        .\q0_reg[2]_0 (col_buf_2_val_2_0_fu_1305_p3[2]),
        .\q0_reg[3]_0 (col_buf_2_val_2_0_fu_1305_p3[3]),
        .\q0_reg[4]_0 (col_buf_2_val_2_0_fu_1305_p3[4]),
        .\q0_reg[5]_0 (col_buf_2_val_2_0_fu_1305_p3[5]),
        .\q0_reg[6]_0 (col_buf_2_val_2_0_fu_1305_p3[6]),
        .\q0_reg[7]_0 (col_buf_2_val_2_0_fu_1305_p3[7]),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\right_border_buf_2_12_fu_318_reg[7] (\right_border_buf_2_12_fu_318_reg[7] ),
        .\right_border_buf_2_12_fu_318_reg[7]_0 (\right_border_buf_2_12_fu_318_reg[7]_0 ),
        .\right_border_buf_2_12_fu_318_reg[7]_1 (\right_border_buf_2_12_fu_318_reg[7]_1 ),
        .row_assign_12_0_1_t_reg_2493(row_assign_12_0_1_t_reg_2493),
        .row_assign_12_0_2_t_reg_2500(row_assign_12_0_2_t_reg_2500),
        .\row_assign_12_0_2_t_reg_2500_reg[1] (\row_assign_12_0_2_t_reg_2500_reg[1] ),
        .\src_kernel_win_0_va_15_fu_242[7]_i_3_0 (\src_kernel_win_0_va_15_fu_242[7]_i_3 ),
        .\src_kernel_win_0_va_15_fu_242[7]_i_3_1 (\src_kernel_win_0_va_15_fu_242[7]_i_3_0 ),
        .\t_V_3_reg_590_reg[0] (\t_V_3_reg_590_reg[0] ),
        .\t_V_3_reg_590_reg[0]_0 (\t_V_3_reg_590_reg[0]_0 ),
        .\t_V_3_reg_590_reg[1] (\t_V_3_reg_590_reg[1] ),
        .\t_V_3_reg_590_reg[3] (\t_V_3_reg_590_reg[3] ),
        .tmp_29_reg_2451(tmp_29_reg_2451),
        .tmp_32_reg_2473(tmp_32_reg_2473),
        .tmp_77_reg_2486(tmp_77_reg_2486),
        .\tmp_77_reg_2486_reg[1] (\tmp_77_reg_2486_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80
   (D,
    \q0_reg[7] ,
    \t_V_2_reg_564_reg[4] ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_0_s_fu_272_reg[7] ,
    \q0_reg[0] ,
    ap_clk,
    p_src_data_stream_V_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output \t_V_2_reg_564_reg[4] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_0_s_fu_272_reg[7] ;
  input [6:0]\q0_reg[0] ;
  input ap_clk;
  input [7:0]p_src_data_stream_V_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [7:0]p_src_data_stream_V_dout;
  wire [6:0]\q0_reg[0] ;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_272_reg[7] ;
  wire \t_V_2_reg_564_reg[4] ;
  wire [1:0]tmp_49_reg_2252;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .ADDRD({\q0_reg[0]_0 ,tmp_49_reg_2252}),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\right_border_buf_0_s_fu_272_reg[7] (\right_border_buf_0_s_fu_272_reg[7] ),
        .\t_V_2_reg_564_reg[4] (\t_V_2_reg_564_reg[4] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81
   (D,
    \q0_reg[7] ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_0_2_fu_284_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    d1,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[7]_1 ,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_0_2_fu_284_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[7]_1 ;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [7:0]d1;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [3:0]\q0_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_2_fu_284_reg[7] ;
  wire [1:0]tmp_49_reg_2252;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .d1(d1),
        .k_buf_2_val_5_addr_reg_2322({\q0_reg[7]_1 ,tmp_49_reg_2252}),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\right_border_buf_0_2_fu_284_reg[7] (\right_border_buf_0_2_fu_284_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82
   (D,
    \q0_reg[7] ,
    \tmp_37_reg_2225_reg[1] ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_0_va_4_reg_2328_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_0_va_4_reg_2328_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_0_4_fu_296_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_0_4_fu_296_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_4_fu_296_reg[7] ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7]_0 ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire [1:0]tmp_49_reg_2252;
  wire tmp_8_reg_2215;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .ADDRD({\q0_reg[0]_1 ,tmp_49_reg_2252}),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\right_border_buf_0_4_fu_296_reg[7] (\right_border_buf_0_4_fu_296_reg[7] ),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_0_va_4_reg_2328_reg[7] (\src_kernel_win_0_va_4_reg_2328_reg[7] ),
        .\src_kernel_win_0_va_4_reg_2328_reg[7]_0 (\src_kernel_win_0_va_4_reg_2328_reg[7]_0 ),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (\tmp_37_reg_2225_reg[1] ),
        .tmp_8_reg_2215(tmp_8_reg_2215));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83
   (D,
    \q0_reg[7] ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_1_s_fu_308_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_V1_dout,
    \q0_reg[7]_0 ,
    ADDRA,
    \q0_reg[7]_1 ,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_1_s_fu_308_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_V1_dout;
  input \q0_reg[7]_0 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[7]_1 ;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [7:0]p_src_data_stream_V1_dout;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [3:0]\q0_reg[7]_1 ;
  wire [7:0]\right_border_buf_1_s_fu_308_reg[7] ;
  wire [1:0]tmp_49_reg_2252;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .k_buf_2_val_5_addr_reg_2322({\q0_reg[7]_1 ,tmp_49_reg_2252}),
        .p_src_data_stream_V1_dout(p_src_data_stream_V1_dout),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\right_border_buf_1_s_fu_308_reg[7] (\right_border_buf_1_s_fu_308_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84
   (\ap_CS_fsm_reg[3] ,
    ap_block_pp0_stage0_subdone2_in,
    \icmp_reg_2202_reg[0] ,
    D,
    \q0_reg[7] ,
    \tmp_102_0_1_reg_2211_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter1,
    dup_1_data_stream_2_empty_n,
    dup_1_data_stream_1_empty_n,
    dup_1_data_stream_0_empty_n,
    \right_border_buf_2_s_fu_280_reg[0] ,
    tmp_1_reg_2193,
    or_cond_i_i_reg_2248,
    ram_reg_64_127_7_7,
    dstc_data_stream_0_s_full_n,
    dstc_data_stream_2_s_full_n,
    dstc_data_stream_1_s_full_n,
    or_cond_i_reg_2288_pp0_iter2_reg,
    \ap_CS_fsm[3]_i_3__0 ,
    brmerge_reg_2257,
    \right_border_buf_1_2_fu_320_reg[7] ,
    tmp_49_reg_2252,
    \right_border_buf_1_2_fu_320_reg[7]_0 ,
    ram_reg_64_127_7_7_0,
    ram_reg_64_127_7_7_1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    ADDRA,
    E);
  output \ap_CS_fsm_reg[3] ;
  output ap_block_pp0_stage0_subdone2_in;
  output \icmp_reg_2202_reg[0] ;
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output \tmp_102_0_1_reg_2211_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input dup_1_data_stream_2_empty_n;
  input dup_1_data_stream_1_empty_n;
  input dup_1_data_stream_0_empty_n;
  input \right_border_buf_2_s_fu_280_reg[0] ;
  input tmp_1_reg_2193;
  input or_cond_i_i_reg_2248;
  input ram_reg_64_127_7_7;
  input dstc_data_stream_0_s_full_n;
  input dstc_data_stream_2_s_full_n;
  input dstc_data_stream_1_s_full_n;
  input or_cond_i_reg_2288_pp0_iter2_reg;
  input \ap_CS_fsm[3]_i_3__0 ;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_1_2_fu_320_reg[7] ;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_1_2_fu_320_reg[7]_0 ;
  input ram_reg_64_127_7_7_0;
  input [4:0]ram_reg_64_127_7_7_1;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_3__0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2257;
  wire dstc_data_stream_0_s_full_n;
  wire dstc_data_stream_1_s_full_n;
  wire dstc_data_stream_2_s_full_n;
  wire dup_1_data_stream_0_empty_n;
  wire dup_1_data_stream_1_empty_n;
  wire dup_1_data_stream_2_empty_n;
  wire \icmp_reg_2202_reg[0] ;
  wire or_cond_i_i_reg_2248;
  wire or_cond_i_reg_2288_pp0_iter2_reg;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire [4:0]ram_reg_64_127_7_7_1;
  wire [7:0]\right_border_buf_1_2_fu_320_reg[7] ;
  wire [7:0]\right_border_buf_1_2_fu_320_reg[7]_0 ;
  wire \right_border_buf_2_s_fu_280_reg[0] ;
  wire \tmp_102_0_1_reg_2211_reg[0] ;
  wire tmp_1_reg_2193;
  wire [1:0]tmp_49_reg_2252;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .ADDRD({ram_reg_64_127_7_7_1[3:0],tmp_49_reg_2252}),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm[3]_i_3__0_0 (\ap_CS_fsm[3]_i_3__0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_2257(brmerge_reg_2257),
        .dstc_data_stream_0_s_full_n(dstc_data_stream_0_s_full_n),
        .dstc_data_stream_1_s_full_n(dstc_data_stream_1_s_full_n),
        .dstc_data_stream_2_s_full_n(dstc_data_stream_2_s_full_n),
        .dup_1_data_stream_0_empty_n(dup_1_data_stream_0_empty_n),
        .dup_1_data_stream_1_empty_n(dup_1_data_stream_1_empty_n),
        .dup_1_data_stream_2_empty_n(dup_1_data_stream_2_empty_n),
        .\icmp_reg_2202_reg[0] (\icmp_reg_2202_reg[0] ),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .or_cond_i_reg_2288_pp0_iter2_reg(or_cond_i_reg_2288_pp0_iter2_reg),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0),
        .ram_reg_64_127_7_7_2(ram_reg_64_127_7_7_1[4]),
        .\right_border_buf_1_2_fu_320_reg[7] (\right_border_buf_1_2_fu_320_reg[7] ),
        .\right_border_buf_1_2_fu_320_reg[7]_0 (\right_border_buf_1_2_fu_320_reg[7]_0 ),
        .\right_border_buf_2_s_fu_280_reg[0] (\right_border_buf_2_s_fu_280_reg[0] ),
        .\tmp_102_0_1_reg_2211_reg[0] (\tmp_102_0_1_reg_2211_reg[0] ),
        .tmp_1_reg_2193(tmp_1_reg_2193));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85
   (D,
    \q0_reg[7] ,
    \tmp_37_reg_2225_reg[1] ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_1_va_4_reg_2341_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_1_va_4_reg_2341_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_1_4_fu_332_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[7]_2 ,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_1_4_fu_332_reg[7] ;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [3:0]\q0_reg[7]_2 ;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [3:0]\q0_reg[7]_2 ;
  wire [7:0]\right_border_buf_1_4_fu_332_reg[7] ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7]_0 ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire [1:0]tmp_49_reg_2252;
  wire tmp_8_reg_2215;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .k_buf_2_val_5_addr_reg_2322({\q0_reg[7]_2 ,tmp_49_reg_2252}),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\right_border_buf_1_4_fu_332_reg[7] (\right_border_buf_1_4_fu_332_reg[7] ),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_1_va_4_reg_2341_reg[7] (\src_kernel_win_1_va_4_reg_2341_reg[7] ),
        .\src_kernel_win_1_va_4_reg_2341_reg[7]_0 (\src_kernel_win_1_va_4_reg_2341_reg[7]_0 ),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (\tmp_37_reg_2225_reg[1] ),
        .tmp_8_reg_2215(tmp_8_reg_2215));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86
   (D,
    q0,
    \tmp_9_reg_2207_reg[0] ,
    brmerge_reg_2257,
    Q,
    tmp_49_reg_2252,
    \right_border_buf_2_5_fu_340_reg[7] ,
    ram_reg_0_63_0_2,
    ram_reg_0_63_0_2_0,
    or_cond_i_i_reg_2248,
    ram_reg_0_63_0_2_1,
    ram_reg_0_63_0_2_2,
    ram_reg_0_63_0_2_3,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_V2_dout,
    ADDRA,
    \q0_reg[7] ,
    E);
  output [7:0]D;
  output [7:0]q0;
  output \tmp_9_reg_2207_reg[0] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_2_5_fu_340_reg[7] ;
  input ram_reg_0_63_0_2;
  input ram_reg_0_63_0_2_0;
  input or_cond_i_i_reg_2248;
  input ram_reg_0_63_0_2_1;
  input ram_reg_0_63_0_2_2;
  input [4:0]ram_reg_0_63_0_2_3;
  input [1:0]\q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_V2_dout;
  input [5:0]ADDRA;
  input \q0_reg[7] ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire or_cond_i_i_reg_2248;
  wire [7:0]p_src_data_stream_V2_dout;
  wire [7:0]q0;
  wire [1:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[7] ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire ram_reg_0_63_0_2_2;
  wire [4:0]ram_reg_0_63_0_2_3;
  wire [7:0]\right_border_buf_2_5_fu_340_reg[7] ;
  wire [1:0]tmp_49_reg_2252;
  wire \tmp_9_reg_2207_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .ADDRD({ram_reg_0_63_0_2_3[3:0],tmp_49_reg_2252}),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .p_src_data_stream_V2_dout(p_src_data_stream_V2_dout),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1),
        .ram_reg_0_63_0_2_3(ram_reg_0_63_0_2_2),
        .ram_reg_0_63_0_2_4(ram_reg_0_63_0_2_3[4]),
        .\right_border_buf_2_5_fu_340_reg[7] (\right_border_buf_2_5_fu_340_reg[7] ),
        .\tmp_9_reg_2207_reg[0] (\tmp_9_reg_2207_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87
   (ADDRA,
    \t_V_2_reg_564_reg[3] ,
    \t_V_2_reg_564_reg[5] ,
    D,
    \q0_reg[7] ,
    \tmp_102_0_1_reg_2211_reg[0] ,
    Q,
    brmerge_reg_2257,
    \right_border_buf_2_3_fu_316_reg[7] ,
    tmp_49_reg_2252,
    \right_border_buf_2_3_fu_316_reg[7]_0 ,
    ram_reg_0_63_0_2,
    ram_reg_0_63_0_2_0,
    or_cond_i_i_reg_2248,
    ram_reg_0_63_0_2_1,
    ram_reg_0_63_0_2_2,
    ram_reg_0_63_0_2_3,
    \q0_reg[0] ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    E);
  output [4:0]ADDRA;
  output \t_V_2_reg_564_reg[3] ;
  output \t_V_2_reg_564_reg[5] ;
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output \tmp_102_0_1_reg_2211_reg[0] ;
  input [6:0]Q;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_2_3_fu_316_reg[7] ;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_2_3_fu_316_reg[7]_0 ;
  input ram_reg_0_63_0_2;
  input ram_reg_0_63_0_2_0;
  input or_cond_i_i_reg_2248;
  input ram_reg_0_63_0_2_1;
  input ram_reg_0_63_0_2_2;
  input [4:0]ram_reg_0_63_0_2_3;
  input \q0_reg[0] ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [0:0]E;

  wire [4:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire or_cond_i_i_reg_2248;
  wire \q0_reg[0] ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire ram_reg_0_63_0_2_2;
  wire [4:0]ram_reg_0_63_0_2_3;
  wire [7:0]\right_border_buf_2_3_fu_316_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_316_reg[7]_0 ;
  wire \t_V_2_reg_564_reg[3] ;
  wire \t_V_2_reg_564_reg[5] ;
  wire \tmp_102_0_1_reg_2211_reg[0] ;
  wire [1:0]tmp_49_reg_2252;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90 Filter2D_1_k_buf_dEe_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(ADDRA),
        .ap_clk(ap_clk),
        .brmerge_reg_2257(brmerge_reg_2257),
        .k_buf_2_val_5_addr_reg_2322({ram_reg_0_63_0_2_3[3:0],tmp_49_reg_2252}),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .ram_reg_0_63_0_2_0(ram_reg_0_63_0_2),
        .ram_reg_0_63_0_2_1(ram_reg_0_63_0_2_0),
        .ram_reg_0_63_0_2_2(ram_reg_0_63_0_2_1),
        .ram_reg_0_63_0_2_3(ram_reg_0_63_0_2_2),
        .ram_reg_0_63_0_2_4(ram_reg_0_63_0_2_3[4]),
        .\right_border_buf_2_3_fu_316_reg[7] (\right_border_buf_2_3_fu_316_reg[7] ),
        .\right_border_buf_2_3_fu_316_reg[7]_0 (\right_border_buf_2_3_fu_316_reg[7]_0 ),
        .\t_V_2_reg_564_reg[3] (\t_V_2_reg_564_reg[3] ),
        .\t_V_2_reg_564_reg[5] (\t_V_2_reg_564_reg[5] ),
        .\tmp_102_0_1_reg_2211_reg[0] (\tmp_102_0_1_reg_2211_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88
   (E,
    \t_V_2_reg_564_reg[0] ,
    D,
    \q0_reg[7] ,
    \tmp_37_reg_2225_reg[1] ,
    \tmp_9_reg_2207_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_block_pp0_stage0_subdone2_in,
    Q,
    \q0_reg[0] ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_2_va_6_reg_2354_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_2_va_6_reg_2354_reg[7]_0 ,
    brmerge_reg_2257,
    \right_border_buf_2_1_fu_292_reg[7] ,
    tmp_49_reg_2252,
    \right_border_buf_2_1_fu_292_reg[7]_0 ,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    or_cond_i_i_reg_2248,
    ram_reg_64_127_7_7_1,
    ram_reg_64_127_7_7_2,
    ram_reg_64_127_7_7_3,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    ADDRA);
  output [0:0]E;
  output [0:0]\t_V_2_reg_564_reg[0] ;
  output [7:0]D;
  output [7:0]\q0_reg[7] ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  output \tmp_9_reg_2207_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_block_pp0_stage0_subdone2_in;
  input [0:0]Q;
  input [2:0]\q0_reg[0] ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_2_1_fu_292_reg[7] ;
  input [1:0]tmp_49_reg_2252;
  input [7:0]\right_border_buf_2_1_fu_292_reg[7]_0 ;
  input ram_reg_64_127_7_7;
  input ram_reg_64_127_7_7_0;
  input or_cond_i_i_reg_2248;
  input ram_reg_64_127_7_7_1;
  input ram_reg_64_127_7_7_2;
  input [4:0]ram_reg_64_127_7_7_3;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [4:0]ADDRA;

  wire [4:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire brmerge_reg_2257;
  wire or_cond_i_i_reg_2248;
  wire [2:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire ram_reg_64_127_7_7_1;
  wire ram_reg_64_127_7_7_2;
  wire [4:0]ram_reg_64_127_7_7_3;
  wire [7:0]\right_border_buf_2_1_fu_292_reg[7] ;
  wire [7:0]\right_border_buf_2_1_fu_292_reg[7]_0 ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7]_0 ;
  wire [0:0]\t_V_2_reg_564_reg[0] ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire [1:0]tmp_49_reg_2252;
  wire tmp_8_reg_2215;
  wire \tmp_9_reg_2207_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89 Filter2D_1_k_buf_dEe_ram_U
       (.ADDRA(ADDRA),
        .ADDRD({ram_reg_64_127_7_7_3[3:0],tmp_49_reg_2252}),
        .D(D),
        .Q(Q),
        .addr0(\t_V_2_reg_564_reg[0] ),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .brmerge_reg_2257(brmerge_reg_2257),
        .k_buf_0_val_3_ce0(E),
        .or_cond_i_i_reg_2248(or_cond_i_i_reg_2248),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .ram_reg_64_127_7_7_0(ram_reg_64_127_7_7),
        .ram_reg_64_127_7_7_1(ram_reg_64_127_7_7_0),
        .ram_reg_64_127_7_7_2(ram_reg_64_127_7_7_1),
        .ram_reg_64_127_7_7_3(ram_reg_64_127_7_7_2),
        .ram_reg_64_127_7_7_4(ram_reg_64_127_7_7_3[4]),
        .\right_border_buf_2_1_fu_292_reg[7] (\right_border_buf_2_1_fu_292_reg[7] ),
        .\right_border_buf_2_1_fu_292_reg[7]_0 (\right_border_buf_2_1_fu_292_reg[7]_0 ),
        .row_assign_8_0_2_t_reg_2232(row_assign_8_0_2_t_reg_2232),
        .\src_kernel_win_2_va_6_reg_2354_reg[7] (\src_kernel_win_2_va_6_reg_2354_reg[7] ),
        .\src_kernel_win_2_va_6_reg_2354_reg[7]_0 (\src_kernel_win_2_va_6_reg_2354_reg[7]_0 ),
        .tmp_37_reg_2225(tmp_37_reg_2225),
        .\tmp_37_reg_2225_reg[1] (\tmp_37_reg_2225_reg[1] ),
        .tmp_8_reg_2215(tmp_8_reg_2215),
        .\tmp_9_reg_2207_reg[0] (\tmp_9_reg_2207_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram
   (k_buf_0_val_3_ce0,
    addr0,
    \t_V_3_reg_588_reg[5] ,
    \t_V_3_reg_588_reg[4] ,
    \t_V_3_reg_588_reg[3] ,
    D,
    \q0_reg[7]_0 ,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    ap_block_pp0_stage0_subdone0_in,
    Q,
    \q0_reg[0]_1 ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_2_val_0_0_fu_1201_p3,
    tmp_21_reg_2296,
    col_buf_2_val_1_0_fu_1220_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    \right_border_buf_2_23_fu_316_reg[7] ,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_2_23_fu_316_reg[7]_0 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[0]_2 );
  output k_buf_0_val_3_ce0;
  output [5:0]addr0;
  output \t_V_3_reg_588_reg[5] ;
  output \t_V_3_reg_588_reg[4] ;
  output \t_V_3_reg_588_reg[3] ;
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]Q;
  input [6:0]\q0_reg[0]_1 ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_2_val_0_0_fu_1201_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_2_val_1_0_fu_1220_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]\right_border_buf_2_23_fu_316_reg[7] ;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_2_23_fu_316_reg[7]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[0]_2 ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [5:0]addr0;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_0_0_fu_1201_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1220_p3;
  wire \k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0 ;
  wire k_buf_0_val_3_ce0;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire \q0[0]_i_1__17_n_0 ;
  wire \q0[1]_i_1__17_n_0 ;
  wire \q0[2]_i_1__17_n_0 ;
  wire \q0[3]_i_1__17_n_0 ;
  wire \q0[4]_i_1__17_n_0 ;
  wire \q0[5]_i_1__17_n_0 ;
  wire \q0[6]_i_1__17_n_0 ;
  wire \q0[7]_i_1__18_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [6:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_23_fu_316_reg[7] ;
  wire [7:0]\right_border_buf_2_23_fu_316_reg[7]_0 ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire \t_V_3_reg_588_reg[3] ;
  wire \t_V_3_reg_588_reg[4] ;
  wire \t_V_3_reg_588_reg[5] ;
  wire tmp_21_reg_2296;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080800088888888)) 
    \brmerge_reg_2348[0]_i_2 
       (.I0(\q0_reg[0]_1 [5]),
        .I1(\q0_reg[0]_1 [6]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_1 [0]),
        .I5(\t_V_3_reg_588_reg[3] ),
        .O(\t_V_3_reg_588_reg[5] ));
  LUT6 #(
    .INIT(64'h7700700E7788708F)) 
    \k_buf_0_val_3_addr_reg_2361[2]_i_1 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [2]),
        .I4(\q0_reg[0]_1 [1]),
        .I5(\t_V_3_reg_588_reg[3] ),
        .O(addr0[2]));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \k_buf_0_val_3_addr_reg_2361[3]_i_1 
       (.I0(\k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0 ),
        .I1(\q0_reg[0]_1 [2]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0 ),
        .I5(\t_V_3_reg_588_reg[5] ),
        .O(addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \k_buf_0_val_3_addr_reg_2361[3]_i_2 
       (.I0(\q0_reg[0]_1 [5]),
        .I1(\q0_reg[0]_1 [6]),
        .I2(\q0_reg[0]_1 [4]),
        .I3(\k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0 ),
        .I4(\q0_reg[0]_1 [3]),
        .O(\k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \k_buf_0_val_3_addr_reg_2361[3]_i_3 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .O(\k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \k_buf_0_val_3_addr_reg_2361[3]_i_4 
       (.I0(\q0_reg[0]_1 [0]),
        .I1(\q0_reg[0]_1 [2]),
        .I2(\q0_reg[0]_1 [1]),
        .O(\k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \k_buf_0_val_3_addr_reg_2361[4]_i_1 
       (.I0(\k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0 ),
        .I1(\t_V_3_reg_588_reg[5] ),
        .I2(\k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0 ),
        .O(addr0[4]));
  LUT6 #(
    .INIT(64'h1400000014141414)) 
    \k_buf_0_val_3_addr_reg_2361[5]_i_1 
       (.I0(\k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0 ),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(\k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0 ),
        .I4(\k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0 ),
        .I5(\t_V_3_reg_588_reg[5] ),
        .O(addr0[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \k_buf_0_val_3_addr_reg_2361[5]_i_2 
       (.I0(\q0_reg[0]_1 [5]),
        .I1(\q0_reg[0]_1 [6]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(\q0_reg[0]_1 [4]),
        .I4(\q0_reg[0]_1 [2]),
        .I5(\q0_reg[0]_1 [1]),
        .O(\k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455545555)) 
    \k_buf_0_val_3_addr_reg_2361[5]_i_3 
       (.I0(\q0_reg[0]_1 [3]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_1 [4]),
        .I5(\k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0 ),
        .O(\k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFEFFFFFFFF)) 
    \k_buf_0_val_3_addr_reg_2361[5]_i_4 
       (.I0(\q0_reg[0]_1 [3]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_1 [4]),
        .I5(\k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0 ),
        .O(\k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \k_buf_0_val_3_addr_reg_2361[5]_i_5 
       (.I0(\q0_reg[0]_1 [5]),
        .I1(\q0_reg[0]_1 [6]),
        .O(\k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \k_buf_0_val_3_addr_reg_2361[6]_i_2 
       (.I0(\q0_reg[0]_1 [4]),
        .I1(\q0_reg[0]_1 [3]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(\q0_reg[0]_1 [2]),
        .I4(\q0_reg[0]_1 [0]),
        .O(\t_V_3_reg_588_reg[4] ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_2339[0]_i_4 
       (.I0(\q0_reg[0]_1 [3]),
        .I1(\q0_reg[0]_1 [4]),
        .O(\t_V_3_reg_588_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__17 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__17_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \q0[7]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(Q),
        .O(k_buf_0_val_3_ce0));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__18 
       (.I0(\q0_reg[0]_1 [6]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\t_V_3_reg_588_reg[4] ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__18_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[0]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[1]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[2]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[3]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[4]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[5]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[6]_i_1__17_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[7]_i_1__18_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h7F8000FE778800FF)) 
    ram_reg_0_63_0_2_i_5__0
       (.I0(\q0_reg[0]_1 [5]),
        .I1(\q0_reg[0]_1 [6]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_1 [0]),
        .I5(\t_V_3_reg_588_reg[3] ),
        .O(addr0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_63_0_2_i_6
       (.I0(\q0_reg[0]_1 [0]),
        .O(addr0[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_23_fu_316[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_2_23_fu_316_reg[7] [7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_23_fu_316_reg[7]_0 [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[0]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[0]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[1]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[1]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[2]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[2]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[3]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[3]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[4]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[4]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[5]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[5]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[6]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[6]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_37_reg_2459[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_2_val_1_0_fu_1220_p3[7]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_0_0_fu_1201_p3[7]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[1]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[2]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[3]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[4]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[5]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[6]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_38_reg_2466[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_2_val_0_0_fu_1201_p3[7]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_2_val_1_0_fu_1220_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[0]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[0]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[1]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[1]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[2]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[2]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[3]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[3]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[4]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[4]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[5]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[5]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[6]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[6]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_39_reg_2473[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_2_val_1_0_fu_1220_p3[7]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_2_val_0_0_fu_1201_p3[7]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54
   (col_buf_2_val_1_0_fu_1220_p3,
    \q0_reg[7]_0 ,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_2_25_fu_340_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[0]_2 ,
    ADDRA,
    \q0_reg[7]_2 ,
    E);
  output [7:0]col_buf_2_val_1_0_fu_1220_p3;
  output [7:0]\q0_reg[7]_0 ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_2_25_fu_340_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[0]_2 ;
  input [5:0]ADDRA;
  input \q0_reg[7]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_1_0_fu_1220_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire \q0[0]_i_1__18_n_0 ;
  wire \q0[1]_i_1__18_n_0 ;
  wire \q0[2]_i_1__18_n_0 ;
  wire \q0[3]_i_1__18_n_0 ;
  wire \q0[4]_i_1__18_n_0 ;
  wire \q0[5]_i_1__18_n_0 ;
  wire \q0[6]_i_1__18_n_0 ;
  wire \q0[7]_i_1__19_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_25_fu_340_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__18 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__18_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__19_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__18_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__19_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_25_fu_340[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_25_fu_340_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_1_0_fu_1220_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55
   (col_buf_2_val_0_0_fu_1201_p3,
    q0,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_2_27_fu_364_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    p_src_data_stream_2_V_dout,
    \q0_reg[0]_2 ,
    ADDRA,
    \q0_reg[7]_0 ,
    E);
  output [7:0]col_buf_2_val_0_0_fu_1201_p3;
  output [7:0]q0;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_2_27_fu_364_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]p_src_data_stream_2_V_dout;
  input \q0_reg[0]_2 ;
  input [5:0]ADDRA;
  input \q0_reg[7]_0 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_2_val_0_0_fu_1201_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire \q0[0]_i_1__19_n_0 ;
  wire \q0[1]_i_1__19_n_0 ;
  wire \q0[2]_i_1__19_n_0 ;
  wire \q0[3]_i_1__19_n_0 ;
  wire \q0[4]_i_1__19_n_0 ;
  wire \q0[5]_i_1__19_n_0 ;
  wire \q0[6]_i_1__19_n_0 ;
  wire \q0[7]_i_1__20_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_27_fu_364_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__19 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__20 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__20_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__19_n_0 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__19_n_0 ),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__19_n_0 ),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__19_n_0 ),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__19_n_0 ),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__19_n_0 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__19_n_0 ),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__20_n_0 ),
        .Q(q0[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_2_V_dout[0]),
        .DIB(p_src_data_stream_2_V_dout[1]),
        .DIC(p_src_data_stream_2_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_2_V_dout[3]),
        .DIB(p_src_data_stream_2_V_dout[4]),
        .DIC(p_src_data_stream_2_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_2_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_2_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_2_V_dout[0]),
        .DIB(p_src_data_stream_2_V_dout[1]),
        .DIC(p_src_data_stream_2_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_2_V_dout[3]),
        .DIB(p_src_data_stream_2_V_dout[4]),
        .DIC(p_src_data_stream_2_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_2_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_2_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[0]_i_1 
       (.I0(q0[0]),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[1]_i_1 
       (.I0(q0[1]),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[2]_i_1 
       (.I0(q0[2]),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[3]_i_1 
       (.I0(q0[3]),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[4]_i_1 
       (.I0(q0[4]),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[5]_i_1 
       (.I0(q0[5]),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[6]_i_1 
       (.I0(q0[6]),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_27_fu_364[7]_i_1 
       (.I0(q0[7]),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_2_27_fu_364_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_2_val_0_0_fu_1201_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56
   (D,
    \q0_reg[7]_0 ,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_1_val_0_0_fu_1042_p3,
    tmp_21_reg_2296,
    col_buf_1_val_1_0_fu_1061_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_1_32_fu_356_reg[7] ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA,
    \q0_reg[0]_3 ,
    E);
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_1_val_0_0_fu_1042_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_1_val_1_0_fu_1061_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_1_32_fu_356_reg[7] ;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_3 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_0_0_fu_1042_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1061_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire \q0[0]_i_1__20_n_0 ;
  wire \q0[1]_i_1__20_n_0 ;
  wire \q0[2]_i_1__20_n_0 ;
  wire \q0[3]_i_1__20_n_0 ;
  wire \q0[4]_i_1__20_n_0 ;
  wire \q0[5]_i_1__20_n_0 ;
  wire \q0[6]_i_1__20_n_0 ;
  wire \q0[7]_i_1__21_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_32_fu_356_reg[7] ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire tmp_21_reg_2296;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__20 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__21 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__21_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__20_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__21_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_32_fu_356[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_32_fu_356_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[0]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[0]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[1]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[1]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[2]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[2]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[3]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[3]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[4]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[4]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[5]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[5]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[6]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[6]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_34_reg_2439[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_1_val_1_0_fu_1061_p3[7]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_0_0_fu_1042_p3[7]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[1]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[2]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[3]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[4]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[5]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[6]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_35_reg_2446[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_1_val_0_0_fu_1042_p3[7]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_1_val_1_0_fu_1061_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[0]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[0]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[1]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[1]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[2]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[2]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[3]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[3]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[4]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[4]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[5]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[5]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[6]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[6]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_36_reg_2453[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_1_val_1_0_fu_1061_p3[7]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_1_val_0_0_fu_1042_p3[7]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57
   (col_buf_1_val_1_0_fu_1061_p3,
    \q0_reg[7]_0 ,
    \tmp_102_0_1_reg_2292_reg[0] ,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_1_30_fu_344_reg[7] ,
    ram_reg_0_63_0_2_0,
    p_src_data_stream_0_V_read1,
    ram_reg_0_63_0_2_1,
    ram_reg_0_63_0_2_2,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]col_buf_1_val_1_0_fu_1061_p3;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_102_0_1_reg_2292_reg[0] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_1_30_fu_344_reg[7] ;
  input ram_reg_0_63_0_2_0;
  input p_src_data_stream_0_V_read1;
  input ram_reg_0_63_0_2_1;
  input [0:0]ram_reg_0_63_0_2_2;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_1_0_fu_1061_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire p_src_data_stream_0_V_read1;
  wire \q0[0]_i_1__21_n_0 ;
  wire \q0[1]_i_1__21_n_0 ;
  wire \q0[2]_i_1__21_n_0 ;
  wire \q0[3]_i_1__21_n_0 ;
  wire \q0[4]_i_1__21_n_0 ;
  wire \q0[5]_i_1__21_n_0 ;
  wire \q0[6]_i_1__21_n_0 ;
  wire \q0[7]_i_1__22_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire [0:0]ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_30_fu_344_reg[7] ;
  wire \tmp_102_0_1_reg_2292_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__21 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__22_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__21_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  LUT4 #(
    .INIT(16'h00E0)) 
    ram_reg_0_63_0_2_i_4__4
       (.I0(ram_reg_0_63_0_2_0),
        .I1(p_src_data_stream_0_V_read1),
        .I2(ram_reg_0_63_0_2_1),
        .I3(ram_reg_0_63_0_2_2),
        .O(\tmp_102_0_1_reg_2292_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_30_fu_344[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_30_fu_344_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_1_0_fu_1061_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58
   (col_buf_1_val_0_0_fu_1042_p3,
    \q0_reg[7]_0 ,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_1_s_fu_332_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]col_buf_1_val_0_0_fu_1042_p3;
  output [7:0]\q0_reg[7]_0 ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_1_s_fu_332_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]p_src_data_stream_1_V_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_1_val_0_0_fu_1042_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire \q0[0]_i_1__22_n_0 ;
  wire \q0[1]_i_1__22_n_0 ;
  wire \q0[2]_i_1__22_n_0 ;
  wire \q0[3]_i_1__22_n_0 ;
  wire \q0[4]_i_1__22_n_0 ;
  wire \q0[5]_i_1__22_n_0 ;
  wire \q0[6]_i_1__22_n_0 ;
  wire \q0[7]_i_1__23_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_s_fu_332_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__22 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__22_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__23 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__23_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__22_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__23_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_1_V_dout[0]),
        .DIB(p_src_data_stream_1_V_dout[1]),
        .DIC(p_src_data_stream_1_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_1_V_dout[3]),
        .DIB(p_src_data_stream_1_V_dout[4]),
        .DIC(p_src_data_stream_1_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_1_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_1_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_1_V_dout[0]),
        .DIB(p_src_data_stream_1_V_dout[1]),
        .DIC(p_src_data_stream_1_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_1_V_dout[3]),
        .DIB(p_src_data_stream_1_V_dout[4]),
        .DIC(p_src_data_stream_1_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_1_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_1_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_332[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_1_s_fu_332_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_1_val_0_0_fu_1042_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59
   (D,
    \q0_reg[7]_0 ,
    \row_assign_8_0_1_t_reg_2316_reg[1] ,
    \row_assign_8_0_2_t_reg_2323_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \tmp_20_reg_2288_reg[0] ,
    row_assign_8_0_1_t_reg_2316,
    col_buf_0_val_0_0_fu_874_p3,
    tmp_21_reg_2296,
    col_buf_0_val_1_0_fu_893_p3,
    row_assign_8_0_2_t_reg_2323,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_0_32_fu_320_reg[7] ,
    ram_reg_0_63_0_2_0,
    p_src_data_stream_0_V_read1,
    ram_reg_0_63_0_2_1,
    ram_reg_0_63_0_2_2,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_3 ,
    E);
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  output [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \tmp_20_reg_2288_reg[0] ;
  input [1:0]row_assign_8_0_1_t_reg_2316;
  input [7:0]col_buf_0_val_0_0_fu_874_p3;
  input tmp_21_reg_2296;
  input [7:0]col_buf_0_val_1_0_fu_893_p3;
  input [1:0]row_assign_8_0_2_t_reg_2323;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_0_32_fu_320_reg[7] ;
  input ram_reg_0_63_0_2_0;
  input p_src_data_stream_0_V_read1;
  input ram_reg_0_63_0_2_1;
  input [0:0]ram_reg_0_63_0_2_2;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_3 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_0_0_fu_874_p3;
  wire [7:0]col_buf_0_val_1_0_fu_893_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire p_src_data_stream_0_V_read1;
  wire \q0[0]_i_1__23_n_0 ;
  wire \q0[1]_i_1__23_n_0 ;
  wire \q0[2]_i_1__23_n_0 ;
  wire \q0[3]_i_1__23_n_0 ;
  wire \q0[4]_i_1__23_n_0 ;
  wire \q0[5]_i_1__23_n_0 ;
  wire \q0[6]_i_1__23_n_0 ;
  wire \q0[7]_i_1__24_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire [0:0]ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_32_fu_320_reg[7] ;
  wire [1:0]row_assign_8_0_1_t_reg_2316;
  wire [7:0]\row_assign_8_0_1_t_reg_2316_reg[1] ;
  wire [1:0]row_assign_8_0_2_t_reg_2323;
  wire [7:0]\row_assign_8_0_2_t_reg_2323_reg[1] ;
  wire \tmp_20_reg_2288_reg[0] ;
  wire tmp_21_reg_2296;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__23 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__24 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__24_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__23_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__24_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  LUT4 #(
    .INIT(16'h00E0)) 
    ram_reg_0_63_0_2_i_4__3
       (.I0(ram_reg_0_63_0_2_0),
        .I1(p_src_data_stream_0_V_read1),
        .I2(ram_reg_0_63_0_2_1),
        .I3(ram_reg_0_63_0_2_2),
        .O(\tmp_20_reg_2288_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_32_fu_320[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_32_fu_320_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[0]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[0]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[1]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[1]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[2]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[2]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[3]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[3]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[4]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[4]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[5]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[5]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[6]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[6]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_34_reg_2419[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(col_buf_0_val_1_0_fu_893_p3[7]),
        .I3(row_assign_8_0_2_t_reg_2323[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_0_0_fu_874_p3[7]),
        .O(\row_assign_8_0_1_t_reg_2316_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[0]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[1]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[2]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[3]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[4]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[5]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[6]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_35_reg_2426[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_1_t_reg_2316[1]),
        .I2(row_assign_8_0_1_t_reg_2316[0]),
        .I3(col_buf_0_val_0_0_fu_874_p3[7]),
        .I4(tmp_21_reg_2296),
        .I5(col_buf_0_val_1_0_fu_893_p3[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[0]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[0]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[1]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[1]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[2]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[2]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[3]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[3]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[4]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[4]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[5]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[5]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[6]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[6]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_36_reg_2433[7]_i_2 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_8_0_2_t_reg_2323[1]),
        .I2(tmp_21_reg_2296),
        .I3(col_buf_0_val_1_0_fu_893_p3[7]),
        .I4(row_assign_8_0_2_t_reg_2323[0]),
        .I5(col_buf_0_val_0_0_fu_874_p3[7]),
        .O(\row_assign_8_0_2_t_reg_2323_reg[1] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60
   (\ap_CS_fsm_reg[3] ,
    ap_block_pp0_stage0_subdone0_in,
    p_src_data_stream_0_V_read1,
    \icmp_reg_2283_reg[0] ,
    col_buf_0_val_1_0_fu_893_p3,
    \q0_reg[7]_0 ,
    \tmp_102_0_1_reg_2292_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter1,
    or_cond_i_i_reg_2339,
    \right_border_buf_2_s_fu_304_reg[0] ,
    dup_2_data_stream_1_empty_n,
    dup_2_data_stream_0_empty_n,
    dup_2_data_stream_2_empty_n,
    tmp_18_reg_2274,
    \right_border_buf_2_s_fu_304_reg[0]_0 ,
    dstd_data_stream_0_s_full_n,
    dstd_data_stream_2_s_full_n,
    dstd_data_stream_1_s_full_n,
    or_cond_i_reg_2379_pp0_iter2_reg,
    \ap_CS_fsm[3]_i_3__1_0 ,
    brmerge_reg_2348,
    \right_border_buf_0_30_fu_308_reg[7] ,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_0_30_fu_308_reg[7]_0 ,
    ram_reg_64_127_7_7_0,
    ram_reg_64_127_7_7_1,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d1,
    \q0_reg[7]_1 ,
    ADDRA,
    E);
  output \ap_CS_fsm_reg[3] ;
  output ap_block_pp0_stage0_subdone0_in;
  output p_src_data_stream_0_V_read1;
  output \icmp_reg_2283_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_893_p3;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_102_0_1_reg_2292_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input or_cond_i_i_reg_2339;
  input \right_border_buf_2_s_fu_304_reg[0] ;
  input dup_2_data_stream_1_empty_n;
  input dup_2_data_stream_0_empty_n;
  input dup_2_data_stream_2_empty_n;
  input tmp_18_reg_2274;
  input \right_border_buf_2_s_fu_304_reg[0]_0 ;
  input dstd_data_stream_0_s_full_n;
  input dstd_data_stream_2_s_full_n;
  input dstd_data_stream_1_s_full_n;
  input or_cond_i_reg_2379_pp0_iter2_reg;
  input \ap_CS_fsm[3]_i_3__1_0 ;
  input brmerge_reg_2348;
  input [7:0]\right_border_buf_0_30_fu_308_reg[7] ;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_0_30_fu_308_reg[7]_0 ;
  input ram_reg_64_127_7_7_0;
  input [0:0]ram_reg_64_127_7_7_1;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_3__1_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_1_0_fu_893_p3;
  wire [7:0]d1;
  wire dstd_data_stream_0_s_full_n;
  wire dstd_data_stream_1_s_full_n;
  wire dstd_data_stream_2_s_full_n;
  wire dup_2_data_stream_0_empty_n;
  wire dup_2_data_stream_1_empty_n;
  wire dup_2_data_stream_2_empty_n;
  wire \icmp_reg_2283_reg[0] ;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire or_cond_i_i_reg_2339;
  wire or_cond_i_reg_2379_pp0_iter2_reg;
  wire p_src_data_stream_0_V_read1;
  wire \q0[0]_i_1__24_n_0 ;
  wire \q0[1]_i_1__24_n_0 ;
  wire \q0[2]_i_1__24_n_0 ;
  wire \q0[3]_i_1__24_n_0 ;
  wire \q0[4]_i_1__24_n_0 ;
  wire \q0[5]_i_1__24_n_0 ;
  wire \q0[6]_i_1__24_n_0 ;
  wire \q0[7]_i_1__25_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire [0:0]ram_reg_64_127_7_7_1;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_30_fu_308_reg[7] ;
  wire [7:0]\right_border_buf_0_30_fu_308_reg[7]_0 ;
  wire \right_border_buf_2_s_fu_304_reg[0] ;
  wire \right_border_buf_2_s_fu_304_reg[0]_0 ;
  wire \tmp_102_0_1_reg_2292_reg[0] ;
  wire tmp_18_reg_2274;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hA8888888)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(\ap_CS_fsm[3]_i_6__0_n_0 ),
        .I1(\ap_CS_fsm[3]_i_7__0_n_0 ),
        .I2(dup_2_data_stream_1_empty_n),
        .I3(dup_2_data_stream_0_empty_n),
        .I4(dup_2_data_stream_2_empty_n),
        .O(ap_block_pp0_stage0_subdone0_in));
  LUT5 #(
    .INIT(32'h80FFFFFF)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(dstd_data_stream_0_s_full_n),
        .I1(dstd_data_stream_2_s_full_n),
        .I2(dstd_data_stream_1_s_full_n),
        .I3(or_cond_i_reg_2379_pp0_iter2_reg),
        .I4(\ap_CS_fsm[3]_i_3__1_0 ),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hDFDDFFFF)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(or_cond_i_i_reg_2339),
        .I1(\right_border_buf_2_s_fu_304_reg[0] ),
        .I2(tmp_18_reg_2274),
        .I3(\right_border_buf_2_s_fu_304_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__24 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__24_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__25_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__24_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__25_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_63_0_2_i_7
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(Q),
        .I2(\ap_CS_fsm[3]_i_7__0_n_0 ),
        .O(\ap_CS_fsm_reg[3] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(d1[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(d1[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_64_127_0_2_i_1__4
       (.I0(ram_reg_64_127_7_7_0),
        .I1(p_src_data_stream_0_V_read1),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_64_127_7_7_1),
        .O(\tmp_102_0_1_reg_2292_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(d1[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(d1[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2292_reg[0] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[6]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \right_border_buf_0_30_fu_308[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(or_cond_i_i_reg_2339),
        .I4(\right_border_buf_2_s_fu_304_reg[0] ),
        .I5(\icmp_reg_2283_reg[0] ),
        .O(p_src_data_stream_0_V_read1));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_30_fu_308[7]_i_2 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2348),
        .I2(\right_border_buf_0_30_fu_308_reg[7] [7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_30_fu_308_reg[7]_0 [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_1_0_fu_893_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \right_border_buf_0_30_fu_308[7]_i_3 
       (.I0(\right_border_buf_2_s_fu_304_reg[0]_0 ),
        .I1(tmp_18_reg_2274),
        .O(\icmp_reg_2283_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61
   (col_buf_0_val_0_0_fu_874_p3,
    \q0_reg[7]_0 ,
    \tmp_20_reg_2288_reg[0] ,
    brmerge_reg_2348,
    Q,
    k_buf_2_val_5_addr_reg_2413,
    \right_border_buf_0_s_fu_296_reg[7] ,
    ram_reg_64_127_7_7_0,
    p_src_data_stream_0_V_read1,
    ram_reg_64_127_7_7_1,
    ram_reg_64_127_7_7_2,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    p_src_data_stream_0_V_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    E);
  output [7:0]col_buf_0_val_0_0_fu_874_p3;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_20_reg_2288_reg[0] ;
  input brmerge_reg_2348;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2413;
  input [7:0]\right_border_buf_0_s_fu_296_reg[7] ;
  input ram_reg_64_127_7_7_0;
  input p_src_data_stream_0_V_read1;
  input ram_reg_64_127_7_7_1;
  input [0:0]ram_reg_64_127_7_7_2;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]p_src_data_stream_0_V_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2348;
  wire [7:0]col_buf_0_val_0_0_fu_874_p3;
  wire [5:0]k_buf_2_val_5_addr_reg_2413;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire p_src_data_stream_0_V_read1;
  wire [7:0]q00;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire ram_reg_64_127_7_7_1;
  wire [0:0]ram_reg_64_127_7_7_2;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_s_fu_296_reg[7] ;
  wire \tmp_20_reg_2288_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(q00[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(q00[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(q00[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(q00[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(q00[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(q00[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__25 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(q00[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_2__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_0_V_dout[0]),
        .DIB(p_src_data_stream_0_V_dout[1]),
        .DIC(p_src_data_stream_0_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_0_V_dout[3]),
        .DIB(p_src_data_stream_0_V_dout[4]),
        .DIC(p_src_data_stream_0_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_0_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_0_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_0_V_dout[0]),
        .DIB(p_src_data_stream_0_V_dout[1]),
        .DIC(p_src_data_stream_0_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_64_127_0_2_i_1__3
       (.I0(ram_reg_64_127_7_7_0),
        .I1(p_src_data_stream_0_V_read1),
        .I2(ram_reg_64_127_7_7_1),
        .I3(ram_reg_64_127_7_7_2),
        .O(\tmp_20_reg_2288_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2413),
        .DIA(p_src_data_stream_0_V_dout[3]),
        .DIB(p_src_data_stream_0_V_dout[4]),
        .DIC(p_src_data_stream_0_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_0_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2413[0]),
        .A1(k_buf_2_val_5_addr_reg_2413[1]),
        .A2(k_buf_2_val_5_addr_reg_2413[2]),
        .A3(k_buf_2_val_5_addr_reg_2413[3]),
        .A4(k_buf_2_val_5_addr_reg_2413[4]),
        .A5(k_buf_2_val_5_addr_reg_2413[5]),
        .D(p_src_data_stream_0_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_20_reg_2288_reg[0] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2348),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2348),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2348),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2348),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2348),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2348),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2348),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_296[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2348),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2413[0]),
        .I4(\right_border_buf_0_s_fu_296_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2413[1]),
        .O(col_buf_0_val_0_0_fu_874_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71
   (k_buf_0_val_3_ce0,
    exitcond461_i_reg_25070,
    addr0,
    \t_V_3_reg_590_reg[3] ,
    \t_V_3_reg_590_reg[1] ,
    \t_V_3_reg_590_reg[0] ,
    \t_V_3_reg_590_reg[0]_0 ,
    D,
    \q0_reg[7]_0 ,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    Q,
    or_cond_i_i_reg_2516,
    tmp_29_reg_2451,
    \q0_reg[0]_1 ,
    dsta_data_stream_1_s_empty_n,
    dsta_data_stream_0_s_empty_n,
    dsta_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1,
    \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ,
    dstb_data_stream_0_s_full_n,
    dstb_data_stream_2_s_full_n,
    dstb_data_stream_1_s_full_n,
    or_cond_i_reg_2564_pp0_iter2_reg,
    \src_kernel_win_0_va_15_fu_242[7]_i_3_1 ,
    \q0_reg[0]_2 ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_2_val_0_0_fu_1269_p3,
    tmp_32_reg_2473,
    col_buf_2_val_1_0_fu_1287_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    \right_border_buf_2_12_fu_318_reg[7] ,
    \right_border_buf_2_12_fu_318_reg[7]_0 ,
    \right_border_buf_2_12_fu_318_reg[7]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 );
  output k_buf_0_val_3_ce0;
  output exitcond461_i_reg_25070;
  output [5:0]addr0;
  output \t_V_3_reg_590_reg[3] ;
  output \t_V_3_reg_590_reg[1] ;
  output \t_V_3_reg_590_reg[0] ;
  output \t_V_3_reg_590_reg[0]_0 ;
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input or_cond_i_i_reg_2516;
  input tmp_29_reg_2451;
  input \q0_reg[0]_1 ;
  input dsta_data_stream_1_s_empty_n;
  input dsta_data_stream_0_s_empty_n;
  input dsta_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ;
  input dstb_data_stream_0_s_full_n;
  input dstb_data_stream_2_s_full_n;
  input dstb_data_stream_1_s_full_n;
  input or_cond_i_reg_2564_pp0_iter2_reg;
  input \src_kernel_win_0_va_15_fu_242[7]_i_3_1 ;
  input [6:0]\q0_reg[0]_2 ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_2_val_0_0_fu_1269_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_2_val_1_0_fu_1287_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]\right_border_buf_2_12_fu_318_reg[7] ;
  input [1:0]\right_border_buf_2_12_fu_318_reg[7]_0 ;
  input [7:0]\right_border_buf_2_12_fu_318_reg[7]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [5:0]addr0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_0_0_fu_1269_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire dsta_data_stream_0_s_empty_n;
  wire dsta_data_stream_1_s_empty_n;
  wire dsta_data_stream_2_s_empty_n;
  wire dstb_data_stream_0_s_full_n;
  wire dstb_data_stream_1_s_full_n;
  wire dstb_data_stream_2_s_full_n;
  wire exitcond461_i_reg_25070;
  wire \k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0 ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_2516;
  wire or_cond_i_reg_2564_pp0_iter2_reg;
  wire \q0[0]_i_1_n_0 ;
  wire \q0[1]_i_1_n_0 ;
  wire \q0[2]_i_1_n_0 ;
  wire \q0[3]_i_1_n_0 ;
  wire \q0[4]_i_1_n_0 ;
  wire \q0[5]_i_1_n_0 ;
  wire \q0[6]_i_1_n_0 ;
  wire \q0[7]_i_1__2_n_0 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [6:0]\q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_12_fu_318_reg[7] ;
  wire [1:0]\right_border_buf_2_12_fu_318_reg[7]_0 ;
  wire [7:0]\right_border_buf_2_12_fu_318_reg[7]_1 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_3_0 ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_3_1 ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_4_n_0 ;
  wire \src_kernel_win_0_va_15_fu_242[7]_i_5_n_0 ;
  wire \t_V_3_reg_590_reg[0] ;
  wire \t_V_3_reg_590_reg[0]_0 ;
  wire \t_V_3_reg_590_reg[1] ;
  wire \t_V_3_reg_590_reg[3] ;
  wire tmp_29_reg_2451;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFE0000000000000)) 
    \brmerge_reg_2533[0]_i_2 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\t_V_3_reg_590_reg[3] ),
        .I4(\q0_reg[0]_2 [5]),
        .I5(\q0_reg[0]_2 [6]),
        .O(\t_V_3_reg_590_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_2546[0]_i_1 
       (.I0(\q0_reg[0]_2 [0]),
        .O(addr0[0]));
  LUT6 #(
    .INIT(64'h3339999999999998)) 
    \k_buf_0_val_3_addr_reg_2546[1]_i_1 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\t_V_3_reg_590_reg[3] ),
        .I4(\q0_reg[0]_2 [5]),
        .I5(\q0_reg[0]_2 [6]),
        .O(addr0[1]));
  LUT6 #(
    .INIT(64'h0F01E1E1E1E1E1E0)) 
    \k_buf_0_val_3_addr_reg_2546[2]_i_1 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\t_V_3_reg_590_reg[3] ),
        .I4(\q0_reg[0]_2 [5]),
        .I5(\q0_reg[0]_2 [6]),
        .O(addr0[2]));
  LUT6 #(
    .INIT(64'hAAAAAA00AAA9AA00)) 
    \k_buf_0_val_3_addr_reg_2546[3]_i_1 
       (.I0(\q0_reg[0]_2 [3]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(\t_V_3_reg_590_reg[1] ),
        .I5(\t_V_3_reg_590_reg[0] ),
        .O(addr0[3]));
  LUT6 #(
    .INIT(64'hF4F4F4F484F4F4F4)) 
    \k_buf_0_val_3_addr_reg_2546[4]_i_1 
       (.I0(\k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0 ),
        .I1(\t_V_3_reg_590_reg[0] ),
        .I2(\k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0 ),
        .I3(\q0_reg[0]_2 [6]),
        .I4(\q0_reg[0]_2 [5]),
        .I5(\t_V_3_reg_590_reg[0]_0 ),
        .O(addr0[4]));
  LUT6 #(
    .INIT(64'h0000600060606060)) 
    \k_buf_0_val_3_addr_reg_2546[5]_i_1 
       (.I0(\q0_reg[0]_2 [5]),
        .I1(\t_V_3_reg_590_reg[0]_0 ),
        .I2(\k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0 ),
        .I3(\k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0 ),
        .I4(\k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0 ),
        .I5(\t_V_3_reg_590_reg[0] ),
        .O(addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \k_buf_0_val_3_addr_reg_2546[5]_i_2 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\t_V_3_reg_590_reg[1] ),
        .O(\k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h555455FF)) 
    \k_buf_0_val_3_addr_reg_2546[5]_i_3 
       (.I0(\q0_reg[0]_2 [3]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(\t_V_3_reg_590_reg[1] ),
        .O(\k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \k_buf_0_val_3_addr_reg_2546[5]_i_4 
       (.I0(\k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0 ),
        .I1(\q0_reg[0]_2 [3]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [2]),
        .I4(\q0_reg[0]_2 [0]),
        .I5(\q0_reg[0]_2 [4]),
        .O(\k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \k_buf_0_val_3_addr_reg_2546[6]_i_2 
       (.I0(\q0_reg[0]_2 [0]),
        .I1(\q0_reg[0]_2 [1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(\q0_reg[0]_2 [3]),
        .I4(\q0_reg[0]_2 [4]),
        .O(\t_V_3_reg_590_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_cond_i_i_reg_2516[0]_i_2 
       (.I0(\q0_reg[0]_2 [3]),
        .I1(\q0_reg[0]_2 [4]),
        .O(\t_V_3_reg_590_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_2564[0]_i_4 
       (.I0(\q0_reg[0]_2 [1]),
        .I1(\q0_reg[0]_2 [2]),
        .I2(\q0_reg[0]_2 [3]),
        .I3(\q0_reg[0]_2 [4]),
        .I4(\q0_reg[0]_2 [6]),
        .I5(\q0_reg[0]_2 [5]),
        .O(\t_V_3_reg_590_reg[1] ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond461_i_reg_25070),
        .O(k_buf_0_val_3_ce0));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__2 
       (.I0(\q0_reg[0]_2 [6]),
        .I1(\q0_reg[0]_2 [5]),
        .I2(\t_V_3_reg_590_reg[0]_0 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__2_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[0]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[1]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[2]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[3]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[4]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[5]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[6]_i_1_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[7]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(addr0),
        .ADDRB(addr0),
        .ADDRC(addr0),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(addr0[0]),
        .DPRA1(addr0[1]),
        .DPRA2(addr0[2]),
        .DPRA3(addr0[3]),
        .DPRA4(addr0[4]),
        .DPRA5(addr0[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [0]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [0]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [1]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [1]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [2]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [2]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [3]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [3]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [4]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [4]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [5]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [5]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [6]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [6]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_12_fu_318[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2533),
        .I2(\right_border_buf_2_12_fu_318_reg[7] [7]),
        .I3(\right_border_buf_2_12_fu_318_reg[7]_0 [0]),
        .I4(\right_border_buf_2_12_fu_318_reg[7]_1 [7]),
        .I5(\right_border_buf_2_12_fu_318_reg[7]_0 [1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h8888888808880808)) 
    \src_kernel_win_0_va_15_fu_242[7]_i_3 
       (.I0(Q),
        .I1(\src_kernel_win_0_va_15_fu_242[7]_i_4_n_0 ),
        .I2(or_cond_i_i_reg_2516),
        .I3(tmp_29_reg_2451),
        .I4(\q0_reg[0]_1 ),
        .I5(\src_kernel_win_0_va_15_fu_242[7]_i_5_n_0 ),
        .O(exitcond461_i_reg_25070));
  LUT5 #(
    .INIT(32'h80FFFFFF)) 
    \src_kernel_win_0_va_15_fu_242[7]_i_4 
       (.I0(dstb_data_stream_0_s_full_n),
        .I1(dstb_data_stream_2_s_full_n),
        .I2(dstb_data_stream_1_s_full_n),
        .I3(or_cond_i_reg_2564_pp0_iter2_reg),
        .I4(\src_kernel_win_0_va_15_fu_242[7]_i_3_1 ),
        .O(\src_kernel_win_0_va_15_fu_242[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    \src_kernel_win_0_va_15_fu_242[7]_i_5 
       (.I0(dsta_data_stream_1_s_empty_n),
        .I1(dsta_data_stream_0_s_empty_n),
        .I2(dsta_data_stream_2_s_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\src_kernel_win_0_va_15_fu_242[7]_i_3_0 ),
        .O(\src_kernel_win_0_va_15_fu_242[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[0]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[0]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[1]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[1]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[2]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[2]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[3]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[3]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[4]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[4]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[5]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[5]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[6]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[6]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_15_fu_290[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_2_val_1_0_fu_1287_p3[7]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_2_val_0_0_fu_1269_p3[7]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[0]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[0]),
        .O(\tmp_77_reg_2486_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[1]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[1]),
        .O(\tmp_77_reg_2486_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[2]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[2]),
        .O(\tmp_77_reg_2486_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[3]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[3]),
        .O(\tmp_77_reg_2486_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[4]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[4]),
        .O(\tmp_77_reg_2486_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[5]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[5]),
        .O(\tmp_77_reg_2486_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[6]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[6]),
        .O(\tmp_77_reg_2486_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_20_reg_2648[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_2_val_1_0_fu_1287_p3[7]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_0_0_fu_1269_p3[7]),
        .O(\tmp_77_reg_2486_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[1]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[2]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[3]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[4]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[5]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[6]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_2_va_21_reg_2654[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_2_val_0_0_fu_1269_p3[7]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_2_val_1_0_fu_1287_p3[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72
   (col_buf_2_val_1_0_fu_1287_p3,
    \q0_reg[7]_0 ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_2_14_fu_342_reg[0] ,
    \right_border_buf_2_14_fu_342_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[0]_2 ,
    ADDRA,
    \q0_reg[0]_3 ,
    \q0_reg[7]_2 ,
    E);
  output [7:0]col_buf_2_val_1_0_fu_1287_p3;
  output [7:0]\q0_reg[7]_0 ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_2_14_fu_342_reg[0] ;
  input [7:0]\right_border_buf_2_14_fu_342_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[0]_2 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[7]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire \q0[0]_i_1__0_n_0 ;
  wire \q0[1]_i_1__0_n_0 ;
  wire \q0[2]_i_1__0_n_0 ;
  wire \q0[3]_i_1__0_n_0 ;
  wire \q0[4]_i_1__0_n_0 ;
  wire \q0[5]_i_1__0_n_0 ;
  wire \q0[6]_i_1__0_n_0 ;
  wire \q0[7]_i_1__3_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_2_14_fu_342_reg[0] ;
  wire [7:0]\right_border_buf_2_14_fu_342_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__0 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__3_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__0_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [0]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [1]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [2]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [3]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [4]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [5]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [6]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_14_fu_342[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_2_14_fu_342_reg[0] [0]),
        .I4(\right_border_buf_2_14_fu_342_reg[7] [7]),
        .I5(\right_border_buf_2_14_fu_342_reg[0] [1]),
        .O(col_buf_2_val_1_0_fu_1287_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73
   (col_buf_2_val_0_0_fu_1269_p3,
    q0,
    D,
    brmerge_reg_2533,
    Q,
    \right_border_buf_2_16_fu_366_reg[0] ,
    \right_border_buf_2_16_fu_366_reg[7] ,
    \tmp56_reg_2665_reg[18] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_2_val_1_0_fu_1287_p3,
    \tmp56_reg_2665_reg[18]_0 ,
    col_buf_2_val_2_0_fu_1305_p3,
    ap_clk,
    p_src_data_stream_2_V_dout,
    \q0_reg[0]_2 ,
    ADDRA,
    \q0_reg[0]_3 ,
    \q0_reg[7]_0 ,
    E);
  output [7:0]col_buf_2_val_0_0_fu_1269_p3;
  output [7:0]q0;
  output [8:0]D;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_2_16_fu_366_reg[0] ;
  input [7:0]\right_border_buf_2_16_fu_366_reg[7] ;
  input [7:0]\tmp56_reg_2665_reg[18] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_2_val_1_0_fu_1287_p3;
  input \tmp56_reg_2665_reg[18]_0 ;
  input [7:0]col_buf_2_val_2_0_fu_1305_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_2_V_dout;
  input \q0_reg[0]_2 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[7]_0 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_2_val_0_0_fu_1269_p3;
  wire [7:0]col_buf_2_val_1_0_fu_1287_p3;
  wire [7:0]col_buf_2_val_2_0_fu_1305_p3;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire \q0[0]_i_1__1_n_0 ;
  wire \q0[1]_i_1__1_n_0 ;
  wire \q0[2]_i_1__1_n_0 ;
  wire \q0[3]_i_1__1_n_0 ;
  wire \q0[4]_i_1__1_n_0 ;
  wire \q0[5]_i_1__1_n_0 ;
  wire \q0[6]_i_1__1_n_0 ;
  wire \q0[7]_i_1__4_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_2_16_fu_366_reg[0] ;
  wire [7:0]\right_border_buf_2_16_fu_366_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire \tmp56_reg_2665[12]_i_2_n_0 ;
  wire \tmp56_reg_2665[12]_i_3_n_0 ;
  wire \tmp56_reg_2665[12]_i_4_n_0 ;
  wire \tmp56_reg_2665[16]_i_2_n_0 ;
  wire \tmp56_reg_2665[16]_i_3_n_0 ;
  wire \tmp56_reg_2665[16]_i_4_n_0 ;
  wire \tmp56_reg_2665[16]_i_5_n_0 ;
  wire \tmp56_reg_2665[18]_i_2_n_0 ;
  wire \tmp56_reg_2665_reg[12]_i_1_n_0 ;
  wire \tmp56_reg_2665_reg[12]_i_1_n_1 ;
  wire \tmp56_reg_2665_reg[12]_i_1_n_2 ;
  wire \tmp56_reg_2665_reg[12]_i_1_n_3 ;
  wire \tmp56_reg_2665_reg[16]_i_1_n_0 ;
  wire \tmp56_reg_2665_reg[16]_i_1_n_1 ;
  wire \tmp56_reg_2665_reg[16]_i_1_n_2 ;
  wire \tmp56_reg_2665_reg[16]_i_1_n_3 ;
  wire [7:0]\tmp56_reg_2665_reg[18] ;
  wire \tmp56_reg_2665_reg[18]_0 ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;
  wire [0:0]\NLW_tmp56_reg_2665_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp56_reg_2665_reg[18]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__4_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__1_n_0 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__1_n_0 ),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__1_n_0 ),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__1_n_0 ),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__1_n_0 ),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__1_n_0 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__1_n_0 ),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__4_n_0 ),
        .Q(q0[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(p_src_data_stream_2_V_dout[0]),
        .DIB(p_src_data_stream_2_V_dout[1]),
        .DIC(p_src_data_stream_2_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(p_src_data_stream_2_V_dout[3]),
        .DIB(p_src_data_stream_2_V_dout[4]),
        .DIC(p_src_data_stream_2_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(p_src_data_stream_2_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(p_src_data_stream_2_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(p_src_data_stream_2_V_dout[0]),
        .DIB(p_src_data_stream_2_V_dout[1]),
        .DIC(p_src_data_stream_2_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(p_src_data_stream_2_V_dout[3]),
        .DIB(p_src_data_stream_2_V_dout[4]),
        .DIC(p_src_data_stream_2_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(p_src_data_stream_2_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(p_src_data_stream_2_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[0]_i_1 
       (.I0(q0[0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [0]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[1]_i_1 
       (.I0(q0[1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [1]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[2]_i_1 
       (.I0(q0[2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [2]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[3]_i_1 
       (.I0(q0[3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [3]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[4]_i_1 
       (.I0(q0[4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [4]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[5]_i_1 
       (.I0(q0[5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [5]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[6]_i_1 
       (.I0(q0[6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [6]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_2_16_fu_366[7]_i_1 
       (.I0(q0[7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_2_16_fu_366_reg[0] [0]),
        .I4(\right_border_buf_2_16_fu_366_reg[7] [7]),
        .I5(\right_border_buf_2_16_fu_366_reg[0] [1]),
        .O(col_buf_2_val_0_0_fu_1269_p3[7]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[12]_i_2 
       (.I0(\tmp56_reg_2665_reg[18] [2]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[2]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[2]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[2]),
        .O(\tmp56_reg_2665[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[12]_i_3 
       (.I0(\tmp56_reg_2665_reg[18] [1]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[1]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[1]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[1]),
        .O(\tmp56_reg_2665[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[12]_i_4 
       (.I0(\tmp56_reg_2665_reg[18] [0]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[0]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[0]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[0]),
        .O(\tmp56_reg_2665[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[16]_i_2 
       (.I0(\tmp56_reg_2665_reg[18] [6]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[6]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[6]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[6]),
        .O(\tmp56_reg_2665[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[16]_i_3 
       (.I0(\tmp56_reg_2665_reg[18] [5]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[5]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[5]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[5]),
        .O(\tmp56_reg_2665[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[16]_i_4 
       (.I0(\tmp56_reg_2665_reg[18] [4]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[4]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[4]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[4]),
        .O(\tmp56_reg_2665[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[16]_i_5 
       (.I0(\tmp56_reg_2665_reg[18] [3]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[3]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[3]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[3]),
        .O(\tmp56_reg_2665[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp56_reg_2665[18]_i_2 
       (.I0(\tmp56_reg_2665_reg[18] [7]),
        .I1(col_buf_2_val_0_0_fu_1269_p3[7]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_2_val_1_0_fu_1287_p3[7]),
        .I4(\tmp56_reg_2665_reg[18]_0 ),
        .I5(col_buf_2_val_2_0_fu_1305_p3[7]),
        .O(\tmp56_reg_2665[18]_i_2_n_0 ));
  CARRY4 \tmp56_reg_2665_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\tmp56_reg_2665_reg[12]_i_1_n_0 ,\tmp56_reg_2665_reg[12]_i_1_n_1 ,\tmp56_reg_2665_reg[12]_i_1_n_2 ,\tmp56_reg_2665_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp56_reg_2665_reg[18] [2:0],1'b0}),
        .O({D[2:0],\NLW_tmp56_reg_2665_reg[12]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp56_reg_2665[12]_i_2_n_0 ,\tmp56_reg_2665[12]_i_3_n_0 ,\tmp56_reg_2665[12]_i_4_n_0 ,1'b0}));
  CARRY4 \tmp56_reg_2665_reg[16]_i_1 
       (.CI(\tmp56_reg_2665_reg[12]_i_1_n_0 ),
        .CO({\tmp56_reg_2665_reg[16]_i_1_n_0 ,\tmp56_reg_2665_reg[16]_i_1_n_1 ,\tmp56_reg_2665_reg[16]_i_1_n_2 ,\tmp56_reg_2665_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp56_reg_2665_reg[18] [6:3]),
        .O(D[6:3]),
        .S({\tmp56_reg_2665[16]_i_2_n_0 ,\tmp56_reg_2665[16]_i_3_n_0 ,\tmp56_reg_2665[16]_i_4_n_0 ,\tmp56_reg_2665[16]_i_5_n_0 }));
  CARRY4 \tmp56_reg_2665_reg[18]_i_1 
       (.CI(\tmp56_reg_2665_reg[16]_i_1_n_0 ),
        .CO({\NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED [3:2],D[8],\NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp56_reg_2665_reg[18] [7]}),
        .O({\NLW_tmp56_reg_2665_reg[18]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b1,\tmp56_reg_2665[18]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74
   (D,
    \q0_reg[7]_0 ,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_1_val_0_0_fu_1077_p3,
    tmp_32_reg_2473,
    col_buf_1_val_1_0_fu_1095_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_18_fu_358_reg[7] ,
    \right_border_buf_1_18_fu_358_reg[7]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    E);
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_1_val_0_0_fu_1077_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_1_val_1_0_fu_1095_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_18_fu_358_reg[7] ;
  input [7:0]\right_border_buf_1_18_fu_358_reg[7]_0 ;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_0_0_fu_1077_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire \q0[0]_i_1__2_n_0 ;
  wire \q0[1]_i_1__2_n_0 ;
  wire \q0[2]_i_1__2_n_0 ;
  wire \q0[3]_i_1__2_n_0 ;
  wire \q0[4]_i_1__2_n_0 ;
  wire \q0[5]_i_1__2_n_0 ;
  wire \q0[6]_i_1__2_n_0 ;
  wire \q0[7]_i_1__5_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_1_18_fu_358_reg[7] ;
  wire [7:0]\right_border_buf_1_18_fu_358_reg[7]_0 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__2 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__5_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__2_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_3 ),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(\q0_reg[0]_3 [4]),
        .A5(\q0_reg[0]_3 [5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [0]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [1]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [2]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [3]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [4]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [5]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [6]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_18_fu_358[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_1_18_fu_358_reg[7] [0]),
        .I4(\right_border_buf_1_18_fu_358_reg[7]_0 [7]),
        .I5(\right_border_buf_1_18_fu_358_reg[7] [1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[0]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[0]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[1]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[1]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[2]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[2]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[3]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[3]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[4]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[4]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[5]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[5]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[6]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[6]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_15_fu_266[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_1_val_1_0_fu_1095_p3[7]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_1_val_0_0_fu_1077_p3[7]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[0]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[0]),
        .O(\tmp_77_reg_2486_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[1]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[1]),
        .O(\tmp_77_reg_2486_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[2]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[2]),
        .O(\tmp_77_reg_2486_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[3]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[3]),
        .O(\tmp_77_reg_2486_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[4]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[4]),
        .O(\tmp_77_reg_2486_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[5]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[5]),
        .O(\tmp_77_reg_2486_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[6]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[6]),
        .O(\tmp_77_reg_2486_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_17_reg_2626[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_1_val_1_0_fu_1095_p3[7]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_0_0_fu_1077_p3[7]),
        .O(\tmp_77_reg_2486_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[1]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[2]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[3]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[4]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[5]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[6]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_1_va_18_reg_2632[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_1_val_0_0_fu_1077_p3[7]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_1_val_1_0_fu_1095_p3[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75
   (col_buf_1_val_1_0_fu_1095_p3,
    \q0_reg[7]_0 ,
    \tmp_243_0_1_reg_2469_reg[0] ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_16_fu_346_reg[0] ,
    \right_border_buf_1_16_fu_346_reg[7] ,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_0_63_0_2_2,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]col_buf_1_val_1_0_fu_1095_p3;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_243_0_1_reg_2469_reg[0] ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_16_fu_346_reg[0] ;
  input [7:0]\right_border_buf_1_16_fu_346_reg[7] ;
  input ram_reg_0_63_0_2_0;
  input ram_reg_0_63_0_2_1;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_0_63_0_2_2;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire or_cond_i_i_reg_2516;
  wire \q0[0]_i_1__3_n_0 ;
  wire \q0[1]_i_1__3_n_0 ;
  wire \q0[2]_i_1__3_n_0 ;
  wire \q0[3]_i_1__3_n_0 ;
  wire \q0[4]_i_1__3_n_0 ;
  wire \q0[5]_i_1__3_n_0 ;
  wire \q0[6]_i_1__3_n_0 ;
  wire \q0[7]_i_1__6_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire [6:0]ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_1_16_fu_346_reg[0] ;
  wire [7:0]\right_border_buf_1_16_fu_346_reg[7] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire \tmp_243_0_1_reg_2469_reg[0] ;
  wire tmp_29_reg_2451;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__3 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__6_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__3_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    ram_reg_0_63_0_2_i_4__0
       (.I0(ram_reg_0_63_0_2_0),
        .I1(ram_reg_0_63_0_2_1),
        .I2(tmp_29_reg_2451),
        .I3(or_cond_i_i_reg_2516),
        .I4(src_kernel_win_0_va_15_fu_2420),
        .I5(ram_reg_0_63_0_2_2[6]),
        .O(\tmp_243_0_1_reg_2469_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [0]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [1]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [2]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [3]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [4]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [5]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [6]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_16_fu_346[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_1_16_fu_346_reg[0] [0]),
        .I4(\right_border_buf_1_16_fu_346_reg[7] [7]),
        .I5(\right_border_buf_1_16_fu_346_reg[0] [1]),
        .O(col_buf_1_val_1_0_fu_1095_p3[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76
   (col_buf_1_val_0_0_fu_1077_p3,
    \q0_reg[7]_0 ,
    D,
    brmerge_reg_2533,
    Q,
    \right_border_buf_1_s_fu_334_reg[0] ,
    \right_border_buf_1_s_fu_334_reg[7] ,
    \tmp48_reg_2643_reg[18] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_1_val_1_0_fu_1095_p3,
    \tmp48_reg_2643_reg[18]_0 ,
    col_buf_1_val_2_0_fu_1113_p3,
    ap_clk,
    p_src_data_stream_1_V_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    E);
  output [7:0]col_buf_1_val_0_0_fu_1077_p3;
  output [7:0]\q0_reg[7]_0 ;
  output [8:0]D;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_1_s_fu_334_reg[0] ;
  input [7:0]\right_border_buf_1_s_fu_334_reg[7] ;
  input [7:0]\tmp48_reg_2643_reg[18] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_1_val_1_0_fu_1095_p3;
  input \tmp48_reg_2643_reg[18]_0 ;
  input [7:0]col_buf_1_val_2_0_fu_1113_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_1_V_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_1_val_0_0_fu_1077_p3;
  wire [7:0]col_buf_1_val_1_0_fu_1095_p3;
  wire [7:0]col_buf_1_val_2_0_fu_1113_p3;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire \q0[0]_i_1__4_n_0 ;
  wire \q0[1]_i_1__4_n_0 ;
  wire \q0[2]_i_1__4_n_0 ;
  wire \q0[3]_i_1__4_n_0 ;
  wire \q0[4]_i_1__4_n_0 ;
  wire \q0[5]_i_1__4_n_0 ;
  wire \q0[6]_i_1__4_n_0 ;
  wire \q0[7]_i_1__7_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_1_s_fu_334_reg[0] ;
  wire [7:0]\right_border_buf_1_s_fu_334_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire \tmp48_reg_2643[12]_i_2_n_0 ;
  wire \tmp48_reg_2643[12]_i_3_n_0 ;
  wire \tmp48_reg_2643[12]_i_4_n_0 ;
  wire \tmp48_reg_2643[16]_i_2_n_0 ;
  wire \tmp48_reg_2643[16]_i_3_n_0 ;
  wire \tmp48_reg_2643[16]_i_4_n_0 ;
  wire \tmp48_reg_2643[16]_i_5_n_0 ;
  wire \tmp48_reg_2643[18]_i_2_n_0 ;
  wire \tmp48_reg_2643_reg[12]_i_1_n_0 ;
  wire \tmp48_reg_2643_reg[12]_i_1_n_1 ;
  wire \tmp48_reg_2643_reg[12]_i_1_n_2 ;
  wire \tmp48_reg_2643_reg[12]_i_1_n_3 ;
  wire \tmp48_reg_2643_reg[16]_i_1_n_0 ;
  wire \tmp48_reg_2643_reg[16]_i_1_n_1 ;
  wire \tmp48_reg_2643_reg[16]_i_1_n_2 ;
  wire \tmp48_reg_2643_reg[16]_i_1_n_3 ;
  wire [7:0]\tmp48_reg_2643_reg[18] ;
  wire \tmp48_reg_2643_reg[18]_0 ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;
  wire [0:0]\NLW_tmp48_reg_2643_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp48_reg_2643_reg[18]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__4 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__7_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__4_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__7_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_2 ),
        .DIA(p_src_data_stream_1_V_dout[0]),
        .DIB(p_src_data_stream_1_V_dout[1]),
        .DIC(p_src_data_stream_1_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_2 ),
        .DIA(p_src_data_stream_1_V_dout[3]),
        .DIB(p_src_data_stream_1_V_dout[4]),
        .DIC(p_src_data_stream_1_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(\q0_reg[0]_2 [4]),
        .A5(\q0_reg[0]_2 [5]),
        .D(p_src_data_stream_1_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(\q0_reg[0]_2 [4]),
        .A5(\q0_reg[0]_2 [5]),
        .D(p_src_data_stream_1_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_2 ),
        .DIA(p_src_data_stream_1_V_dout[0]),
        .DIB(p_src_data_stream_1_V_dout[1]),
        .DIC(p_src_data_stream_1_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(\q0_reg[0]_2 ),
        .DIA(p_src_data_stream_1_V_dout[3]),
        .DIB(p_src_data_stream_1_V_dout[4]),
        .DIC(p_src_data_stream_1_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(\q0_reg[0]_2 [4]),
        .A5(\q0_reg[0]_2 [5]),
        .D(p_src_data_stream_1_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(\q0_reg[0]_2 [4]),
        .A5(\q0_reg[0]_2 [5]),
        .D(p_src_data_stream_1_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [0]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [1]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [2]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [3]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [4]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [5]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [6]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_1_s_fu_334[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_1_s_fu_334_reg[0] [0]),
        .I4(\right_border_buf_1_s_fu_334_reg[7] [7]),
        .I5(\right_border_buf_1_s_fu_334_reg[0] [1]),
        .O(col_buf_1_val_0_0_fu_1077_p3[7]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[12]_i_2 
       (.I0(\tmp48_reg_2643_reg[18] [2]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[2]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[2]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[2]),
        .O(\tmp48_reg_2643[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[12]_i_3 
       (.I0(\tmp48_reg_2643_reg[18] [1]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[1]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[1]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[1]),
        .O(\tmp48_reg_2643[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[12]_i_4 
       (.I0(\tmp48_reg_2643_reg[18] [0]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[0]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[0]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[0]),
        .O(\tmp48_reg_2643[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[16]_i_2 
       (.I0(\tmp48_reg_2643_reg[18] [6]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[6]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[6]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[6]),
        .O(\tmp48_reg_2643[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[16]_i_3 
       (.I0(\tmp48_reg_2643_reg[18] [5]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[5]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[5]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[5]),
        .O(\tmp48_reg_2643[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[16]_i_4 
       (.I0(\tmp48_reg_2643_reg[18] [4]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[4]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[4]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[4]),
        .O(\tmp48_reg_2643[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[16]_i_5 
       (.I0(\tmp48_reg_2643_reg[18] [3]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[3]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[3]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[3]),
        .O(\tmp48_reg_2643[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp48_reg_2643[18]_i_2 
       (.I0(\tmp48_reg_2643_reg[18] [7]),
        .I1(col_buf_1_val_0_0_fu_1077_p3[7]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_1_val_1_0_fu_1095_p3[7]),
        .I4(\tmp48_reg_2643_reg[18]_0 ),
        .I5(col_buf_1_val_2_0_fu_1113_p3[7]),
        .O(\tmp48_reg_2643[18]_i_2_n_0 ));
  CARRY4 \tmp48_reg_2643_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\tmp48_reg_2643_reg[12]_i_1_n_0 ,\tmp48_reg_2643_reg[12]_i_1_n_1 ,\tmp48_reg_2643_reg[12]_i_1_n_2 ,\tmp48_reg_2643_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp48_reg_2643_reg[18] [2:0],1'b0}),
        .O({D[2:0],\NLW_tmp48_reg_2643_reg[12]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp48_reg_2643[12]_i_2_n_0 ,\tmp48_reg_2643[12]_i_3_n_0 ,\tmp48_reg_2643[12]_i_4_n_0 ,1'b0}));
  CARRY4 \tmp48_reg_2643_reg[16]_i_1 
       (.CI(\tmp48_reg_2643_reg[12]_i_1_n_0 ),
        .CO({\tmp48_reg_2643_reg[16]_i_1_n_0 ,\tmp48_reg_2643_reg[16]_i_1_n_1 ,\tmp48_reg_2643_reg[16]_i_1_n_2 ,\tmp48_reg_2643_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp48_reg_2643_reg[18] [6:3]),
        .O(D[6:3]),
        .S({\tmp48_reg_2643[16]_i_2_n_0 ,\tmp48_reg_2643[16]_i_3_n_0 ,\tmp48_reg_2643[16]_i_4_n_0 ,\tmp48_reg_2643[16]_i_5_n_0 }));
  CARRY4 \tmp48_reg_2643_reg[18]_i_1 
       (.CI(\tmp48_reg_2643_reg[16]_i_1_n_0 ),
        .CO({\NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED [3:2],D[8],\NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp48_reg_2643_reg[18] [7]}),
        .O({\NLW_tmp48_reg_2643_reg[18]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b1,\tmp48_reg_2643[18]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77
   (D,
    \q0_reg[7]_0 ,
    \tmp_77_reg_2486_reg[1] ,
    \row_assign_12_0_2_t_reg_2500_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \tmp_31_reg_2465_reg[0] ,
    tmp_77_reg_2486,
    row_assign_12_0_1_t_reg_2493,
    col_buf_0_val_0_0_fu_876_p3,
    tmp_32_reg_2473,
    col_buf_0_val_1_0_fu_894_p3,
    row_assign_12_0_2_t_reg_2500,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_18_fu_322_reg[7] ,
    \right_border_buf_0_18_fu_322_reg[7]_0 ,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_0_63_0_2_2,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_3 ,
    E);
  output [7:0]D;
  output \q0_reg[7]_0 ;
  output [7:0]\tmp_77_reg_2486_reg[1] ;
  output [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \tmp_31_reg_2465_reg[0] ;
  input [0:0]tmp_77_reg_2486;
  input [0:0]row_assign_12_0_1_t_reg_2493;
  input [7:0]col_buf_0_val_0_0_fu_876_p3;
  input tmp_32_reg_2473;
  input [7:0]col_buf_0_val_1_0_fu_894_p3;
  input [1:0]row_assign_12_0_2_t_reg_2500;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_18_fu_322_reg[7] ;
  input [7:0]\right_border_buf_0_18_fu_322_reg[7]_0 ;
  input ram_reg_0_63_0_2_0;
  input ram_reg_0_63_0_2_1;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_0_63_0_2_2;
  input [1:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_3 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_0_0_fu_876_p3;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire or_cond_i_i_reg_2516;
  wire \q0[0]_i_1__5_n_0 ;
  wire \q0[1]_i_1__5_n_0 ;
  wire \q0[2]_i_1__5_n_0 ;
  wire \q0[3]_i_1__5_n_0 ;
  wire \q0[4]_i_1__5_n_0 ;
  wire \q0[5]_i_1__5_n_0 ;
  wire \q0[6]_i_1__5_n_0 ;
  wire \q0[7]_i_1__8_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire [6:0]ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_0_18_fu_322_reg[7] ;
  wire [7:0]\right_border_buf_0_18_fu_322_reg[7]_0 ;
  wire [0:0]row_assign_12_0_1_t_reg_2493;
  wire [1:0]row_assign_12_0_2_t_reg_2500;
  wire [7:0]\row_assign_12_0_2_t_reg_2500_reg[1] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire tmp_29_reg_2451;
  wire \tmp_31_reg_2465_reg[0] ;
  wire tmp_32_reg_2473;
  wire [0:0]tmp_77_reg_2486;
  wire [7:0]\tmp_77_reg_2486_reg[1] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__5 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__8 
       (.I0(\q0_reg[0]_1 [1]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__8_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__5_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    ram_reg_0_63_0_2_i_4
       (.I0(ram_reg_0_63_0_2_0),
        .I1(ram_reg_0_63_0_2_1),
        .I2(tmp_29_reg_2451),
        .I3(or_cond_i_i_reg_2516),
        .I4(src_kernel_win_0_va_15_fu_2420),
        .I5(ram_reg_0_63_0_2_2[6]),
        .O(\tmp_31_reg_2465_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_0_63_0_2_2[5:0]),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ram_reg_0_63_0_2_2[0]),
        .A1(ram_reg_0_63_0_2_2[1]),
        .A2(ram_reg_0_63_0_2_2[2]),
        .A3(ram_reg_0_63_0_2_2[3]),
        .A4(ram_reg_0_63_0_2_2[4]),
        .A5(ram_reg_0_63_0_2_2[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [0]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [1]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [2]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [3]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [4]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [5]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [6]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_18_fu_322[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_0_18_fu_322_reg[7] [0]),
        .I4(\right_border_buf_0_18_fu_322_reg[7]_0 [7]),
        .I5(\right_border_buf_0_18_fu_322_reg[7] [1]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[0]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[0]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[1]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[1]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[2]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[2]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[3]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[3]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[4]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[4]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[5]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[5]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[6]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[6]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_15_fu_242[7]_i_2 
       (.I0(\q0_reg[7]_0 ),
        .I1(row_assign_12_0_2_t_reg_2500[1]),
        .I2(tmp_32_reg_2473),
        .I3(col_buf_0_val_1_0_fu_894_p3[7]),
        .I4(row_assign_12_0_2_t_reg_2500[0]),
        .I5(col_buf_0_val_0_0_fu_876_p3[7]),
        .O(\row_assign_12_0_2_t_reg_2500_reg[1] [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[0]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[0]),
        .O(\tmp_77_reg_2486_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[1]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[1]),
        .O(\tmp_77_reg_2486_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[2]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[2]),
        .O(\tmp_77_reg_2486_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[3]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[3]),
        .O(\tmp_77_reg_2486_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[4]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[4]),
        .O(\tmp_77_reg_2486_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[5]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[5]),
        .O(\tmp_77_reg_2486_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[6]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[6]),
        .O(\tmp_77_reg_2486_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_17_reg_2604[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(col_buf_0_val_1_0_fu_894_p3[7]),
        .I3(row_assign_12_0_2_t_reg_2500[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_0_0_fu_876_p3[7]),
        .O(\tmp_77_reg_2486_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[0]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[0]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[1]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[2]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[3]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[3]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[4]_i_1 
       (.I0(\q0_reg[4]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[4]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[5]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[5]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[6]_i_1 
       (.I0(\q0_reg[6]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[6]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \src_kernel_win_0_va_18_reg_2610[7]_i_2 
       (.I0(\q0_reg[7]_0 ),
        .I1(tmp_77_reg_2486),
        .I2(row_assign_12_0_1_t_reg_2493),
        .I3(col_buf_0_val_0_0_fu_876_p3[7]),
        .I4(tmp_32_reg_2473),
        .I5(col_buf_0_val_1_0_fu_894_p3[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78
   (src_kernel_win_0_va_15_fu_2420,
    \icmp_reg_2460_reg[0] ,
    col_buf_0_val_1_0_fu_894_p3,
    \q0_reg[7]_0 ,
    \tmp_243_0_1_reg_2469_reg[0] ,
    exitcond461_i_reg_25070,
    ap_enable_reg_pp0_iter1,
    \src_kernel_win_2_va_16_fu_294_reg[0] ,
    \right_border_buf_2_s_fu_306_reg[0] ,
    tmp_29_reg_2451,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_16_fu_310_reg[0] ,
    \right_border_buf_0_16_fu_310_reg[7] ,
    ram_reg_64_127_7_7_0,
    or_cond_i_i_reg_2516,
    ram_reg_64_127_7_7_1,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d1,
    \q0_reg[7]_1 ,
    ADDRA,
    E);
  output src_kernel_win_0_va_15_fu_2420;
  output \icmp_reg_2460_reg[0] ;
  output [7:0]col_buf_0_val_1_0_fu_894_p3;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_243_0_1_reg_2469_reg[0] ;
  input exitcond461_i_reg_25070;
  input ap_enable_reg_pp0_iter1;
  input \src_kernel_win_2_va_16_fu_294_reg[0] ;
  input \right_border_buf_2_s_fu_306_reg[0] ;
  input tmp_29_reg_2451;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_16_fu_310_reg[0] ;
  input [7:0]\right_border_buf_0_16_fu_310_reg[7] ;
  input ram_reg_64_127_7_7_0;
  input or_cond_i_i_reg_2516;
  input [6:0]ram_reg_64_127_7_7_1;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]d1;
  wire exitcond461_i_reg_25070;
  wire \icmp_reg_2460_reg[0] ;
  wire or_cond_i_i_reg_2516;
  wire \q0[0]_i_1__6_n_0 ;
  wire \q0[1]_i_1__6_n_0 ;
  wire \q0[2]_i_1__6_n_0 ;
  wire \q0[3]_i_1__6_n_0 ;
  wire \q0[4]_i_1__6_n_0 ;
  wire \q0[5]_i_1__6_n_0 ;
  wire \q0[6]_i_1__6_n_0 ;
  wire \q0[7]_i_1__9_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire [6:0]ram_reg_64_127_7_7_1;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_0_16_fu_310_reg[0] ;
  wire [7:0]\right_border_buf_0_16_fu_310_reg[7] ;
  wire \right_border_buf_2_s_fu_306_reg[0] ;
  wire src_kernel_win_0_va_15_fu_2420;
  wire \src_kernel_win_2_va_16_fu_294_reg[0] ;
  wire \tmp_243_0_1_reg_2469_reg[0] ;
  wire tmp_29_reg_2451;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__6 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_1__9 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__9_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__6_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_1[5:0]),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_1[5:0]),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ram_reg_64_127_7_7_1[0]),
        .A1(ram_reg_64_127_7_7_1[1]),
        .A2(ram_reg_64_127_7_7_1[2]),
        .A3(ram_reg_64_127_7_7_1[3]),
        .A4(ram_reg_64_127_7_7_1[4]),
        .A5(ram_reg_64_127_7_7_1[5]),
        .D(d1[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ram_reg_64_127_7_7_1[0]),
        .A1(ram_reg_64_127_7_7_1[1]),
        .A2(ram_reg_64_127_7_7_1[2]),
        .A3(ram_reg_64_127_7_7_1[3]),
        .A4(ram_reg_64_127_7_7_1[4]),
        .A5(ram_reg_64_127_7_7_1[5]),
        .D(d1[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_1[5:0]),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    ram_reg_64_127_0_2_i_1__0
       (.I0(ram_reg_64_127_7_7_0),
        .I1(\right_border_buf_2_s_fu_306_reg[0] ),
        .I2(tmp_29_reg_2451),
        .I3(or_cond_i_i_reg_2516),
        .I4(src_kernel_win_0_va_15_fu_2420),
        .I5(ram_reg_64_127_7_7_1[6]),
        .O(\tmp_243_0_1_reg_2469_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_1[5:0]),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ram_reg_64_127_7_7_1[0]),
        .A1(ram_reg_64_127_7_7_1[1]),
        .A2(ram_reg_64_127_7_7_1[2]),
        .A3(ram_reg_64_127_7_7_1[3]),
        .A4(ram_reg_64_127_7_7_1[4]),
        .A5(ram_reg_64_127_7_7_1[5]),
        .D(d1[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ram_reg_64_127_7_7_1[0]),
        .A1(ram_reg_64_127_7_7_1[1]),
        .A2(ram_reg_64_127_7_7_1[2]),
        .A3(ram_reg_64_127_7_7_1[3]),
        .A4(ram_reg_64_127_7_7_1[4]),
        .A5(ram_reg_64_127_7_7_1[5]),
        .D(d1[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_243_0_1_reg_2469_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [0]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [1]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [2]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [3]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [4]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [5]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [6]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_16_fu_310[7]_i_2 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_0_16_fu_310_reg[0] [0]),
        .I4(\right_border_buf_0_16_fu_310_reg[7] [7]),
        .I5(\right_border_buf_0_16_fu_310_reg[0] [1]),
        .O(col_buf_0_val_1_0_fu_894_p3[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \right_border_buf_0_16_fu_310[7]_i_3 
       (.I0(\right_border_buf_2_s_fu_306_reg[0] ),
        .I1(tmp_29_reg_2451),
        .O(\icmp_reg_2460_reg[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_15_fu_242[7]_i_1 
       (.I0(exitcond461_i_reg_25070),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\src_kernel_win_2_va_16_fu_294_reg[0] ),
        .O(src_kernel_win_0_va_15_fu_2420));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79
   (col_buf_0_val_0_0_fu_876_p3,
    \q0_reg[7]_0 ,
    D,
    \tmp_31_reg_2465_reg[0] ,
    brmerge_reg_2533,
    Q,
    \right_border_buf_0_s_fu_298_reg[0] ,
    \right_border_buf_0_s_fu_298_reg[7] ,
    \tmp40_reg_2621_reg[18] ,
    ram_reg_64_127_7_7_0,
    ram_reg_64_127_7_7_1,
    tmp_29_reg_2451,
    or_cond_i_i_reg_2516,
    src_kernel_win_0_va_15_fu_2420,
    ram_reg_64_127_7_7_2,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    row_assign_12_0_2_t_reg_2500,
    col_buf_0_val_1_0_fu_894_p3,
    \tmp40_reg_2621_reg[18]_0 ,
    col_buf_0_val_2_0_fu_912_p3,
    ap_clk,
    p_src_data_stream_0_V_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    E);
  output [7:0]col_buf_0_val_0_0_fu_876_p3;
  output [7:0]\q0_reg[7]_0 ;
  output [8:0]D;
  output \tmp_31_reg_2465_reg[0] ;
  input brmerge_reg_2533;
  input [7:0]Q;
  input [1:0]\right_border_buf_0_s_fu_298_reg[0] ;
  input [7:0]\right_border_buf_0_s_fu_298_reg[7] ;
  input [7:0]\tmp40_reg_2621_reg[18] ;
  input ram_reg_64_127_7_7_0;
  input ram_reg_64_127_7_7_1;
  input tmp_29_reg_2451;
  input or_cond_i_i_reg_2516;
  input src_kernel_win_0_va_15_fu_2420;
  input [6:0]ram_reg_64_127_7_7_2;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]row_assign_12_0_2_t_reg_2500;
  input [7:0]col_buf_0_val_1_0_fu_894_p3;
  input \tmp40_reg_2621_reg[18]_0 ;
  input [7:0]col_buf_0_val_2_0_fu_912_p3;
  input ap_clk;
  input [7:0]p_src_data_stream_0_V_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [8:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2533;
  wire [7:0]col_buf_0_val_0_0_fu_876_p3;
  wire [7:0]col_buf_0_val_1_0_fu_894_p3;
  wire [7:0]col_buf_0_val_2_0_fu_912_p3;
  wire or_cond_i_i_reg_2516;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire [7:0]q00;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire ram_reg_64_127_7_7_1;
  wire [6:0]ram_reg_64_127_7_7_2;
  wire ram_reg_64_127_7_7_n_0;
  wire [1:0]\right_border_buf_0_s_fu_298_reg[0] ;
  wire [7:0]\right_border_buf_0_s_fu_298_reg[7] ;
  wire [0:0]row_assign_12_0_2_t_reg_2500;
  wire src_kernel_win_0_va_15_fu_2420;
  wire \tmp40_reg_2621[12]_i_2_n_0 ;
  wire \tmp40_reg_2621[12]_i_3_n_0 ;
  wire \tmp40_reg_2621[12]_i_4_n_0 ;
  wire \tmp40_reg_2621[16]_i_2_n_0 ;
  wire \tmp40_reg_2621[16]_i_3_n_0 ;
  wire \tmp40_reg_2621[16]_i_4_n_0 ;
  wire \tmp40_reg_2621[16]_i_5_n_0 ;
  wire \tmp40_reg_2621[18]_i_2_n_0 ;
  wire \tmp40_reg_2621_reg[12]_i_1_n_0 ;
  wire \tmp40_reg_2621_reg[12]_i_1_n_1 ;
  wire \tmp40_reg_2621_reg[12]_i_1_n_2 ;
  wire \tmp40_reg_2621_reg[12]_i_1_n_3 ;
  wire \tmp40_reg_2621_reg[16]_i_1_n_0 ;
  wire \tmp40_reg_2621_reg[16]_i_1_n_1 ;
  wire \tmp40_reg_2621_reg[16]_i_1_n_2 ;
  wire \tmp40_reg_2621_reg[16]_i_1_n_3 ;
  wire [7:0]\tmp40_reg_2621_reg[18] ;
  wire \tmp40_reg_2621_reg[18]_0 ;
  wire tmp_29_reg_2451;
  wire \tmp_31_reg_2465_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;
  wire [0:0]\NLW_tmp40_reg_2621_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp40_reg_2621_reg[18]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[0]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(q00[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[1]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(q00[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[2]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(q00[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[3]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(q00[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[4]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(q00[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[5]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(q00[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[6]_i_1__7 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(q00[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \q0[7]_i_2 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_1 ),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_2[5:0]),
        .DIA(p_src_data_stream_0_V_dout[0]),
        .DIB(p_src_data_stream_0_V_dout[1]),
        .DIC(p_src_data_stream_0_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_2[5:0]),
        .DIA(p_src_data_stream_0_V_dout[3]),
        .DIB(p_src_data_stream_0_V_dout[4]),
        .DIC(p_src_data_stream_0_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ram_reg_64_127_7_7_2[0]),
        .A1(ram_reg_64_127_7_7_2[1]),
        .A2(ram_reg_64_127_7_7_2[2]),
        .A3(ram_reg_64_127_7_7_2[3]),
        .A4(ram_reg_64_127_7_7_2[4]),
        .A5(ram_reg_64_127_7_7_2[5]),
        .D(p_src_data_stream_0_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ram_reg_64_127_7_7_2[0]),
        .A1(ram_reg_64_127_7_7_2[1]),
        .A2(ram_reg_64_127_7_7_2[2]),
        .A3(ram_reg_64_127_7_7_2[3]),
        .A4(ram_reg_64_127_7_7_2[4]),
        .A5(ram_reg_64_127_7_7_2[5]),
        .D(p_src_data_stream_0_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_2[5:0]),
        .DIA(p_src_data_stream_0_V_dout[0]),
        .DIB(p_src_data_stream_0_V_dout[1]),
        .DIC(p_src_data_stream_0_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    ram_reg_64_127_0_2_i_1
       (.I0(ram_reg_64_127_7_7_0),
        .I1(ram_reg_64_127_7_7_1),
        .I2(tmp_29_reg_2451),
        .I3(or_cond_i_i_reg_2516),
        .I4(src_kernel_win_0_va_15_fu_2420),
        .I5(ram_reg_64_127_7_7_2[6]),
        .O(\tmp_31_reg_2465_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ram_reg_64_127_7_7_2[5:0]),
        .DIA(p_src_data_stream_0_V_dout[3]),
        .DIB(p_src_data_stream_0_V_dout[4]),
        .DIC(p_src_data_stream_0_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ram_reg_64_127_7_7_2[0]),
        .A1(ram_reg_64_127_7_7_2[1]),
        .A2(ram_reg_64_127_7_7_2[2]),
        .A3(ram_reg_64_127_7_7_2[3]),
        .A4(ram_reg_64_127_7_7_2[4]),
        .A5(ram_reg_64_127_7_7_2[5]),
        .D(p_src_data_stream_0_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ram_reg_64_127_7_7_2[0]),
        .A1(ram_reg_64_127_7_7_2[1]),
        .A2(ram_reg_64_127_7_7_2[2]),
        .A3(ram_reg_64_127_7_7_2[3]),
        .A4(ram_reg_64_127_7_7_2[4]),
        .A5(ram_reg_64_127_7_7_2[5]),
        .D(p_src_data_stream_0_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_31_reg_2465_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2533),
        .I2(Q[0]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [0]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2533),
        .I2(Q[1]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [1]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2533),
        .I2(Q[2]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [2]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2533),
        .I2(Q[3]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [3]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2533),
        .I2(Q[4]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [4]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2533),
        .I2(Q[5]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [5]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2533),
        .I2(Q[6]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [6]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_298[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2533),
        .I2(Q[7]),
        .I3(\right_border_buf_0_s_fu_298_reg[0] [0]),
        .I4(\right_border_buf_0_s_fu_298_reg[7] [7]),
        .I5(\right_border_buf_0_s_fu_298_reg[0] [1]),
        .O(col_buf_0_val_0_0_fu_876_p3[7]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[12]_i_2 
       (.I0(\tmp40_reg_2621_reg[18] [2]),
        .I1(col_buf_0_val_0_0_fu_876_p3[2]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[2]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[2]),
        .O(\tmp40_reg_2621[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[12]_i_3 
       (.I0(\tmp40_reg_2621_reg[18] [1]),
        .I1(col_buf_0_val_0_0_fu_876_p3[1]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[1]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[1]),
        .O(\tmp40_reg_2621[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[12]_i_4 
       (.I0(\tmp40_reg_2621_reg[18] [0]),
        .I1(col_buf_0_val_0_0_fu_876_p3[0]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[0]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[0]),
        .O(\tmp40_reg_2621[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[16]_i_2 
       (.I0(\tmp40_reg_2621_reg[18] [6]),
        .I1(col_buf_0_val_0_0_fu_876_p3[6]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[6]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[6]),
        .O(\tmp40_reg_2621[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[16]_i_3 
       (.I0(\tmp40_reg_2621_reg[18] [5]),
        .I1(col_buf_0_val_0_0_fu_876_p3[5]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[5]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[5]),
        .O(\tmp40_reg_2621[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[16]_i_4 
       (.I0(\tmp40_reg_2621_reg[18] [4]),
        .I1(col_buf_0_val_0_0_fu_876_p3[4]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[4]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[4]),
        .O(\tmp40_reg_2621[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[16]_i_5 
       (.I0(\tmp40_reg_2621_reg[18] [3]),
        .I1(col_buf_0_val_0_0_fu_876_p3[3]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[3]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[3]),
        .O(\tmp40_reg_2621[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \tmp40_reg_2621[18]_i_2 
       (.I0(\tmp40_reg_2621_reg[18] [7]),
        .I1(col_buf_0_val_0_0_fu_876_p3[7]),
        .I2(row_assign_12_0_2_t_reg_2500),
        .I3(col_buf_0_val_1_0_fu_894_p3[7]),
        .I4(\tmp40_reg_2621_reg[18]_0 ),
        .I5(col_buf_0_val_2_0_fu_912_p3[7]),
        .O(\tmp40_reg_2621[18]_i_2_n_0 ));
  CARRY4 \tmp40_reg_2621_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\tmp40_reg_2621_reg[12]_i_1_n_0 ,\tmp40_reg_2621_reg[12]_i_1_n_1 ,\tmp40_reg_2621_reg[12]_i_1_n_2 ,\tmp40_reg_2621_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp40_reg_2621_reg[18] [2:0],1'b0}),
        .O({D[2:0],\NLW_tmp40_reg_2621_reg[12]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp40_reg_2621[12]_i_2_n_0 ,\tmp40_reg_2621[12]_i_3_n_0 ,\tmp40_reg_2621[12]_i_4_n_0 ,1'b0}));
  CARRY4 \tmp40_reg_2621_reg[16]_i_1 
       (.CI(\tmp40_reg_2621_reg[12]_i_1_n_0 ),
        .CO({\tmp40_reg_2621_reg[16]_i_1_n_0 ,\tmp40_reg_2621_reg[16]_i_1_n_1 ,\tmp40_reg_2621_reg[16]_i_1_n_2 ,\tmp40_reg_2621_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp40_reg_2621_reg[18] [6:3]),
        .O(D[6:3]),
        .S({\tmp40_reg_2621[16]_i_2_n_0 ,\tmp40_reg_2621[16]_i_3_n_0 ,\tmp40_reg_2621[16]_i_4_n_0 ,\tmp40_reg_2621[16]_i_5_n_0 }));
  CARRY4 \tmp40_reg_2621_reg[18]_i_1 
       (.CI(\tmp40_reg_2621_reg[16]_i_1_n_0 ),
        .CO({\NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED [3:2],D[8],\NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp40_reg_2621_reg[18] [7]}),
        .O({\NLW_tmp40_reg_2621_reg[18]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b1,\tmp40_reg_2621[18]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89
   (k_buf_0_val_3_ce0,
    addr0,
    D,
    \q0_reg[7]_0 ,
    \tmp_37_reg_2225_reg[1] ,
    \tmp_9_reg_2207_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_block_pp0_stage0_subdone2_in,
    Q,
    \q0_reg[0]_0 ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_2_va_6_reg_2354_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_2_va_6_reg_2354_reg[7]_0 ,
    brmerge_reg_2257,
    \right_border_buf_2_1_fu_292_reg[7] ,
    ADDRD,
    \right_border_buf_2_1_fu_292_reg[7]_0 ,
    ram_reg_64_127_7_7_0,
    ram_reg_64_127_7_7_1,
    or_cond_i_i_reg_2248,
    ram_reg_64_127_7_7_2,
    ram_reg_64_127_7_7_3,
    ram_reg_64_127_7_7_4,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA);
  output k_buf_0_val_3_ce0;
  output [0:0]addr0;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  output \tmp_9_reg_2207_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_block_pp0_stage0_subdone2_in;
  input [0:0]Q;
  input [2:0]\q0_reg[0]_0 ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_2_1_fu_292_reg[7] ;
  input [5:0]ADDRD;
  input [7:0]\right_border_buf_2_1_fu_292_reg[7]_0 ;
  input ram_reg_64_127_7_7_0;
  input ram_reg_64_127_7_7_1;
  input or_cond_i_i_reg_2248;
  input ram_reg_64_127_7_7_2;
  input ram_reg_64_127_7_7_3;
  input [0:0]ram_reg_64_127_7_7_4;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [4:0]ADDRA;

  wire [4:0]ADDRA;
  wire [5:0]ADDRD;
  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]addr0;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire brmerge_reg_2257;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_2248;
  wire \q0[0]_i_1__8_n_0 ;
  wire \q0[1]_i_1__8_n_0 ;
  wire \q0[2]_i_1__8_n_0 ;
  wire \q0[3]_i_1__8_n_0 ;
  wire \q0[4]_i_1__8_n_0 ;
  wire \q0[5]_i_1__8_n_0 ;
  wire \q0[6]_i_1__8_n_0 ;
  wire \q0[7]_i_1__10_n_0 ;
  wire [2:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire ram_reg_64_127_7_7_1;
  wire ram_reg_64_127_7_7_2;
  wire ram_reg_64_127_7_7_3;
  wire [0:0]ram_reg_64_127_7_7_4;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_1_fu_292_reg[7] ;
  wire [7:0]\right_border_buf_2_1_fu_292_reg[7]_0 ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7] ;
  wire [7:0]\src_kernel_win_2_va_6_reg_2354_reg[7]_0 ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire tmp_8_reg_2215;
  wire \tmp_9_reg_2207_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__8 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \q0[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(Q),
        .O(k_buf_0_val_3_ce0));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__10 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [1]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__10_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[0]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[1]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[2]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[3]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[4]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[5]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[6]_i_1__8_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_ce0),
        .D(\q0[7]_i_1__10_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA({ADDRA,addr0}),
        .ADDRB({ADDRA,addr0}),
        .ADDRC({ADDRA,addr0}),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA({ADDRA,addr0}),
        .ADDRB({ADDRA,addr0}),
        .ADDRC({ADDRA,addr0}),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(addr0),
        .DPRA1(ADDRA[0]),
        .DPRA2(ADDRA[1]),
        .DPRA3(ADDRA[2]),
        .DPRA4(ADDRA[3]),
        .DPRA5(ADDRA[4]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(addr0),
        .DPRA1(ADDRA[0]),
        .DPRA2(ADDRA[1]),
        .DPRA3(ADDRA[2]),
        .DPRA4(ADDRA[3]),
        .DPRA5(ADDRA[4]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA({ADDRA,addr0}),
        .ADDRB({ADDRA,addr0}),
        .ADDRC({ADDRA,addr0}),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    ram_reg_64_127_0_2_i_1__1
       (.I0(ram_reg_64_127_7_7_0),
        .I1(ram_reg_64_127_7_7_1),
        .I2(or_cond_i_i_reg_2248),
        .I3(ram_reg_64_127_7_7_2),
        .I4(ram_reg_64_127_7_7_3),
        .I5(ram_reg_64_127_7_7_4),
        .O(\tmp_9_reg_2207_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA({ADDRA,addr0}),
        .ADDRB({ADDRA,addr0}),
        .ADDRC({ADDRA,addr0}),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(addr0),
        .DPRA1(ADDRA[0]),
        .DPRA2(ADDRA[1]),
        .DPRA3(ADDRA[2]),
        .DPRA4(ADDRA[3]),
        .DPRA5(ADDRA[4]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(addr0),
        .DPRA1(ADDRA[0]),
        .DPRA2(ADDRA[1]),
        .DPRA3(ADDRA[2]),
        .DPRA4(ADDRA[3]),
        .DPRA5(ADDRA[4]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [0]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [0]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [1]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [1]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [2]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [2]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [3]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [3]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [4]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [4]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [5]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [5]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [6]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [6]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_1_fu_292[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_1_fu_292_reg[7] [7]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_1_fu_292_reg[7]_0 [7]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [0]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [0]),
        .O(\tmp_37_reg_2225_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [1]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [1]),
        .O(\tmp_37_reg_2225_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [2]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [2]),
        .O(\tmp_37_reg_2225_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [3]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [3]),
        .O(\tmp_37_reg_2225_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [4]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [4]),
        .O(\tmp_37_reg_2225_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [5]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [5]),
        .O(\tmp_37_reg_2225_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [6]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [6]),
        .O(\tmp_37_reg_2225_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_2_va_6_reg_2354[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_2_va_6_reg_2354_reg[7] [7]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [7]),
        .O(\tmp_37_reg_2225_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [0]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [1]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [2]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [3]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [4]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [5]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [6]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_2_va_7_reg_2360[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_2_va_6_reg_2354_reg[7] [7]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_2_va_6_reg_2354_reg[7]_0 [7]),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_2252[0]_i_1 
       (.I0(\q0_reg[0]_0 [0]),
        .O(addr0));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90
   (addr0,
    \t_V_2_reg_564_reg[3] ,
    \t_V_2_reg_564_reg[5] ,
    D,
    \q0_reg[7]_0 ,
    \tmp_102_0_1_reg_2211_reg[0] ,
    Q,
    brmerge_reg_2257,
    \right_border_buf_2_3_fu_316_reg[7] ,
    k_buf_2_val_5_addr_reg_2322,
    \right_border_buf_2_3_fu_316_reg[7]_0 ,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    or_cond_i_i_reg_2248,
    ram_reg_0_63_0_2_2,
    ram_reg_0_63_0_2_3,
    ram_reg_0_63_0_2_4,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    E);
  output [4:0]addr0;
  output \t_V_2_reg_564_reg[3] ;
  output \t_V_2_reg_564_reg[5] ;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_102_0_1_reg_2211_reg[0] ;
  input [6:0]Q;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_2_3_fu_316_reg[7] ;
  input [5:0]k_buf_2_val_5_addr_reg_2322;
  input [7:0]\right_border_buf_2_3_fu_316_reg[7]_0 ;
  input ram_reg_0_63_0_2_0;
  input ram_reg_0_63_0_2_1;
  input or_cond_i_i_reg_2248;
  input ram_reg_0_63_0_2_2;
  input ram_reg_0_63_0_2_3;
  input [0:0]ram_reg_0_63_0_2_4;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [4:0]addr0;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0 ;
  wire [5:0]k_buf_2_val_5_addr_reg_2322;
  wire or_cond_i_i_reg_2248;
  wire \q0[0]_i_1__9_n_0 ;
  wire \q0[1]_i_1__9_n_0 ;
  wire \q0[2]_i_1__9_n_0 ;
  wire \q0[3]_i_1__9_n_0 ;
  wire \q0[4]_i_1__9_n_0 ;
  wire \q0[5]_i_1__9_n_0 ;
  wire \q0[6]_i_1__9_n_0 ;
  wire \q0[7]_i_1__11_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_3;
  wire [0:0]ram_reg_0_63_0_2_4;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_3_fu_316_reg[7] ;
  wire [7:0]\right_border_buf_2_3_fu_316_reg[7]_0 ;
  wire \t_V_2_reg_564_reg[3] ;
  wire \t_V_2_reg_564_reg[5] ;
  wire \tmp_102_0_1_reg_2211_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h7878780F7070700E)) 
    \k_buf_0_val_3_addr_reg_2270[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\t_V_2_reg_564_reg[3] ),
        .O(addr0[1]));
  LUT6 #(
    .INIT(64'hFF00FF00FF0000FE)) 
    \k_buf_0_val_3_addr_reg_2270[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0 ),
        .I5(\t_V_2_reg_564_reg[5] ),
        .O(addr0[2]));
  LUT6 #(
    .INIT(64'h55FF55AAAA00AA54)) 
    \k_buf_0_val_3_addr_reg_2270[4]_i_1 
       (.I0(\t_V_2_reg_564_reg[5] ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(\k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0 ),
        .I5(Q[4]),
        .O(addr0[3]));
  LUT6 #(
    .INIT(64'h04040000FEFE0100)) 
    \k_buf_0_val_3_addr_reg_2270[5]_i_1 
       (.I0(Q[4]),
        .I1(\k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\t_V_2_reg_564_reg[5] ),
        .O(addr0[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \k_buf_0_val_3_addr_reg_2270[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880808000)) 
    \k_buf_0_val_3_addr_reg_2270[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\t_V_2_reg_564_reg[3] ),
        .O(\t_V_2_reg_564_reg[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_cond_i_reg_2288[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\t_V_2_reg_564_reg[3] ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__9 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__11 
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(Q[5]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__11_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__9_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__11_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA({addr0,\q0_reg[7]_2 }),
        .ADDRB({addr0,\q0_reg[7]_2 }),
        .ADDRC({addr0,\q0_reg[7]_2 }),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    ram_reg_0_63_0_2_i_4__2
       (.I0(ram_reg_0_63_0_2_0),
        .I1(ram_reg_0_63_0_2_1),
        .I2(or_cond_i_i_reg_2248),
        .I3(ram_reg_0_63_0_2_2),
        .I4(ram_reg_0_63_0_2_3),
        .I5(ram_reg_0_63_0_2_4),
        .O(\tmp_102_0_1_reg_2211_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA({addr0,\q0_reg[7]_2 }),
        .ADDRB({addr0,\q0_reg[7]_2 }),
        .ADDRC({addr0,\q0_reg[7]_2 }),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(\q0_reg[7]_2 ),
        .DPRA1(addr0[0]),
        .DPRA2(addr0[1]),
        .DPRA3(addr0[2]),
        .DPRA4(addr0[3]),
        .DPRA5(addr0[4]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(\q0_reg[7]_2 ),
        .DPRA1(addr0[0]),
        .DPRA2(addr0[1]),
        .DPRA3(addr0[2]),
        .DPRA4(addr0[3]),
        .DPRA5(addr0[4]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA({addr0,\q0_reg[7]_2 }),
        .ADDRB({addr0,\q0_reg[7]_2 }),
        .ADDRC({addr0,\q0_reg[7]_2 }),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA({addr0,\q0_reg[7]_2 }),
        .ADDRB({addr0,\q0_reg[7]_2 }),
        .ADDRC({addr0,\q0_reg[7]_2 }),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(\q0_reg[7]_2 ),
        .DPRA1(addr0[0]),
        .DPRA2(addr0[1]),
        .DPRA3(addr0[2]),
        .DPRA4(addr0[3]),
        .DPRA5(addr0[4]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_3 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(\q0_reg[7]_2 ),
        .DPRA1(addr0[0]),
        .DPRA2(addr0[1]),
        .DPRA3(addr0[2]),
        .DPRA4(addr0[3]),
        .DPRA5(addr0[4]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [0]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [0]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [1]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [1]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [2]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [2]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [3]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [3]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [4]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [4]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [5]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [5]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [6]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [6]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_3_fu_316[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_2_3_fu_316_reg[7] [7]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_2_3_fu_316_reg[7]_0 [7]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h778800FF7F8000FE)) 
    \tmp_49_reg_2252[1]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\t_V_2_reg_564_reg[3] ),
        .O(addr0[0]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91
   (D,
    q0,
    \tmp_9_reg_2207_reg[0] ,
    brmerge_reg_2257,
    Q,
    ADDRD,
    \right_border_buf_2_5_fu_340_reg[7] ,
    ram_reg_0_63_0_2_0,
    ram_reg_0_63_0_2_1,
    or_cond_i_i_reg_2248,
    ram_reg_0_63_0_2_2,
    ram_reg_0_63_0_2_3,
    ram_reg_0_63_0_2_4,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    p_src_data_stream_V2_dout,
    ADDRA,
    \q0_reg[7]_0 ,
    E);
  output [7:0]D;
  output [7:0]q0;
  output \tmp_9_reg_2207_reg[0] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]ADDRD;
  input [7:0]\right_border_buf_2_5_fu_340_reg[7] ;
  input ram_reg_0_63_0_2_0;
  input ram_reg_0_63_0_2_1;
  input or_cond_i_i_reg_2248;
  input ram_reg_0_63_0_2_2;
  input ram_reg_0_63_0_2_3;
  input [0:0]ram_reg_0_63_0_2_4;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]p_src_data_stream_V2_dout;
  input [5:0]ADDRA;
  input \q0_reg[7]_0 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire or_cond_i_i_reg_2248;
  wire [7:0]p_src_data_stream_V2_dout;
  wire [7:0]q0;
  wire \q0[0]_i_1__10_n_0 ;
  wire \q0[1]_i_1__10_n_0 ;
  wire \q0[2]_i_1__10_n_0 ;
  wire \q0[3]_i_1__10_n_0 ;
  wire \q0[4]_i_1__10_n_0 ;
  wire \q0[5]_i_1__10_n_0 ;
  wire \q0[6]_i_1__10_n_0 ;
  wire \q0[7]_i_1__12_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_63_0_2_0;
  wire ram_reg_0_63_0_2_1;
  wire ram_reg_0_63_0_2_2;
  wire ram_reg_0_63_0_2_3;
  wire [0:0]ram_reg_0_63_0_2_4;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_2_5_fu_340_reg[7] ;
  wire \tmp_9_reg_2207_reg[0] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__10 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__12_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__10_n_0 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__10_n_0 ),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__10_n_0 ),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__10_n_0 ),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__10_n_0 ),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__10_n_0 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__10_n_0 ),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__12_n_0 ),
        .Q(q0[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V2_dout[0]),
        .DIB(p_src_data_stream_V2_dout[1]),
        .DIC(p_src_data_stream_V2_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    ram_reg_0_63_0_2_i_4__1
       (.I0(ram_reg_0_63_0_2_0),
        .I1(ram_reg_0_63_0_2_1),
        .I2(or_cond_i_i_reg_2248),
        .I3(ram_reg_0_63_0_2_2),
        .I4(ram_reg_0_63_0_2_3),
        .I5(ram_reg_0_63_0_2_4),
        .O(\tmp_9_reg_2207_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V2_dout[3]),
        .DIB(p_src_data_stream_V2_dout[4]),
        .DIC(p_src_data_stream_V2_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V2_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V2_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_9_reg_2207_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V2_dout[0]),
        .DIB(p_src_data_stream_V2_dout[1]),
        .DIC(p_src_data_stream_V2_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V2_dout[3]),
        .DIB(p_src_data_stream_V2_dout[4]),
        .DIC(p_src_data_stream_V2_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V2_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V2_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[0]_i_1 
       (.I0(q0[0]),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [0]),
        .I5(ADDRD[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[1]_i_1 
       (.I0(q0[1]),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [1]),
        .I5(ADDRD[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[2]_i_1 
       (.I0(q0[2]),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [2]),
        .I5(ADDRD[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[3]_i_1 
       (.I0(q0[3]),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [3]),
        .I5(ADDRD[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[4]_i_1 
       (.I0(q0[4]),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [4]),
        .I5(ADDRD[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[5]_i_1 
       (.I0(q0[5]),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [5]),
        .I5(ADDRD[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[6]_i_1 
       (.I0(q0[6]),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [6]),
        .I5(ADDRD[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_2_5_fu_340[7]_i_1 
       (.I0(q0[7]),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_2_5_fu_340_reg[7] [7]),
        .I5(ADDRD[1]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92
   (D,
    \q0_reg[7]_0 ,
    \tmp_37_reg_2225_reg[1] ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_1_va_4_reg_2341_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_1_va_4_reg_2341_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    k_buf_2_val_5_addr_reg_2322,
    \right_border_buf_1_4_fu_332_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2322;
  input [7:0]\right_border_buf_1_4_fu_332_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [5:0]k_buf_2_val_5_addr_reg_2322;
  wire \q0[0]_i_1__11_n_0 ;
  wire \q0[1]_i_1__11_n_0 ;
  wire \q0[2]_i_1__11_n_0 ;
  wire \q0[3]_i_1__11_n_0 ;
  wire \q0[4]_i_1__11_n_0 ;
  wire \q0[5]_i_1__11_n_0 ;
  wire \q0[6]_i_1__11_n_0 ;
  wire \q0[7]_i_1__13_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_4_fu_332_reg[7] ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7] ;
  wire [7:0]\src_kernel_win_1_va_4_reg_2341_reg[7]_0 ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire tmp_8_reg_2215;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__11 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__13_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__11_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__13_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_4_fu_332[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_4_fu_332_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(\q0_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [0]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [0]),
        .O(\tmp_37_reg_2225_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [1]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [1]),
        .O(\tmp_37_reg_2225_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [2]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [2]),
        .O(\tmp_37_reg_2225_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [3]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [3]),
        .O(\tmp_37_reg_2225_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [4]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [4]),
        .O(\tmp_37_reg_2225_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [5]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [5]),
        .O(\tmp_37_reg_2225_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [6]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [6]),
        .O(\tmp_37_reg_2225_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_1_va_4_reg_2341[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_1_va_4_reg_2341_reg[7] [7]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [7]),
        .O(\tmp_37_reg_2225_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [0]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [1]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [2]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [3]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [4]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [5]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [6]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_1_va_5_reg_2347[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_1_va_4_reg_2341_reg[7] [7]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_1_va_4_reg_2341_reg[7]_0 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93
   (\ap_CS_fsm_reg[3] ,
    ap_block_pp0_stage0_subdone2_in,
    \icmp_reg_2202_reg[0] ,
    D,
    \q0_reg[7]_0 ,
    \tmp_102_0_1_reg_2211_reg[0] ,
    Q,
    ap_enable_reg_pp0_iter1,
    dup_1_data_stream_2_empty_n,
    dup_1_data_stream_1_empty_n,
    dup_1_data_stream_0_empty_n,
    \right_border_buf_2_s_fu_280_reg[0] ,
    tmp_1_reg_2193,
    or_cond_i_i_reg_2248,
    ram_reg_64_127_7_7_0,
    dstc_data_stream_0_s_full_n,
    dstc_data_stream_2_s_full_n,
    dstc_data_stream_1_s_full_n,
    or_cond_i_reg_2288_pp0_iter2_reg,
    \ap_CS_fsm[3]_i_3__0_0 ,
    brmerge_reg_2257,
    \right_border_buf_1_2_fu_320_reg[7] ,
    ADDRD,
    \right_border_buf_1_2_fu_320_reg[7]_0 ,
    ram_reg_64_127_7_7_1,
    ram_reg_64_127_7_7_2,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA,
    E);
  output \ap_CS_fsm_reg[3] ;
  output ap_block_pp0_stage0_subdone2_in;
  output \icmp_reg_2202_reg[0] ;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output \tmp_102_0_1_reg_2211_reg[0] ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input dup_1_data_stream_2_empty_n;
  input dup_1_data_stream_1_empty_n;
  input dup_1_data_stream_0_empty_n;
  input \right_border_buf_2_s_fu_280_reg[0] ;
  input tmp_1_reg_2193;
  input or_cond_i_i_reg_2248;
  input ram_reg_64_127_7_7_0;
  input dstc_data_stream_0_s_full_n;
  input dstc_data_stream_2_s_full_n;
  input dstc_data_stream_1_s_full_n;
  input or_cond_i_reg_2288_pp0_iter2_reg;
  input \ap_CS_fsm[3]_i_3__0_0 ;
  input brmerge_reg_2257;
  input [7:0]\right_border_buf_1_2_fu_320_reg[7] ;
  input [5:0]ADDRD;
  input [7:0]\right_border_buf_1_2_fu_320_reg[7]_0 ;
  input ram_reg_64_127_7_7_1;
  input [0:0]ram_reg_64_127_7_7_2;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]ADDRA;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_3__0_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_2257;
  wire dstc_data_stream_0_s_full_n;
  wire dstc_data_stream_1_s_full_n;
  wire dstc_data_stream_2_s_full_n;
  wire dup_1_data_stream_0_empty_n;
  wire dup_1_data_stream_1_empty_n;
  wire dup_1_data_stream_2_empty_n;
  wire \icmp_reg_2202_reg[0] ;
  wire or_cond_i_i_reg_2248;
  wire or_cond_i_reg_2288_pp0_iter2_reg;
  wire \q0[0]_i_1__12_n_0 ;
  wire \q0[1]_i_1__12_n_0 ;
  wire \q0[2]_i_1__12_n_0 ;
  wire \q0[3]_i_1__12_n_0 ;
  wire \q0[4]_i_1__12_n_0 ;
  wire \q0[5]_i_1__12_n_0 ;
  wire \q0[6]_i_1__12_n_0 ;
  wire \q0[7]_i_1__14_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_0;
  wire ram_reg_64_127_7_7_1;
  wire [0:0]ram_reg_64_127_7_7_2;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_2_fu_320_reg[7] ;
  wire [7:0]\right_border_buf_1_2_fu_320_reg[7]_0 ;
  wire \right_border_buf_2_s_fu_280_reg[0] ;
  wire \tmp_102_0_1_reg_2211_reg[0] ;
  wire tmp_1_reg_2193;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hA2222222AAAAAAAA)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(\ap_CS_fsm[3]_i_6_n_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(dup_1_data_stream_2_empty_n),
        .I3(dup_1_data_stream_1_empty_n),
        .I4(dup_1_data_stream_0_empty_n),
        .I5(\ap_CS_fsm[3]_i_7_n_0 ),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'h80FFFFFF)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(dstc_data_stream_0_s_full_n),
        .I1(dstc_data_stream_2_s_full_n),
        .I2(dstc_data_stream_1_s_full_n),
        .I3(or_cond_i_reg_2288_pp0_iter2_reg),
        .I4(\ap_CS_fsm[3]_i_3__0_0 ),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(\right_border_buf_2_s_fu_280_reg[0] ),
        .I1(tmp_1_reg_2193),
        .I2(or_cond_i_i_reg_2248),
        .I3(ram_reg_64_127_7_7_0),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__12 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__14_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__12_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__14_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_63_0_2_i_5
       (.I0(\ap_CS_fsm[3]_i_7_n_0 ),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[3] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    ram_reg_64_127_0_2_i_1__2
       (.I0(ram_reg_64_127_7_7_1),
        .I1(\icmp_reg_2202_reg[0] ),
        .I2(or_cond_i_i_reg_2248),
        .I3(ram_reg_64_127_7_7_0),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(ram_reg_64_127_7_7_2),
        .O(\tmp_102_0_1_reg_2211_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\tmp_102_0_1_reg_2211_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \right_border_buf_0_2_fu_284[7]_i_3 
       (.I0(\right_border_buf_2_s_fu_280_reg[0] ),
        .I1(tmp_1_reg_2193),
        .O(\icmp_reg_2202_reg[0] ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [0]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [0]),
        .I5(ADDRD[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [1]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [1]),
        .I5(ADDRD[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [2]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [2]),
        .I5(ADDRD[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [3]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [3]),
        .I5(ADDRD[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [4]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [4]),
        .I5(ADDRD[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [5]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [5]),
        .I5(ADDRD[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [6]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [6]),
        .I5(ADDRD[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_2_fu_320[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2257),
        .I2(\right_border_buf_1_2_fu_320_reg[7] [7]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_1_2_fu_320_reg[7]_0 [7]),
        .I5(ADDRD[1]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94
   (D,
    \q0_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    k_buf_2_val_5_addr_reg_2322,
    \right_border_buf_1_s_fu_308_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    p_src_data_stream_V1_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2322;
  input [7:0]\right_border_buf_1_s_fu_308_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]p_src_data_stream_V1_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [5:0]k_buf_2_val_5_addr_reg_2322;
  wire [7:0]p_src_data_stream_V1_dout;
  wire \q0[0]_i_1__13_n_0 ;
  wire \q0[1]_i_1__13_n_0 ;
  wire \q0[2]_i_1__13_n_0 ;
  wire \q0[3]_i_1__13_n_0 ;
  wire \q0[4]_i_1__13_n_0 ;
  wire \q0[5]_i_1__13_n_0 ;
  wire \q0[6]_i_1__13_n_0 ;
  wire \q0[7]_i_1__15_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_1_s_fu_308_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__13 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__13_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__15_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__13_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(p_src_data_stream_V1_dout[0]),
        .DIB(p_src_data_stream_V1_dout[1]),
        .DIC(p_src_data_stream_V1_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(p_src_data_stream_V1_dout[3]),
        .DIB(p_src_data_stream_V1_dout[4]),
        .DIC(p_src_data_stream_V1_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(p_src_data_stream_V1_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(p_src_data_stream_V1_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(p_src_data_stream_V1_dout[0]),
        .DIB(p_src_data_stream_V1_dout[1]),
        .DIC(p_src_data_stream_V1_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(p_src_data_stream_V1_dout[3]),
        .DIB(p_src_data_stream_V1_dout[4]),
        .DIC(p_src_data_stream_V1_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(p_src_data_stream_V1_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(p_src_data_stream_V1_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_1_s_fu_308[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_1_s_fu_308_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95
   (D,
    \q0_reg[7]_0 ,
    \tmp_37_reg_2225_reg[1] ,
    row_assign_8_0_2_t_reg_2232,
    tmp_8_reg_2215,
    \src_kernel_win_0_va_4_reg_2328_reg[7] ,
    tmp_37_reg_2225,
    \src_kernel_win_0_va_4_reg_2328_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    ADDRD,
    \right_border_buf_0_4_fu_296_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output [7:0]\tmp_37_reg_2225_reg[1] ;
  input [0:0]row_assign_8_0_2_t_reg_2232;
  input tmp_8_reg_2215;
  input [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7] ;
  input [1:0]tmp_37_reg_2225;
  input [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]ADDRD;
  input [7:0]\right_border_buf_0_4_fu_296_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire \q0[0]_i_1__14_n_0 ;
  wire \q0[1]_i_1__14_n_0 ;
  wire \q0[2]_i_1__14_n_0 ;
  wire \q0[3]_i_1__14_n_0 ;
  wire \q0[4]_i_1__14_n_0 ;
  wire \q0[5]_i_1__14_n_0 ;
  wire \q0[6]_i_1__14_n_0 ;
  wire \q0[7]_i_1__16_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_4_fu_296_reg[7] ;
  wire [0:0]row_assign_8_0_2_t_reg_2232;
  wire [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_4_reg_2328_reg[7]_0 ;
  wire [1:0]tmp_37_reg_2225;
  wire [7:0]\tmp_37_reg_2225_reg[1] ;
  wire tmp_8_reg_2215;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__14 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__14_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__16 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__16_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__14_n_0 ),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__16_n_0 ),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [0]),
        .DIB(\q0_reg[7]_1 [1]),
        .DIC(\q0_reg[7]_1 [2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(\q0_reg[7]_1 [3]),
        .DIB(\q0_reg[7]_1 [4]),
        .DIC(\q0_reg[7]_1 [5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(\q0_reg[7]_1 [7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [0]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [1]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [2]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [3]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [4]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [5]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [6]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_4_fu_296[7]_i_1 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_4_fu_296_reg[7] [7]),
        .I5(ADDRD[1]),
        .O(\q0_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [0]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [0]),
        .O(\tmp_37_reg_2225_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [1]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [1]),
        .O(\tmp_37_reg_2225_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [2]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [2]),
        .O(\tmp_37_reg_2225_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [3]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [3]),
        .O(\tmp_37_reg_2225_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [4]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [4]),
        .O(\tmp_37_reg_2225_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [5]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [5]),
        .O(\tmp_37_reg_2225_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [6]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [6]),
        .O(\tmp_37_reg_2225_reg[1] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_4_reg_2328[7]_i_2 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(tmp_37_reg_2225[1]),
        .I2(\src_kernel_win_0_va_4_reg_2328_reg[7] [7]),
        .I3(tmp_37_reg_2225[0]),
        .I4(tmp_8_reg_2215),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [7]),
        .O(\tmp_37_reg_2225_reg[1] [7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [0]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [1]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [2]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [3]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [4]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [5]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [6]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \src_kernel_win_0_va_5_reg_2334[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(row_assign_8_0_2_t_reg_2232),
        .I2(tmp_8_reg_2215),
        .I3(\src_kernel_win_0_va_4_reg_2328_reg[7] [7]),
        .I4(tmp_37_reg_2225[0]),
        .I5(\src_kernel_win_0_va_4_reg_2328_reg[7]_0 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96
   (D,
    \q0_reg[7]_0 ,
    brmerge_reg_2257,
    Q,
    k_buf_2_val_5_addr_reg_2322,
    \right_border_buf_0_2_fu_284_reg[7] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d1,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_2 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]k_buf_2_val_5_addr_reg_2322;
  input [7:0]\right_border_buf_0_2_fu_284_reg[7] ;
  input [1:0]\q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input [7:0]d1;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [7:0]d1;
  wire [5:0]k_buf_2_val_5_addr_reg_2322;
  wire \q0[0]_i_1__15_n_0 ;
  wire \q0[1]_i_1__15_n_0 ;
  wire \q0[2]_i_1__15_n_0 ;
  wire \q0[3]_i_1__15_n_0 ;
  wire \q0[4]_i_1__15_n_0 ;
  wire \q0[5]_i_1__15_n_0 ;
  wire \q0[6]_i_1__15_n_0 ;
  wire \q0[7]_i_1__17_n_0 ;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_2_fu_284_reg[7] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(\q0[0]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(\q0[1]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(\q0[2]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(\q0[3]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(\q0[4]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(\q0[5]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__15 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(\q0[6]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_1__17 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 [0]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(\q0[7]_i_1__17_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__15_n_0 ),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__17_n_0 ),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(d1[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(d1[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(k_buf_2_val_5_addr_reg_2322),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(d1[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(k_buf_2_val_5_addr_reg_2322[0]),
        .A1(k_buf_2_val_5_addr_reg_2322[1]),
        .A2(k_buf_2_val_5_addr_reg_2322[2]),
        .A3(k_buf_2_val_5_addr_reg_2322[3]),
        .A4(k_buf_2_val_5_addr_reg_2322[4]),
        .A5(k_buf_2_val_5_addr_reg_2322[5]),
        .D(d1[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [0]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [1]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [2]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [3]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [4]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [5]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [6]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_2_fu_284[7]_i_2 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(k_buf_2_val_5_addr_reg_2322[0]),
        .I4(\right_border_buf_0_2_fu_284_reg[7] [7]),
        .I5(k_buf_2_val_5_addr_reg_2322[1]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_1_k_buf_dEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97
   (D,
    \q0_reg[7]_0 ,
    \t_V_2_reg_564_reg[4] ,
    brmerge_reg_2257,
    Q,
    ADDRD,
    \right_border_buf_0_s_fu_272_reg[7] ,
    \q0_reg[0]_0 ,
    ap_clk,
    p_src_data_stream_V_dout,
    \q0_reg[7]_1 ,
    ADDRA,
    \q0_reg[0]_1 ,
    E);
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  output \t_V_2_reg_564_reg[4] ;
  input brmerge_reg_2257;
  input [7:0]Q;
  input [5:0]ADDRD;
  input [7:0]\right_border_buf_0_s_fu_272_reg[7] ;
  input [6:0]\q0_reg[0]_0 ;
  input ap_clk;
  input [7:0]p_src_data_stream_V_dout;
  input \q0_reg[7]_1 ;
  input [5:0]ADDRA;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire brmerge_reg_2257;
  wire [7:0]p_src_data_stream_V_dout;
  wire [7:0]q00;
  wire [6:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_6_n_0;
  wire ram_reg_0_63_7_7_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_6_n_0;
  wire ram_reg_64_127_7_7_n_0;
  wire [7:0]\right_border_buf_0_s_fu_272_reg[7] ;
  wire \t_V_2_reg_564_reg[4] ;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000001)) 
    \k_buf_0_val_3_addr_reg_2270[6]_i_2 
       (.I0(\q0_reg[0]_0 [4]),
        .I1(\q0_reg[0]_0 [3]),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_0 [2]),
        .I4(\q0_reg[0]_0 [0]),
        .O(\t_V_2_reg_564_reg[4] ));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[0]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(ram_reg_0_63_0_2_n_0),
        .O(q00[0]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[1]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(ram_reg_0_63_0_2_n_1),
        .O(q00[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[2]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(ram_reg_0_63_0_2_n_2),
        .O(q00[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[3]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(ram_reg_0_63_3_5_n_0),
        .O(q00[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[4]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(ram_reg_0_63_3_5_n_1),
        .O(q00[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[5]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(ram_reg_0_63_3_5_n_2),
        .O(q00[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[6]_i_1__16 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_6_6_n_0),
        .I4(ram_reg_0_63_6_6_n_0),
        .O(q00[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \q0[7]_i_2__0 
       (.I0(\q0_reg[0]_0 [6]),
        .I1(\t_V_2_reg_564_reg[4] ),
        .I2(\q0_reg[0]_0 [5]),
        .I3(ram_reg_64_127_7_7_n_0),
        .I4(ram_reg_0_63_7_7_n_0),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V_dout[0]),
        .DIB(p_src_data_stream_V_dout[1]),
        .DIC(p_src_data_stream_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V_dout[3]),
        .DIB(p_src_data_stream_V_dout[4]),
        .DIC(p_src_data_stream_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V_dout[6]),
        .DPO(ram_reg_0_63_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V_dout[7]),
        .DPO(ram_reg_0_63_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V_dout[0]),
        .DIB(p_src_data_stream_V_dout[1]),
        .DIC(p_src_data_stream_V_dout[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(p_src_data_stream_V_dout[3]),
        .DIB(p_src_data_stream_V_dout[4]),
        .DIC(p_src_data_stream_V_dout[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_1 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_64_127_6_6
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V_dout[6]),
        .DPO(ram_reg_64_127_6_6_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_1 ));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "99" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_64_127_7_7
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(p_src_data_stream_V_dout[7]),
        .DPO(ram_reg_64_127_7_7_n_0),
        .DPRA0(ADDRA[0]),
        .DPRA1(ADDRA[1]),
        .DPRA2(ADDRA[2]),
        .DPRA3(ADDRA[3]),
        .DPRA4(ADDRA[4]),
        .DPRA5(ADDRA[5]),
        .SPO(NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(brmerge_reg_2257),
        .I2(Q[0]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [0]),
        .I5(ADDRD[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(brmerge_reg_2257),
        .I2(Q[1]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [1]),
        .I5(ADDRD[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(brmerge_reg_2257),
        .I2(Q[2]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [2]),
        .I5(ADDRD[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(brmerge_reg_2257),
        .I2(Q[3]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [3]),
        .I5(ADDRD[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(brmerge_reg_2257),
        .I2(Q[4]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [4]),
        .I5(ADDRD[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(brmerge_reg_2257),
        .I2(Q[5]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [5]),
        .I5(ADDRD[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(brmerge_reg_2257),
        .I2(Q[6]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [6]),
        .I5(ADDRD[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \right_border_buf_0_s_fu_272[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(brmerge_reg_2257),
        .I2(Q[7]),
        .I3(ADDRD[0]),
        .I4(\right_border_buf_0_s_fu_272_reg[7] [7]),
        .I5(ADDRD[1]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (\t_V_reg_169_reg[0]_0 ,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    image_out_TVALID,
    image_out_TDATA,
    image_out_TUSER,
    image_out_TLAST,
    ap_rst_n,
    ap_rst_n_inv,
    ap_clk,
    D,
    Mat2AXIvideo_U0_ap_start,
    image_out_TREADY,
    dste_data_stream_0_s_empty_n,
    dste_data_stream_1_s_empty_n,
    dste_data_stream_2_s_empty_n);
  output \t_V_reg_169_reg[0]_0 ;
  output Mat2AXIvideo_U0_img_data_stream_2_V_read;
  output image_out_TVALID;
  output [23:0]image_out_TDATA;
  output [0:0]image_out_TUSER;
  output [0:0]image_out_TLAST;
  input ap_rst_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]D;
  input Mat2AXIvideo_U0_ap_start;
  input image_out_TREADY;
  input dste_data_stream_0_s_empty_n;
  input dste_data_stream_1_s_empty_n;
  input dste_data_stream_2_s_empty_n;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [23:0]D;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire \ap_CS_fsm[2]_i_2__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_4__3_n_0 ;
  wire \ap_CS_fsm[3]_i_5__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_last_V_reg_271[0]_i_1_n_0 ;
  wire \axi_last_V_reg_271[0]_i_2_n_0 ;
  wire \axi_last_V_reg_271_reg_n_0_[0] ;
  wire dste_data_stream_0_s_empty_n;
  wire dste_data_stream_1_s_empty_n;
  wire dste_data_stream_2_s_empty_n;
  wire exitcond_fu_208_p2;
  wire \exitcond_reg_262[0]_i_1_n_0 ;
  wire exitcond_reg_262_pp0_iter1_reg;
  wire \exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_262_reg_n_0_[0] ;
  wire [6:0]i_V_fu_202_p2;
  wire [6:0]i_V_reg_257;
  wire i_V_reg_2570;
  wire \i_V_reg_257[6]_i_3_n_0 ;
  wire \i_V_reg_257[6]_i_4_n_0 ;
  wire [23:0]image_out_TDATA;
  wire [0:0]image_out_TLAST;
  wire image_out_TREADY;
  wire [0:0]image_out_TUSER;
  wire image_out_TVALID;
  wire [6:0]j_V_fu_214_p2;
  wire t_V_1_reg_180;
  wire t_V_1_reg_1800;
  wire \t_V_1_reg_180[6]_i_4_n_0 ;
  wire [6:0]t_V_1_reg_180_reg__0;
  wire t_V_reg_169;
  wire \t_V_reg_169_reg[0]_0 ;
  wire \t_V_reg_169_reg_n_0_[0] ;
  wire \t_V_reg_169_reg_n_0_[1] ;
  wire \t_V_reg_169_reg_n_0_[2] ;
  wire \t_V_reg_169_reg_n_0_[3] ;
  wire \t_V_reg_169_reg_n_0_[4] ;
  wire \t_V_reg_169_reg_n_0_[5] ;
  wire \t_V_reg_169_reg_n_0_[6] ;
  wire tmp_user_V_fu_118;
  wire \tmp_user_V_fu_118[0]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(image_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(image_out_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(image_out_TREADY),
        .I3(image_out_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_reg_262_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(Mat2AXIvideo_U0_img_data_stream_2_V_read));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(image_out_TREADY),
        .I1(image_out_TVALID),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(image_out_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(image_out_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(image_out_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(\axi_last_V_reg_271_reg_n_0_[0] ),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(\axi_last_V_reg_271_reg_n_0_[0] ),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(image_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(image_out_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(image_out_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(image_out_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(image_out_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(image_out_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\t_V_reg_169_reg[0]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFEAEAEA)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(\t_V_reg_169_reg[0]_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_NS_fsm1),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFA8A8A8A8A8A8A8)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[2]_i_2__2_n_0 ),
        .I3(\t_V_reg_169_reg[0]_0 ),
        .I4(ap_NS_fsm1),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_208_p2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(\ap_CS_fsm[2]_i_5_n_0 ),
        .I1(\t_V_reg_169_reg_n_0_[0] ),
        .I2(\t_V_reg_169_reg_n_0_[2] ),
        .I3(\t_V_reg_169_reg_n_0_[1] ),
        .I4(i_V_reg_2570),
        .O(\t_V_reg_169_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFDF0000)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\ap_CS_fsm[2]_i_5_n_0 ),
        .I1(\t_V_reg_169_reg_n_0_[0] ),
        .I2(\t_V_reg_169_reg_n_0_[2] ),
        .I3(\t_V_reg_169_reg_n_0_[1] ),
        .I4(i_V_reg_2570),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_169_reg_n_0_[6] ),
        .I1(\t_V_reg_169_reg_n_0_[5] ),
        .I2(\t_V_reg_169_reg_n_0_[4] ),
        .I3(\t_V_reg_169_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(exitcond_fu_208_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAABABABA)) 
    \ap_CS_fsm[3]_i_2__5 
       (.I0(\ap_CS_fsm[3]_i_4__3_n_0 ),
        .I1(\exitcond_reg_262_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(dste_data_stream_0_s_empty_n),
        .I4(dste_data_stream_1_s_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[3]_i_3__3 
       (.I0(\ap_CS_fsm[3]_i_5__3_n_0 ),
        .I1(t_V_1_reg_180_reg__0[5]),
        .I2(t_V_1_reg_180_reg__0[6]),
        .I3(t_V_1_reg_180_reg__0[0]),
        .I4(t_V_1_reg_180_reg__0[2]),
        .I5(t_V_1_reg_180_reg__0[1]),
        .O(exitcond_fu_208_p2));
  LUT6 #(
    .INIT(64'h040404040FFF0404)) 
    \ap_CS_fsm[3]_i_4__3 
       (.I0(exitcond_reg_262_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(dste_data_stream_2_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_reg_262_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_5__3 
       (.I0(t_V_1_reg_180_reg__0[3]),
        .I1(t_V_1_reg_180_reg__0[4]),
        .O(\ap_CS_fsm[3]_i_5__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0B0B000F0F0F000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(exitcond_fu_208_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_208_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_NS_fsm1),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF00FB40)) 
    \axi_last_V_reg_271[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\axi_last_V_reg_271[0]_i_2_n_0 ),
        .I3(\axi_last_V_reg_271_reg_n_0_[0] ),
        .I4(exitcond_fu_208_p2),
        .O(\axi_last_V_reg_271[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \axi_last_V_reg_271[0]_i_2 
       (.I0(\t_V_1_reg_180[6]_i_4_n_0 ),
        .I1(t_V_1_reg_180_reg__0[5]),
        .I2(t_V_1_reg_180_reg__0[6]),
        .I3(t_V_1_reg_180_reg__0[2]),
        .I4(t_V_1_reg_180_reg__0[3]),
        .I5(t_V_1_reg_180_reg__0[4]),
        .O(\axi_last_V_reg_271[0]_i_2_n_0 ));
  FDRE \axi_last_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_271[0]_i_1_n_0 ),
        .Q(\axi_last_V_reg_271_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB40)) 
    \exitcond_reg_262[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_208_p2),
        .I3(\exitcond_reg_262_reg_n_0_[0] ),
        .O(\exitcond_reg_262[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFB40)) 
    \exitcond_reg_262_pp0_iter1_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_262_reg_n_0_[0] ),
        .I3(exitcond_reg_262_pp0_iter1_reg),
        .O(\exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_262_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_reg_262_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_262[0]_i_1_n_0 ),
        .Q(\exitcond_reg_262_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_257[0]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[0] ),
        .O(i_V_fu_202_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_257[1]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[0] ),
        .I1(\t_V_reg_169_reg_n_0_[1] ),
        .O(i_V_fu_202_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_257[2]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[0] ),
        .I1(\t_V_reg_169_reg_n_0_[1] ),
        .I2(\t_V_reg_169_reg_n_0_[2] ),
        .O(i_V_fu_202_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_257[3]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[1] ),
        .I1(\t_V_reg_169_reg_n_0_[0] ),
        .I2(\t_V_reg_169_reg_n_0_[2] ),
        .I3(\t_V_reg_169_reg_n_0_[3] ),
        .O(i_V_fu_202_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_257[4]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[3] ),
        .I1(\t_V_reg_169_reg_n_0_[2] ),
        .I2(\t_V_reg_169_reg_n_0_[0] ),
        .I3(\t_V_reg_169_reg_n_0_[1] ),
        .I4(\t_V_reg_169_reg_n_0_[4] ),
        .O(i_V_fu_202_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_257[5]_i_1 
       (.I0(\t_V_reg_169_reg_n_0_[4] ),
        .I1(\t_V_reg_169_reg_n_0_[1] ),
        .I2(\t_V_reg_169_reg_n_0_[0] ),
        .I3(\t_V_reg_169_reg_n_0_[2] ),
        .I4(\t_V_reg_169_reg_n_0_[3] ),
        .I5(\t_V_reg_169_reg_n_0_[5] ),
        .O(i_V_fu_202_p2[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_257[6]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(\i_V_reg_257[6]_i_3_n_0 ),
        .O(i_V_reg_2570));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_V_reg_257[6]_i_2 
       (.I0(\t_V_reg_169_reg_n_0_[5] ),
        .I1(\i_V_reg_257[6]_i_4_n_0 ),
        .I2(\t_V_reg_169_reg_n_0_[6] ),
        .O(i_V_fu_202_p2[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_257[6]_i_3 
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_V_reg_257[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_257[6]_i_4 
       (.I0(\t_V_reg_169_reg_n_0_[3] ),
        .I1(\t_V_reg_169_reg_n_0_[2] ),
        .I2(\t_V_reg_169_reg_n_0_[0] ),
        .I3(\t_V_reg_169_reg_n_0_[1] ),
        .I4(\t_V_reg_169_reg_n_0_[4] ),
        .O(\i_V_reg_257[6]_i_4_n_0 ));
  FDRE \i_V_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[0]),
        .Q(i_V_reg_257[0]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[1]),
        .Q(i_V_reg_257[1]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[2]),
        .Q(i_V_reg_257[2]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[3]),
        .Q(i_V_reg_257[3]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[4]),
        .Q(i_V_reg_257[4]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[5]),
        .Q(i_V_reg_257[5]),
        .R(1'b0));
  FDRE \i_V_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2570),
        .D(i_V_fu_202_p2[6]),
        .Q(i_V_reg_257[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \image_out_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(image_out_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \image_out_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(image_out_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \image_out_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(image_out_TUSER));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_180[0]_i_1 
       (.I0(t_V_1_reg_180_reg__0[0]),
        .O(j_V_fu_214_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_180[1]_i_1 
       (.I0(t_V_1_reg_180_reg__0[0]),
        .I1(t_V_1_reg_180_reg__0[1]),
        .O(j_V_fu_214_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_180[2]_i_1 
       (.I0(t_V_1_reg_180_reg__0[0]),
        .I1(t_V_1_reg_180_reg__0[1]),
        .I2(t_V_1_reg_180_reg__0[2]),
        .O(j_V_fu_214_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_180[3]_i_1 
       (.I0(t_V_1_reg_180_reg__0[1]),
        .I1(t_V_1_reg_180_reg__0[0]),
        .I2(t_V_1_reg_180_reg__0[2]),
        .I3(t_V_1_reg_180_reg__0[3]),
        .O(j_V_fu_214_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_180[4]_i_1 
       (.I0(t_V_1_reg_180_reg__0[3]),
        .I1(t_V_1_reg_180_reg__0[2]),
        .I2(t_V_1_reg_180_reg__0[0]),
        .I3(t_V_1_reg_180_reg__0[1]),
        .I4(t_V_1_reg_180_reg__0[4]),
        .O(j_V_fu_214_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_180[5]_i_1 
       (.I0(t_V_1_reg_180_reg__0[4]),
        .I1(t_V_1_reg_180_reg__0[1]),
        .I2(t_V_1_reg_180_reg__0[0]),
        .I3(t_V_1_reg_180_reg__0[2]),
        .I4(t_V_1_reg_180_reg__0[3]),
        .I5(t_V_1_reg_180_reg__0[5]),
        .O(j_V_fu_214_p2[5]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \t_V_1_reg_180[6]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_208_p2),
        .I4(ap_NS_fsm1),
        .O(t_V_1_reg_180));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_1_reg_180[6]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_208_p2),
        .O(t_V_1_reg_1800));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \t_V_1_reg_180[6]_i_3 
       (.I0(t_V_1_reg_180_reg__0[5]),
        .I1(t_V_1_reg_180_reg__0[3]),
        .I2(t_V_1_reg_180_reg__0[2]),
        .I3(\t_V_1_reg_180[6]_i_4_n_0 ),
        .I4(t_V_1_reg_180_reg__0[4]),
        .I5(t_V_1_reg_180_reg__0[6]),
        .O(j_V_fu_214_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \t_V_1_reg_180[6]_i_4 
       (.I0(t_V_1_reg_180_reg__0[1]),
        .I1(t_V_1_reg_180_reg__0[0]),
        .O(\t_V_1_reg_180[6]_i_4_n_0 ));
  FDRE \t_V_1_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[0]),
        .Q(t_V_1_reg_180_reg__0[0]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[1]),
        .Q(t_V_1_reg_180_reg__0[1]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[2]),
        .Q(t_V_1_reg_180_reg__0[2]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[3]),
        .Q(t_V_1_reg_180_reg__0[3]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[4]),
        .Q(t_V_1_reg_180_reg__0[4]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[5]),
        .Q(t_V_1_reg_180_reg__0[5]),
        .R(t_V_1_reg_180));
  FDRE \t_V_1_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1800),
        .D(j_V_fu_214_p2[6]),
        .Q(t_V_1_reg_180_reg__0[6]),
        .R(t_V_1_reg_180));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_reg_169[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(t_V_reg_169));
  FDRE \t_V_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[0]),
        .Q(\t_V_reg_169_reg_n_0_[0] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[1]),
        .Q(\t_V_reg_169_reg_n_0_[1] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[2]),
        .Q(\t_V_reg_169_reg_n_0_[2] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[3]),
        .Q(\t_V_reg_169_reg_n_0_[3] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[4]),
        .Q(\t_V_reg_169_reg_n_0_[4] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[5]),
        .Q(\t_V_reg_169_reg_n_0_[5] ),
        .R(t_V_reg_169));
  FDRE \t_V_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_257[6]),
        .Q(\t_V_reg_169_reg_n_0_[6] ),
        .R(t_V_reg_169));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_118[0]_i_1 
       (.I0(tmp_user_V_fu_118),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\tmp_user_V_fu_118[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_118[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_118),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray
   (E,
    ap_enable_reg_pp0_iter3_reg_0,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter3_reg_1,
    internal_full_n_reg_0,
    ap_enable_reg_pp0_iter3_reg_2,
    start_once_reg_reg_0,
    start_once_reg,
    img_out_data_stream_1_V_din,
    RGB2Gray_U0_ap_ready,
    RGB2Gray_U0_img_in_data_stream_1_V_read,
    dsta_data_stream_0_s_full_n,
    dsta_data_stream_1_s_full_n,
    dsta_data_stream_2_s_full_n,
    RGB2Gray_U0_ap_start,
    start_for_Filter2D_1_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    img_in_data_stream_2_V_dout,
    img_in_data_stream_0_V_dout,
    img_in_data_stream_1_V_dout,
    ap_rst_n,
    src_data_stream_2_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_1_V_empty_n);
  output [0:0]E;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter3_reg_1;
  output [0:0]internal_full_n_reg_0;
  output ap_enable_reg_pp0_iter3_reg_2;
  output start_once_reg_reg_0;
  output start_once_reg;
  output [7:0]img_out_data_stream_1_V_din;
  output RGB2Gray_U0_ap_ready;
  output RGB2Gray_U0_img_in_data_stream_1_V_read;
  input dsta_data_stream_0_s_full_n;
  input dsta_data_stream_1_s_full_n;
  input dsta_data_stream_2_s_full_n;
  input RGB2Gray_U0_ap_start;
  input start_for_Filter2D_1_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]img_in_data_stream_2_V_dout;
  input [7:0]img_in_data_stream_0_V_dout;
  input [7:0]img_in_data_stream_1_V_dout;
  input ap_rst_n;
  input src_data_stream_2_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_1_V_empty_n;

  wire [0:0]E;
  wire RGB2Gray_U0_ap_ready;
  wire RGB2Gray_U0_ap_start;
  wire RGB2Gray_U0_img_in_data_stream_1_V_read;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ced_mac_muladd_8nbkb_U11_n_0;
  wire ced_mac_muladd_8nbkb_U11_n_1;
  wire ced_mac_muladd_8nbkb_U11_n_10;
  wire ced_mac_muladd_8nbkb_U11_n_11;
  wire ced_mac_muladd_8nbkb_U11_n_12;
  wire ced_mac_muladd_8nbkb_U11_n_13;
  wire ced_mac_muladd_8nbkb_U11_n_14;
  wire ced_mac_muladd_8nbkb_U11_n_2;
  wire ced_mac_muladd_8nbkb_U11_n_3;
  wire ced_mac_muladd_8nbkb_U11_n_4;
  wire ced_mac_muladd_8nbkb_U11_n_5;
  wire ced_mac_muladd_8nbkb_U11_n_6;
  wire ced_mac_muladd_8nbkb_U11_n_7;
  wire ced_mac_muladd_8nbkb_U11_n_8;
  wire ced_mac_muladd_8nbkb_U11_n_9;
  wire [6:0]col_3_fu_221_p2;
  wire col_reg_192;
  wire col_reg_1920;
  wire \col_reg_192[6]_i_6_n_0 ;
  wire \col_reg_192[6]_i_7_n_0 ;
  wire [6:0]col_reg_192_reg__0;
  wire dsta_data_stream_0_s_full_n;
  wire dsta_data_stream_1_s_full_n;
  wire dsta_data_stream_2_s_full_n;
  wire exitcond_fu_215_p2;
  wire \exitcond_reg_281[0]_i_1_n_0 ;
  wire exitcond_reg_281_pp0_iter1_reg;
  wire \exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ;
  wire \exitcond_reg_281_reg_n_0_[0] ;
  wire [7:0]img_in_data_stream_0_V_dout;
  wire [7:0]img_in_data_stream_1_V_dout;
  wire [7:0]img_in_data_stream_2_V_dout;
  wire [7:0]img_out_data_stream_1_V_din;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire r_V_1_reg_3000;
  wire r_V_1_reg_300_reg_n_100;
  wire r_V_1_reg_300_reg_n_101;
  wire r_V_1_reg_300_reg_n_102;
  wire r_V_1_reg_300_reg_n_103;
  wire r_V_1_reg_300_reg_n_104;
  wire r_V_1_reg_300_reg_n_105;
  wire r_V_1_reg_300_reg_n_106;
  wire r_V_1_reg_300_reg_n_107;
  wire r_V_1_reg_300_reg_n_108;
  wire r_V_1_reg_300_reg_n_109;
  wire r_V_1_reg_300_reg_n_110;
  wire r_V_1_reg_300_reg_n_111;
  wire r_V_1_reg_300_reg_n_112;
  wire r_V_1_reg_300_reg_n_113;
  wire r_V_1_reg_300_reg_n_114;
  wire r_V_1_reg_300_reg_n_115;
  wire r_V_1_reg_300_reg_n_116;
  wire r_V_1_reg_300_reg_n_117;
  wire r_V_1_reg_300_reg_n_118;
  wire r_V_1_reg_300_reg_n_119;
  wire r_V_1_reg_300_reg_n_120;
  wire r_V_1_reg_300_reg_n_121;
  wire r_V_1_reg_300_reg_n_122;
  wire r_V_1_reg_300_reg_n_123;
  wire r_V_1_reg_300_reg_n_124;
  wire r_V_1_reg_300_reg_n_125;
  wire r_V_1_reg_300_reg_n_126;
  wire r_V_1_reg_300_reg_n_127;
  wire r_V_1_reg_300_reg_n_128;
  wire r_V_1_reg_300_reg_n_129;
  wire r_V_1_reg_300_reg_n_130;
  wire r_V_1_reg_300_reg_n_131;
  wire r_V_1_reg_300_reg_n_132;
  wire r_V_1_reg_300_reg_n_133;
  wire r_V_1_reg_300_reg_n_134;
  wire r_V_1_reg_300_reg_n_135;
  wire r_V_1_reg_300_reg_n_136;
  wire r_V_1_reg_300_reg_n_137;
  wire r_V_1_reg_300_reg_n_138;
  wire r_V_1_reg_300_reg_n_139;
  wire r_V_1_reg_300_reg_n_140;
  wire r_V_1_reg_300_reg_n_141;
  wire r_V_1_reg_300_reg_n_142;
  wire r_V_1_reg_300_reg_n_143;
  wire r_V_1_reg_300_reg_n_144;
  wire r_V_1_reg_300_reg_n_145;
  wire r_V_1_reg_300_reg_n_146;
  wire r_V_1_reg_300_reg_n_147;
  wire r_V_1_reg_300_reg_n_148;
  wire r_V_1_reg_300_reg_n_149;
  wire r_V_1_reg_300_reg_n_150;
  wire r_V_1_reg_300_reg_n_151;
  wire r_V_1_reg_300_reg_n_152;
  wire r_V_1_reg_300_reg_n_153;
  wire r_V_1_reg_300_reg_n_91;
  wire r_V_1_reg_300_reg_n_92;
  wire r_V_1_reg_300_reg_n_93;
  wire r_V_1_reg_300_reg_n_94;
  wire r_V_1_reg_300_reg_n_95;
  wire r_V_1_reg_300_reg_n_96;
  wire r_V_1_reg_300_reg_n_97;
  wire r_V_1_reg_300_reg_n_98;
  wire r_V_1_reg_300_reg_n_99;
  wire [6:0]row_3_fu_209_p2;
  wire [6:0]row_3_reg_276;
  wire \row_3_reg_276[6]_i_2_n_0 ;
  wire row_reg_181;
  wire \row_reg_181_reg_n_0_[0] ;
  wire \row_reg_181_reg_n_0_[1] ;
  wire \row_reg_181_reg_n_0_[2] ;
  wire \row_reg_181_reg_n_0_[3] ;
  wire \row_reg_181_reg_n_0_[4] ;
  wire \row_reg_181_reg_n_0_[5] ;
  wire \row_reg_181_reg_n_0_[6] ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire start_for_Filter2D_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire NLW_r_V_1_reg_300_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_300_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_1_reg_300_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_1_reg_300_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_300_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_1_reg_300_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_1_reg_300_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_1_reg_300_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_1_reg_300_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_r_V_1_reg_300_reg_P_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(dsta_data_stream_0_s_full_n),
        .I1(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(dsta_data_stream_1_s_full_n),
        .I1(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(dsta_data_stream_2_s_full_n),
        .I1(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88F888F888F8F8F8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(RGB2Gray_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(RGB2Gray_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Filter2D_1_U0_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(RGB2Gray_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Filter2D_1_U0_full_n),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(RGB2Gray_U0_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_reg_181_reg_n_0_[1] ),
        .I2(\row_reg_181_reg_n_0_[2] ),
        .I3(\row_reg_181_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(RGB2Gray_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\row_reg_181_reg_n_0_[6] ),
        .I1(\row_reg_181_reg_n_0_[5] ),
        .I2(\row_reg_181_reg_n_0_[4] ),
        .I3(\row_reg_181_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_215_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(exitcond_fu_215_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond_fu_215_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter00),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb ced_mac_muladd_8nbkb_U11
       (.P({ced_mac_muladd_8nbkb_U11_n_0,ced_mac_muladd_8nbkb_U11_n_1,ced_mac_muladd_8nbkb_U11_n_2,ced_mac_muladd_8nbkb_U11_n_3,ced_mac_muladd_8nbkb_U11_n_4,ced_mac_muladd_8nbkb_U11_n_5,ced_mac_muladd_8nbkb_U11_n_6,ced_mac_muladd_8nbkb_U11_n_7,ced_mac_muladd_8nbkb_U11_n_8,ced_mac_muladd_8nbkb_U11_n_9,ced_mac_muladd_8nbkb_U11_n_10,ced_mac_muladd_8nbkb_U11_n_11,ced_mac_muladd_8nbkb_U11_n_12,ced_mac_muladd_8nbkb_U11_n_13,ced_mac_muladd_8nbkb_U11_n_14}),
        .PCOUT({r_V_1_reg_300_reg_n_106,r_V_1_reg_300_reg_n_107,r_V_1_reg_300_reg_n_108,r_V_1_reg_300_reg_n_109,r_V_1_reg_300_reg_n_110,r_V_1_reg_300_reg_n_111,r_V_1_reg_300_reg_n_112,r_V_1_reg_300_reg_n_113,r_V_1_reg_300_reg_n_114,r_V_1_reg_300_reg_n_115,r_V_1_reg_300_reg_n_116,r_V_1_reg_300_reg_n_117,r_V_1_reg_300_reg_n_118,r_V_1_reg_300_reg_n_119,r_V_1_reg_300_reg_n_120,r_V_1_reg_300_reg_n_121,r_V_1_reg_300_reg_n_122,r_V_1_reg_300_reg_n_123,r_V_1_reg_300_reg_n_124,r_V_1_reg_300_reg_n_125,r_V_1_reg_300_reg_n_126,r_V_1_reg_300_reg_n_127,r_V_1_reg_300_reg_n_128,r_V_1_reg_300_reg_n_129,r_V_1_reg_300_reg_n_130,r_V_1_reg_300_reg_n_131,r_V_1_reg_300_reg_n_132,r_V_1_reg_300_reg_n_133,r_V_1_reg_300_reg_n_134,r_V_1_reg_300_reg_n_135,r_V_1_reg_300_reg_n_136,r_V_1_reg_300_reg_n_137,r_V_1_reg_300_reg_n_138,r_V_1_reg_300_reg_n_139,r_V_1_reg_300_reg_n_140,r_V_1_reg_300_reg_n_141,r_V_1_reg_300_reg_n_142,r_V_1_reg_300_reg_n_143,r_V_1_reg_300_reg_n_144,r_V_1_reg_300_reg_n_145,r_V_1_reg_300_reg_n_146,r_V_1_reg_300_reg_n_147,r_V_1_reg_300_reg_n_148,r_V_1_reg_300_reg_n_149,r_V_1_reg_300_reg_n_150,r_V_1_reg_300_reg_n_151,r_V_1_reg_300_reg_n_152,r_V_1_reg_300_reg_n_153}),
        .ap_clk(ap_clk),
        .img_in_data_stream_0_V_dout(img_in_data_stream_0_V_dout),
        .r_V_1_reg_3000(r_V_1_reg_3000));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud ced_mac_muladd_8ncud_U12
       (.P({ced_mac_muladd_8nbkb_U11_n_0,ced_mac_muladd_8nbkb_U11_n_1,ced_mac_muladd_8nbkb_U11_n_2,ced_mac_muladd_8nbkb_U11_n_3,ced_mac_muladd_8nbkb_U11_n_4,ced_mac_muladd_8nbkb_U11_n_5,ced_mac_muladd_8nbkb_U11_n_6,ced_mac_muladd_8nbkb_U11_n_7,ced_mac_muladd_8nbkb_U11_n_8,ced_mac_muladd_8nbkb_U11_n_9,ced_mac_muladd_8nbkb_U11_n_10,ced_mac_muladd_8nbkb_U11_n_11,ced_mac_muladd_8nbkb_U11_n_12,ced_mac_muladd_8nbkb_U11_n_13,ced_mac_muladd_8nbkb_U11_n_14}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dsta_data_stream_0_s_full_n(dsta_data_stream_0_s_full_n),
        .dsta_data_stream_1_s_full_n(dsta_data_stream_1_s_full_n),
        .dsta_data_stream_2_s_full_n(dsta_data_stream_2_s_full_n),
        .exitcond_reg_281_pp0_iter1_reg(exitcond_reg_281_pp0_iter1_reg),
        .img_in_data_stream_1_V_dout(img_in_data_stream_1_V_dout),
        .img_out_data_stream_1_V_din(img_out_data_stream_1_V_din),
        .p(\exitcond_reg_281_reg_n_0_[0] ),
        .p_0(ap_enable_reg_pp0_iter1_reg_n_0),
        .r_V_1_reg_3000(r_V_1_reg_3000),
        .r_V_1_reg_300_reg_i_10(ap_enable_reg_pp0_iter3_reg_n_0),
        .r_V_1_reg_300_reg_i_10_0(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_192[0]_i_1 
       (.I0(col_reg_192_reg__0[0]),
        .O(col_3_fu_221_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_192[1]_i_1 
       (.I0(col_reg_192_reg__0[0]),
        .I1(col_reg_192_reg__0[1]),
        .O(col_3_fu_221_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_192[2]_i_1 
       (.I0(col_reg_192_reg__0[0]),
        .I1(col_reg_192_reg__0[1]),
        .I2(col_reg_192_reg__0[2]),
        .O(col_3_fu_221_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_reg_192[3]_i_1 
       (.I0(col_reg_192_reg__0[1]),
        .I1(col_reg_192_reg__0[0]),
        .I2(col_reg_192_reg__0[2]),
        .I3(col_reg_192_reg__0[3]),
        .O(col_3_fu_221_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_192[4]_i_1 
       (.I0(col_reg_192_reg__0[2]),
        .I1(col_reg_192_reg__0[0]),
        .I2(col_reg_192_reg__0[1]),
        .I3(col_reg_192_reg__0[3]),
        .I4(col_reg_192_reg__0[4]),
        .O(col_3_fu_221_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_reg_192[5]_i_1 
       (.I0(col_reg_192_reg__0[3]),
        .I1(col_reg_192_reg__0[1]),
        .I2(col_reg_192_reg__0[0]),
        .I3(col_reg_192_reg__0[2]),
        .I4(col_reg_192_reg__0[4]),
        .I5(col_reg_192_reg__0[5]),
        .O(col_3_fu_221_p2[5]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \col_reg_192[6]_i_1 
       (.I0(exitcond_fu_215_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter00),
        .O(col_reg_192));
  LUT4 #(
    .INIT(16'h0040)) 
    \col_reg_192[6]_i_2 
       (.I0(exitcond_fu_215_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(col_reg_1920));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_192[6]_i_3 
       (.I0(\col_reg_192[6]_i_6_n_0 ),
        .I1(col_reg_192_reg__0[5]),
        .I2(col_reg_192_reg__0[6]),
        .O(col_3_fu_221_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \col_reg_192[6]_i_4 
       (.I0(\col_reg_192[6]_i_7_n_0 ),
        .I1(col_reg_192_reg__0[0]),
        .I2(col_reg_192_reg__0[2]),
        .I3(col_reg_192_reg__0[1]),
        .O(exitcond_fu_215_p2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \col_reg_192[6]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_reg_181_reg_n_0_[1] ),
        .I2(\row_reg_181_reg_n_0_[2] ),
        .I3(\row_reg_181_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \col_reg_192[6]_i_6 
       (.I0(col_reg_192_reg__0[4]),
        .I1(col_reg_192_reg__0[2]),
        .I2(col_reg_192_reg__0[0]),
        .I3(col_reg_192_reg__0[1]),
        .I4(col_reg_192_reg__0[3]),
        .O(\col_reg_192[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \col_reg_192[6]_i_7 
       (.I0(col_reg_192_reg__0[6]),
        .I1(col_reg_192_reg__0[5]),
        .I2(col_reg_192_reg__0[4]),
        .I3(col_reg_192_reg__0[3]),
        .O(\col_reg_192[6]_i_7_n_0 ));
  FDRE \col_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[0]),
        .Q(col_reg_192_reg__0[0]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[1]),
        .Q(col_reg_192_reg__0[1]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[2]),
        .Q(col_reg_192_reg__0[2]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[3]),
        .Q(col_reg_192_reg__0[3]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[4]),
        .Q(col_reg_192_reg__0[4]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[5]),
        .Q(col_reg_192_reg__0[5]),
        .R(col_reg_192));
  FDRE \col_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1920),
        .D(col_3_fu_221_p2[6]),
        .Q(col_reg_192_reg__0[6]),
        .R(col_reg_192));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_281[0]_i_1 
       (.I0(exitcond_fu_215_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_reg_281_reg_n_0_[0] ),
        .O(\exitcond_reg_281[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_281_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_281_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_reg_281_pp0_iter1_reg),
        .O(\exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_281_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_reg_281_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_reg_281_pp0_iter2_reg[0]_i_1 
       (.I0(exitcond_reg_281_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_281_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_281[0]_i_1_n_0 ),
        .Q(\exitcond_reg_281_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2 
       (.I0(\exitcond_reg_281_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(RGB2Gray_U0_img_in_data_stream_1_V_read));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(dsta_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(dsta_data_stream_1_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(start_once_reg),
        .I1(RGB2Gray_U0_ap_start),
        .I2(start_for_Filter2D_1_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(\exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(dsta_data_stream_2_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_1_reg_300_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_in_data_stream_2_V_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_1_reg_300_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_1_reg_300_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_1_reg_300_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_1_reg_300_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_1_reg_3000),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_1_reg_300_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_1_reg_300_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_r_V_1_reg_300_reg_P_UNCONNECTED[47:15],r_V_1_reg_300_reg_n_91,r_V_1_reg_300_reg_n_92,r_V_1_reg_300_reg_n_93,r_V_1_reg_300_reg_n_94,r_V_1_reg_300_reg_n_95,r_V_1_reg_300_reg_n_96,r_V_1_reg_300_reg_n_97,r_V_1_reg_300_reg_n_98,r_V_1_reg_300_reg_n_99,r_V_1_reg_300_reg_n_100,r_V_1_reg_300_reg_n_101,r_V_1_reg_300_reg_n_102,r_V_1_reg_300_reg_n_103,r_V_1_reg_300_reg_n_104,r_V_1_reg_300_reg_n_105}),
        .PATTERNBDETECT(NLW_r_V_1_reg_300_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_1_reg_300_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_1_reg_300_reg_n_106,r_V_1_reg_300_reg_n_107,r_V_1_reg_300_reg_n_108,r_V_1_reg_300_reg_n_109,r_V_1_reg_300_reg_n_110,r_V_1_reg_300_reg_n_111,r_V_1_reg_300_reg_n_112,r_V_1_reg_300_reg_n_113,r_V_1_reg_300_reg_n_114,r_V_1_reg_300_reg_n_115,r_V_1_reg_300_reg_n_116,r_V_1_reg_300_reg_n_117,r_V_1_reg_300_reg_n_118,r_V_1_reg_300_reg_n_119,r_V_1_reg_300_reg_n_120,r_V_1_reg_300_reg_n_121,r_V_1_reg_300_reg_n_122,r_V_1_reg_300_reg_n_123,r_V_1_reg_300_reg_n_124,r_V_1_reg_300_reg_n_125,r_V_1_reg_300_reg_n_126,r_V_1_reg_300_reg_n_127,r_V_1_reg_300_reg_n_128,r_V_1_reg_300_reg_n_129,r_V_1_reg_300_reg_n_130,r_V_1_reg_300_reg_n_131,r_V_1_reg_300_reg_n_132,r_V_1_reg_300_reg_n_133,r_V_1_reg_300_reg_n_134,r_V_1_reg_300_reg_n_135,r_V_1_reg_300_reg_n_136,r_V_1_reg_300_reg_n_137,r_V_1_reg_300_reg_n_138,r_V_1_reg_300_reg_n_139,r_V_1_reg_300_reg_n_140,r_V_1_reg_300_reg_n_141,r_V_1_reg_300_reg_n_142,r_V_1_reg_300_reg_n_143,r_V_1_reg_300_reg_n_144,r_V_1_reg_300_reg_n_145,r_V_1_reg_300_reg_n_146,r_V_1_reg_300_reg_n_147,r_V_1_reg_300_reg_n_148,r_V_1_reg_300_reg_n_149,r_V_1_reg_300_reg_n_150,r_V_1_reg_300_reg_n_151,r_V_1_reg_300_reg_n_152,r_V_1_reg_300_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_1_reg_300_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_3_reg_276[0]_i_1 
       (.I0(\row_reg_181_reg_n_0_[0] ),
        .O(row_3_fu_209_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_3_reg_276[1]_i_1 
       (.I0(\row_reg_181_reg_n_0_[0] ),
        .I1(\row_reg_181_reg_n_0_[1] ),
        .O(row_3_fu_209_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_3_reg_276[2]_i_1 
       (.I0(\row_reg_181_reg_n_0_[0] ),
        .I1(\row_reg_181_reg_n_0_[1] ),
        .I2(\row_reg_181_reg_n_0_[2] ),
        .O(row_3_fu_209_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_3_reg_276[3]_i_1 
       (.I0(\row_reg_181_reg_n_0_[1] ),
        .I1(\row_reg_181_reg_n_0_[0] ),
        .I2(\row_reg_181_reg_n_0_[2] ),
        .I3(\row_reg_181_reg_n_0_[3] ),
        .O(row_3_fu_209_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_3_reg_276[4]_i_1 
       (.I0(\row_reg_181_reg_n_0_[2] ),
        .I1(\row_reg_181_reg_n_0_[0] ),
        .I2(\row_reg_181_reg_n_0_[1] ),
        .I3(\row_reg_181_reg_n_0_[3] ),
        .I4(\row_reg_181_reg_n_0_[4] ),
        .O(row_3_fu_209_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_3_reg_276[5]_i_1 
       (.I0(\row_reg_181_reg_n_0_[3] ),
        .I1(\row_reg_181_reg_n_0_[1] ),
        .I2(\row_reg_181_reg_n_0_[0] ),
        .I3(\row_reg_181_reg_n_0_[2] ),
        .I4(\row_reg_181_reg_n_0_[4] ),
        .I5(\row_reg_181_reg_n_0_[5] ),
        .O(row_3_fu_209_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_3_reg_276[6]_i_1 
       (.I0(\row_3_reg_276[6]_i_2_n_0 ),
        .I1(\row_reg_181_reg_n_0_[5] ),
        .I2(\row_reg_181_reg_n_0_[6] ),
        .O(row_3_fu_209_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \row_3_reg_276[6]_i_2 
       (.I0(\row_reg_181_reg_n_0_[4] ),
        .I1(\row_reg_181_reg_n_0_[2] ),
        .I2(\row_reg_181_reg_n_0_[0] ),
        .I3(\row_reg_181_reg_n_0_[1] ),
        .I4(\row_reg_181_reg_n_0_[3] ),
        .O(\row_3_reg_276[6]_i_2_n_0 ));
  FDRE \row_3_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[0]),
        .Q(row_3_reg_276[0]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[1]),
        .Q(row_3_reg_276[1]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[2]),
        .Q(row_3_reg_276[2]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[3]),
        .Q(row_3_reg_276[3]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[4]),
        .Q(row_3_reg_276[4]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[5]),
        .Q(row_3_reg_276[5]),
        .R(1'b0));
  FDRE \row_3_reg_276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_3_fu_209_p2[6]),
        .Q(row_3_reg_276[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \row_reg_181[6]_i_1 
       (.I0(start_for_Filter2D_1_U0_full_n),
        .I1(start_once_reg),
        .I2(RGB2Gray_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state7),
        .O(row_reg_181));
  FDRE \row_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[0]),
        .Q(\row_reg_181_reg_n_0_[0] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[1]),
        .Q(\row_reg_181_reg_n_0_[1] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[2]),
        .Q(\row_reg_181_reg_n_0_[2] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[3]),
        .Q(\row_reg_181_reg_n_0_[3] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[4]),
        .Q(\row_reg_181_reg_n_0_[4] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[5]),
        .Q(\row_reg_181_reg_n_0_[5] ),
        .R(row_reg_181));
  FDRE \row_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(row_3_reg_276[6]),
        .Q(\row_reg_181_reg_n_0_[6] ),
        .R(row_reg_181));
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__0
       (.I0(RGB2Gray_U0_ap_ready),
        .I1(RGB2Gray_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Filter2D_1_U0_full_n),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel
   (start_once_reg,
    \exitcond_reg_302_reg[0]_0 ,
    addSobel_U0_ap_ready,
    addSobel_U0_img_inb_data_stream_1_V_read,
    shiftReg_ce,
    shiftReg_ce_0,
    shiftReg_ce_1,
    start_once_reg_reg_0,
    \tmp_2_reg_311_reg[7]_0 ,
    \tmp_3_reg_316_reg[7]_0 ,
    \tmp_4_reg_321_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    addSobel_U0_ap_start,
    start_for_Mat2AXIvideo_U0_full_n,
    \col_reg_240_reg[0]_0 ,
    dstd_data_stream_0_s_empty_n,
    dstd_data_stream_1_s_empty_n,
    dste_data_stream_1_s_full_n,
    dste_data_stream_0_s_full_n,
    dste_data_stream_2_s_full_n,
    img_ina_data_stream_0_V_dout,
    shiftReg_addr,
    D,
    Q,
    shiftReg_addr_2,
    \tmp_2_reg_311_reg[7]_1 ,
    \tmp_2_reg_311_reg[7]_2 ,
    img_ina_data_stream_1_V_dout,
    shiftReg_addr_3,
    \tmp_3_reg_316_reg[7]_1 ,
    \tmp_3_reg_316_reg[7]_2 ,
    shiftReg_addr_4,
    \tmp_3_reg_316_reg[7]_3 ,
    \tmp_3_reg_316_reg[7]_4 ,
    img_ina_data_stream_2_V_dout,
    shiftReg_addr_5,
    \tmp_4_reg_321_reg[7]_1 ,
    \tmp_4_reg_321_reg[7]_2 ,
    shiftReg_addr_6,
    \tmp_4_reg_321_reg[7]_3 ,
    \tmp_4_reg_321_reg[7]_4 );
  output start_once_reg;
  output \exitcond_reg_302_reg[0]_0 ;
  output addSobel_U0_ap_ready;
  output addSobel_U0_img_inb_data_stream_1_V_read;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output start_once_reg_reg_0;
  output [7:0]\tmp_2_reg_311_reg[7]_0 ;
  output [7:0]\tmp_3_reg_316_reg[7]_0 ;
  output [7:0]\tmp_4_reg_321_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_ap_start;
  input start_for_Mat2AXIvideo_U0_full_n;
  input \col_reg_240_reg[0]_0 ;
  input dstd_data_stream_0_s_empty_n;
  input dstd_data_stream_1_s_empty_n;
  input dste_data_stream_1_s_full_n;
  input dste_data_stream_0_s_full_n;
  input dste_data_stream_2_s_full_n;
  input [6:0]img_ina_data_stream_0_V_dout;
  input shiftReg_addr;
  input [7:0]D;
  input [7:0]Q;
  input shiftReg_addr_2;
  input [7:0]\tmp_2_reg_311_reg[7]_1 ;
  input [7:0]\tmp_2_reg_311_reg[7]_2 ;
  input [6:0]img_ina_data_stream_1_V_dout;
  input shiftReg_addr_3;
  input [7:0]\tmp_3_reg_316_reg[7]_1 ;
  input [7:0]\tmp_3_reg_316_reg[7]_2 ;
  input shiftReg_addr_4;
  input [7:0]\tmp_3_reg_316_reg[7]_3 ;
  input [7:0]\tmp_3_reg_316_reg[7]_4 ;
  input [6:0]img_ina_data_stream_2_V_dout;
  input shiftReg_addr_5;
  input [7:0]\tmp_4_reg_321_reg[7]_1 ;
  input [7:0]\tmp_4_reg_321_reg[7]_2 ;
  input shiftReg_addr_6;
  input [7:0]\tmp_4_reg_321_reg[7]_3 ;
  input [7:0]\tmp_4_reg_321_reg[7]_4 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire addSobel_U0_ap_ready;
  wire addSobel_U0_ap_start;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_4__2_n_0 ;
  wire \ap_CS_fsm[3]_i_5__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]col_2_fu_269_p2;
  wire col_reg_240;
  wire col_reg_2400;
  wire \col_reg_240[6]_i_5_n_0 ;
  wire \col_reg_240_reg[0]_0 ;
  wire [6:0]col_reg_240_reg__0;
  wire dstd_data_stream_0_s_empty_n;
  wire dstd_data_stream_1_s_empty_n;
  wire dste_data_stream_0_s_full_n;
  wire dste_data_stream_1_s_full_n;
  wire dste_data_stream_2_s_full_n;
  wire exitcond_fu_263_p2;
  wire \exitcond_reg_302[0]_i_1_n_0 ;
  wire \exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ;
  wire \exitcond_reg_302_reg[0]_0 ;
  wire [6:0]img_ina_data_stream_0_V_dout;
  wire [6:0]img_ina_data_stream_1_V_dout;
  wire [6:0]img_ina_data_stream_2_V_dout;
  wire [6:0]row_2_fu_257_p2;
  wire [6:0]row_2_reg_297;
  wire \row_2_reg_297[6]_i_2_n_0 ;
  wire row_reg_229;
  wire \row_reg_229_reg_n_0_[0] ;
  wire \row_reg_229_reg_n_0_[1] ;
  wire \row_reg_229_reg_n_0_[2] ;
  wire \row_reg_229_reg_n_0_[3] ;
  wire \row_reg_229_reg_n_0_[4] ;
  wire \row_reg_229_reg_n_0_[5] ;
  wire \row_reg_229_reg_n_0_[6] ;
  wire shiftReg_addr;
  wire shiftReg_addr_2;
  wire shiftReg_addr_3;
  wire shiftReg_addr_4;
  wire shiftReg_addr_5;
  wire shiftReg_addr_6;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__4_n_0;
  wire start_once_reg_reg_0;
  wire [7:0]tmp_2_fu_275_p2;
  wire tmp_2_reg_3110;
  wire \tmp_2_reg_311[3]_i_6_n_0 ;
  wire \tmp_2_reg_311[3]_i_7_n_0 ;
  wire \tmp_2_reg_311[3]_i_8_n_0 ;
  wire \tmp_2_reg_311[3]_i_9_n_0 ;
  wire \tmp_2_reg_311[7]_i_6_n_0 ;
  wire \tmp_2_reg_311[7]_i_7_n_0 ;
  wire \tmp_2_reg_311[7]_i_8_n_0 ;
  wire \tmp_2_reg_311[7]_i_9_n_0 ;
  wire \tmp_2_reg_311_reg[3]_i_1_n_0 ;
  wire \tmp_2_reg_311_reg[3]_i_1_n_1 ;
  wire \tmp_2_reg_311_reg[3]_i_1_n_2 ;
  wire \tmp_2_reg_311_reg[3]_i_1_n_3 ;
  wire [7:0]\tmp_2_reg_311_reg[7]_0 ;
  wire [7:0]\tmp_2_reg_311_reg[7]_1 ;
  wire [7:0]\tmp_2_reg_311_reg[7]_2 ;
  wire \tmp_2_reg_311_reg[7]_i_2_n_1 ;
  wire \tmp_2_reg_311_reg[7]_i_2_n_2 ;
  wire \tmp_2_reg_311_reg[7]_i_2_n_3 ;
  wire [7:0]tmp_3_fu_281_p2;
  wire \tmp_3_reg_316[3]_i_6_n_0 ;
  wire \tmp_3_reg_316[3]_i_7_n_0 ;
  wire \tmp_3_reg_316[3]_i_8_n_0 ;
  wire \tmp_3_reg_316[3]_i_9_n_0 ;
  wire \tmp_3_reg_316[7]_i_5_n_0 ;
  wire \tmp_3_reg_316[7]_i_6_n_0 ;
  wire \tmp_3_reg_316[7]_i_7_n_0 ;
  wire \tmp_3_reg_316[7]_i_8_n_0 ;
  wire \tmp_3_reg_316_reg[3]_i_1_n_0 ;
  wire \tmp_3_reg_316_reg[3]_i_1_n_1 ;
  wire \tmp_3_reg_316_reg[3]_i_1_n_2 ;
  wire \tmp_3_reg_316_reg[3]_i_1_n_3 ;
  wire [7:0]\tmp_3_reg_316_reg[7]_0 ;
  wire [7:0]\tmp_3_reg_316_reg[7]_1 ;
  wire [7:0]\tmp_3_reg_316_reg[7]_2 ;
  wire [7:0]\tmp_3_reg_316_reg[7]_3 ;
  wire [7:0]\tmp_3_reg_316_reg[7]_4 ;
  wire \tmp_3_reg_316_reg[7]_i_1_n_1 ;
  wire \tmp_3_reg_316_reg[7]_i_1_n_2 ;
  wire \tmp_3_reg_316_reg[7]_i_1_n_3 ;
  wire [7:0]tmp_4_fu_287_p2;
  wire \tmp_4_reg_321[3]_i_6_n_0 ;
  wire \tmp_4_reg_321[3]_i_7_n_0 ;
  wire \tmp_4_reg_321[3]_i_8_n_0 ;
  wire \tmp_4_reg_321[3]_i_9_n_0 ;
  wire \tmp_4_reg_321[7]_i_5_n_0 ;
  wire \tmp_4_reg_321[7]_i_6_n_0 ;
  wire \tmp_4_reg_321[7]_i_7_n_0 ;
  wire \tmp_4_reg_321[7]_i_8_n_0 ;
  wire \tmp_4_reg_321_reg[3]_i_1_n_0 ;
  wire \tmp_4_reg_321_reg[3]_i_1_n_1 ;
  wire \tmp_4_reg_321_reg[3]_i_1_n_2 ;
  wire \tmp_4_reg_321_reg[3]_i_1_n_3 ;
  wire [7:0]\tmp_4_reg_321_reg[7]_0 ;
  wire [7:0]\tmp_4_reg_321_reg[7]_1 ;
  wire [7:0]\tmp_4_reg_321_reg[7]_2 ;
  wire [7:0]\tmp_4_reg_321_reg[7]_3 ;
  wire [7:0]\tmp_4_reg_321_reg[7]_4 ;
  wire \tmp_4_reg_321_reg[7]_i_1_n_1 ;
  wire \tmp_4_reg_321_reg[7]_i_1_n_2 ;
  wire \tmp_4_reg_321_reg[7]_i_1_n_3 ;
  wire [3:3]\NLW_tmp_2_reg_311_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_3_reg_316_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_4_reg_321_reg[7]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__14 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(dste_data_stream_0_s_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__15 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(dste_data_stream_1_s_full_n),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \SRL_SIG[0][7]_i_1__16 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(dste_data_stream_2_s_full_n),
        .O(shiftReg_ce_1));
  LUT6 #(
    .INIT(64'h88F888F888F8F8F8)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(addSobel_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(addSobel_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(addSobel_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(addSobel_U0_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h03020202)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond_fu_263_p2),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\row_reg_229_reg_n_0_[1] ),
        .I1(\row_reg_229_reg_n_0_[2] ),
        .I2(\row_reg_229_reg_n_0_[0] ),
        .I3(\ap_CS_fsm[2]_i_4_n_0 ),
        .I4(ap_CS_fsm_state2),
        .O(addSobel_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\row_reg_229_reg_n_0_[6] ),
        .I1(\row_reg_229_reg_n_0_[5] ),
        .I2(\row_reg_229_reg_n_0_[4] ),
        .I3(\row_reg_229_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800000000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(exitcond_fu_263_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_2__4 
       (.I0(\ap_CS_fsm[3]_i_4__2_n_0 ),
        .I1(col_reg_240_reg__0[0]),
        .I2(col_reg_240_reg__0[2]),
        .I3(col_reg_240_reg__0[1]),
        .O(exitcond_fu_263_p2));
  LUT6 #(
    .INIT(64'hEAEAEAEEEAEAEEEE)) 
    \ap_CS_fsm[3]_i_3__2 
       (.I0(\ap_CS_fsm[3]_i_5__2_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\col_reg_240_reg[0]_0 ),
        .I3(dstd_data_stream_0_s_empty_n),
        .I4(\exitcond_reg_302_reg[0]_0 ),
        .I5(dstd_data_stream_1_s_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[3]_i_4__2 
       (.I0(col_reg_240_reg__0[6]),
        .I1(col_reg_240_reg__0[5]),
        .I2(col_reg_240_reg__0[4]),
        .I3(col_reg_240_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h13330000)) 
    \ap_CS_fsm[3]_i_5__2 
       (.I0(dste_data_stream_1_s_full_n),
        .I1(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(dste_data_stream_0_s_full_n),
        .I3(dste_data_stream_2_s_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[3]_i_5__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDD00000FFF00000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_rst_n),
        .I5(exitcond_fu_263_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond_fu_263_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_240[0]_i_1 
       (.I0(col_reg_240_reg__0[0]),
        .O(col_2_fu_269_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_240[1]_i_1 
       (.I0(col_reg_240_reg__0[0]),
        .I1(col_reg_240_reg__0[1]),
        .O(col_2_fu_269_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_240[2]_i_1 
       (.I0(col_reg_240_reg__0[0]),
        .I1(col_reg_240_reg__0[1]),
        .I2(col_reg_240_reg__0[2]),
        .O(col_2_fu_269_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_reg_240[3]_i_1 
       (.I0(col_reg_240_reg__0[1]),
        .I1(col_reg_240_reg__0[0]),
        .I2(col_reg_240_reg__0[2]),
        .I3(col_reg_240_reg__0[3]),
        .O(col_2_fu_269_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_240[4]_i_1 
       (.I0(col_reg_240_reg__0[2]),
        .I1(col_reg_240_reg__0[0]),
        .I2(col_reg_240_reg__0[1]),
        .I3(col_reg_240_reg__0[3]),
        .I4(col_reg_240_reg__0[4]),
        .O(col_2_fu_269_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_reg_240[5]_i_1 
       (.I0(col_reg_240_reg__0[3]),
        .I1(col_reg_240_reg__0[1]),
        .I2(col_reg_240_reg__0[0]),
        .I3(col_reg_240_reg__0[2]),
        .I4(col_reg_240_reg__0[4]),
        .I5(col_reg_240_reg__0[5]),
        .O(col_2_fu_269_p2[5]));
  LUT5 #(
    .INIT(32'hF0D0F0F0)) 
    \col_reg_240[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(exitcond_fu_263_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(col_reg_240));
  LUT4 #(
    .INIT(16'h0020)) 
    \col_reg_240[6]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_263_p2),
        .O(col_reg_2400));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_240[6]_i_3 
       (.I0(\col_reg_240[6]_i_5_n_0 ),
        .I1(col_reg_240_reg__0[5]),
        .I2(col_reg_240_reg__0[6]),
        .O(col_2_fu_269_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \col_reg_240[6]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_reg_229_reg_n_0_[1] ),
        .I2(\row_reg_229_reg_n_0_[2] ),
        .I3(\row_reg_229_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[2]_i_4_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \col_reg_240[6]_i_5 
       (.I0(col_reg_240_reg__0[4]),
        .I1(col_reg_240_reg__0[2]),
        .I2(col_reg_240_reg__0[0]),
        .I3(col_reg_240_reg__0[1]),
        .I4(col_reg_240_reg__0[3]),
        .O(\col_reg_240[6]_i_5_n_0 ));
  FDRE \col_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[0]),
        .Q(col_reg_240_reg__0[0]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[1]),
        .Q(col_reg_240_reg__0[1]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[2]),
        .Q(col_reg_240_reg__0[2]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[3]),
        .Q(col_reg_240_reg__0[3]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[4]),
        .Q(col_reg_240_reg__0[4]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[5]),
        .Q(col_reg_240_reg__0[5]),
        .R(col_reg_240));
  FDRE \col_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_2400),
        .D(col_2_fu_269_p2[6]),
        .Q(col_reg_240_reg__0[6]),
        .R(col_reg_240));
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond_reg_302[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_fu_263_p2),
        .I3(\exitcond_reg_302_reg[0]_0 ),
        .O(\exitcond_reg_302[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \exitcond_reg_302_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\exitcond_reg_302_reg[0]_0 ),
        .I3(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_302_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_302[0]_i_1_n_0 ),
        .Q(\exitcond_reg_302_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__17 
       (.I0(start_once_reg),
        .I1(addSobel_U0_ap_start),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_3__1 
       (.I0(\exitcond_reg_302_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(addSobel_U0_img_inb_data_stream_1_V_read));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_2_reg_297[0]_i_1 
       (.I0(\row_reg_229_reg_n_0_[0] ),
        .O(row_2_fu_257_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_2_reg_297[1]_i_1 
       (.I0(\row_reg_229_reg_n_0_[0] ),
        .I1(\row_reg_229_reg_n_0_[1] ),
        .O(row_2_fu_257_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_2_reg_297[2]_i_1 
       (.I0(\row_reg_229_reg_n_0_[0] ),
        .I1(\row_reg_229_reg_n_0_[1] ),
        .I2(\row_reg_229_reg_n_0_[2] ),
        .O(row_2_fu_257_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_2_reg_297[3]_i_1 
       (.I0(\row_reg_229_reg_n_0_[1] ),
        .I1(\row_reg_229_reg_n_0_[0] ),
        .I2(\row_reg_229_reg_n_0_[2] ),
        .I3(\row_reg_229_reg_n_0_[3] ),
        .O(row_2_fu_257_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_2_reg_297[4]_i_1 
       (.I0(\row_reg_229_reg_n_0_[2] ),
        .I1(\row_reg_229_reg_n_0_[0] ),
        .I2(\row_reg_229_reg_n_0_[1] ),
        .I3(\row_reg_229_reg_n_0_[3] ),
        .I4(\row_reg_229_reg_n_0_[4] ),
        .O(row_2_fu_257_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_2_reg_297[5]_i_1 
       (.I0(\row_reg_229_reg_n_0_[3] ),
        .I1(\row_reg_229_reg_n_0_[1] ),
        .I2(\row_reg_229_reg_n_0_[0] ),
        .I3(\row_reg_229_reg_n_0_[2] ),
        .I4(\row_reg_229_reg_n_0_[4] ),
        .I5(\row_reg_229_reg_n_0_[5] ),
        .O(row_2_fu_257_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_2_reg_297[6]_i_1 
       (.I0(\row_2_reg_297[6]_i_2_n_0 ),
        .I1(\row_reg_229_reg_n_0_[5] ),
        .I2(\row_reg_229_reg_n_0_[6] ),
        .O(row_2_fu_257_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \row_2_reg_297[6]_i_2 
       (.I0(\row_reg_229_reg_n_0_[4] ),
        .I1(\row_reg_229_reg_n_0_[2] ),
        .I2(\row_reg_229_reg_n_0_[0] ),
        .I3(\row_reg_229_reg_n_0_[1] ),
        .I4(\row_reg_229_reg_n_0_[3] ),
        .O(\row_2_reg_297[6]_i_2_n_0 ));
  FDRE \row_2_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[0]),
        .Q(row_2_reg_297[0]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[1]),
        .Q(row_2_reg_297[1]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[2]),
        .Q(row_2_reg_297[2]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[3]),
        .Q(row_2_reg_297[3]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[4]),
        .Q(row_2_reg_297[4]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[5]),
        .Q(row_2_reg_297[5]),
        .R(1'b0));
  FDRE \row_2_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_2_fu_257_p2[6]),
        .Q(row_2_reg_297[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \row_reg_229[6]_i_1 
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(addSobel_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state6),
        .O(row_reg_229));
  FDRE \row_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[0]),
        .Q(\row_reg_229_reg_n_0_[0] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[1]),
        .Q(\row_reg_229_reg_n_0_[1] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[2]),
        .Q(\row_reg_229_reg_n_0_[2] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[3]),
        .Q(\row_reg_229_reg_n_0_[3] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[4]),
        .Q(\row_reg_229_reg_n_0_[4] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[5]),
        .Q(\row_reg_229_reg_n_0_[5] ),
        .R(row_reg_229));
  FDRE \row_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(row_2_reg_297[6]),
        .Q(\row_reg_229_reg_n_0_[6] ),
        .R(row_reg_229));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__4
       (.I0(addSobel_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(addSobel_U0_ap_ready),
        .O(start_once_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[3]_i_6 
       (.I0(shiftReg_addr),
        .I1(D[3]),
        .I2(Q[3]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [3]),
        .I5(\tmp_2_reg_311_reg[7]_2 [3]),
        .O(\tmp_2_reg_311[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[3]_i_7 
       (.I0(shiftReg_addr),
        .I1(D[2]),
        .I2(Q[2]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [2]),
        .I5(\tmp_2_reg_311_reg[7]_2 [2]),
        .O(\tmp_2_reg_311[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[3]_i_8 
       (.I0(shiftReg_addr),
        .I1(D[1]),
        .I2(Q[1]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [1]),
        .I5(\tmp_2_reg_311_reg[7]_2 [1]),
        .O(\tmp_2_reg_311[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[3]_i_9 
       (.I0(shiftReg_addr),
        .I1(D[0]),
        .I2(Q[0]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [0]),
        .I5(\tmp_2_reg_311_reg[7]_2 [0]),
        .O(\tmp_2_reg_311[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_2_reg_311[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\exitcond_reg_302_reg[0]_0 ),
        .O(tmp_2_reg_3110));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[7]_i_6 
       (.I0(shiftReg_addr),
        .I1(D[7]),
        .I2(Q[7]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [7]),
        .I5(\tmp_2_reg_311_reg[7]_2 [7]),
        .O(\tmp_2_reg_311[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[7]_i_7 
       (.I0(shiftReg_addr),
        .I1(D[6]),
        .I2(Q[6]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [6]),
        .I5(\tmp_2_reg_311_reg[7]_2 [6]),
        .O(\tmp_2_reg_311[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[7]_i_8 
       (.I0(shiftReg_addr),
        .I1(D[5]),
        .I2(Q[5]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [5]),
        .I5(\tmp_2_reg_311_reg[7]_2 [5]),
        .O(\tmp_2_reg_311[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_2_reg_311[7]_i_9 
       (.I0(shiftReg_addr),
        .I1(D[4]),
        .I2(Q[4]),
        .I3(shiftReg_addr_2),
        .I4(\tmp_2_reg_311_reg[7]_1 [4]),
        .I5(\tmp_2_reg_311_reg[7]_2 [4]),
        .O(\tmp_2_reg_311[7]_i_9_n_0 ));
  FDRE \tmp_2_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[0]),
        .Q(\tmp_2_reg_311_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[1]),
        .Q(\tmp_2_reg_311_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[2]),
        .Q(\tmp_2_reg_311_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[3]),
        .Q(\tmp_2_reg_311_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_311_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_2_reg_311_reg[3]_i_1_n_0 ,\tmp_2_reg_311_reg[3]_i_1_n_1 ,\tmp_2_reg_311_reg[3]_i_1_n_2 ,\tmp_2_reg_311_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_ina_data_stream_0_V_dout[3:0]),
        .O(tmp_2_fu_275_p2[3:0]),
        .S({\tmp_2_reg_311[3]_i_6_n_0 ,\tmp_2_reg_311[3]_i_7_n_0 ,\tmp_2_reg_311[3]_i_8_n_0 ,\tmp_2_reg_311[3]_i_9_n_0 }));
  FDRE \tmp_2_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[4]),
        .Q(\tmp_2_reg_311_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[5]),
        .Q(\tmp_2_reg_311_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[6]),
        .Q(\tmp_2_reg_311_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_2_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_2_fu_275_p2[7]),
        .Q(\tmp_2_reg_311_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_311_reg[7]_i_2 
       (.CI(\tmp_2_reg_311_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_2_reg_311_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_2_reg_311_reg[7]_i_2_n_1 ,\tmp_2_reg_311_reg[7]_i_2_n_2 ,\tmp_2_reg_311_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,img_ina_data_stream_0_V_dout[6:4]}),
        .O(tmp_2_fu_275_p2[7:4]),
        .S({\tmp_2_reg_311[7]_i_6_n_0 ,\tmp_2_reg_311[7]_i_7_n_0 ,\tmp_2_reg_311[7]_i_8_n_0 ,\tmp_2_reg_311[7]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[3]_i_6 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [3]),
        .I2(\tmp_3_reg_316_reg[7]_2 [3]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [3]),
        .I5(\tmp_3_reg_316_reg[7]_4 [3]),
        .O(\tmp_3_reg_316[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[3]_i_7 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [2]),
        .I2(\tmp_3_reg_316_reg[7]_2 [2]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [2]),
        .I5(\tmp_3_reg_316_reg[7]_4 [2]),
        .O(\tmp_3_reg_316[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[3]_i_8 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [1]),
        .I2(\tmp_3_reg_316_reg[7]_2 [1]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [1]),
        .I5(\tmp_3_reg_316_reg[7]_4 [1]),
        .O(\tmp_3_reg_316[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[3]_i_9 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [0]),
        .I2(\tmp_3_reg_316_reg[7]_2 [0]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [0]),
        .I5(\tmp_3_reg_316_reg[7]_4 [0]),
        .O(\tmp_3_reg_316[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[7]_i_5 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [7]),
        .I2(\tmp_3_reg_316_reg[7]_2 [7]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [7]),
        .I5(\tmp_3_reg_316_reg[7]_4 [7]),
        .O(\tmp_3_reg_316[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[7]_i_6 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [6]),
        .I2(\tmp_3_reg_316_reg[7]_2 [6]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [6]),
        .I5(\tmp_3_reg_316_reg[7]_4 [6]),
        .O(\tmp_3_reg_316[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[7]_i_7 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [5]),
        .I2(\tmp_3_reg_316_reg[7]_2 [5]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [5]),
        .I5(\tmp_3_reg_316_reg[7]_4 [5]),
        .O(\tmp_3_reg_316[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_3_reg_316[7]_i_8 
       (.I0(shiftReg_addr_3),
        .I1(\tmp_3_reg_316_reg[7]_1 [4]),
        .I2(\tmp_3_reg_316_reg[7]_2 [4]),
        .I3(shiftReg_addr_4),
        .I4(\tmp_3_reg_316_reg[7]_3 [4]),
        .I5(\tmp_3_reg_316_reg[7]_4 [4]),
        .O(\tmp_3_reg_316[7]_i_8_n_0 ));
  FDRE \tmp_3_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[0]),
        .Q(\tmp_3_reg_316_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[1]),
        .Q(\tmp_3_reg_316_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[2]),
        .Q(\tmp_3_reg_316_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[3]),
        .Q(\tmp_3_reg_316_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \tmp_3_reg_316_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_3_reg_316_reg[3]_i_1_n_0 ,\tmp_3_reg_316_reg[3]_i_1_n_1 ,\tmp_3_reg_316_reg[3]_i_1_n_2 ,\tmp_3_reg_316_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_ina_data_stream_1_V_dout[3:0]),
        .O(tmp_3_fu_281_p2[3:0]),
        .S({\tmp_3_reg_316[3]_i_6_n_0 ,\tmp_3_reg_316[3]_i_7_n_0 ,\tmp_3_reg_316[3]_i_8_n_0 ,\tmp_3_reg_316[3]_i_9_n_0 }));
  FDRE \tmp_3_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[4]),
        .Q(\tmp_3_reg_316_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[5]),
        .Q(\tmp_3_reg_316_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[6]),
        .Q(\tmp_3_reg_316_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_3_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_3_fu_281_p2[7]),
        .Q(\tmp_3_reg_316_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \tmp_3_reg_316_reg[7]_i_1 
       (.CI(\tmp_3_reg_316_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_3_reg_316_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_3_reg_316_reg[7]_i_1_n_1 ,\tmp_3_reg_316_reg[7]_i_1_n_2 ,\tmp_3_reg_316_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,img_ina_data_stream_1_V_dout[6:4]}),
        .O(tmp_3_fu_281_p2[7:4]),
        .S({\tmp_3_reg_316[7]_i_5_n_0 ,\tmp_3_reg_316[7]_i_6_n_0 ,\tmp_3_reg_316[7]_i_7_n_0 ,\tmp_3_reg_316[7]_i_8_n_0 }));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[3]_i_6 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [3]),
        .I2(\tmp_4_reg_321_reg[7]_2 [3]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [3]),
        .I5(\tmp_4_reg_321_reg[7]_4 [3]),
        .O(\tmp_4_reg_321[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[3]_i_7 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [2]),
        .I2(\tmp_4_reg_321_reg[7]_2 [2]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [2]),
        .I5(\tmp_4_reg_321_reg[7]_4 [2]),
        .O(\tmp_4_reg_321[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[3]_i_8 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [1]),
        .I2(\tmp_4_reg_321_reg[7]_2 [1]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [1]),
        .I5(\tmp_4_reg_321_reg[7]_4 [1]),
        .O(\tmp_4_reg_321[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[3]_i_9 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [0]),
        .I2(\tmp_4_reg_321_reg[7]_2 [0]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [0]),
        .I5(\tmp_4_reg_321_reg[7]_4 [0]),
        .O(\tmp_4_reg_321[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[7]_i_5 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [7]),
        .I2(\tmp_4_reg_321_reg[7]_2 [7]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [7]),
        .I5(\tmp_4_reg_321_reg[7]_4 [7]),
        .O(\tmp_4_reg_321[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[7]_i_6 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [6]),
        .I2(\tmp_4_reg_321_reg[7]_2 [6]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [6]),
        .I5(\tmp_4_reg_321_reg[7]_4 [6]),
        .O(\tmp_4_reg_321[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[7]_i_7 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [5]),
        .I2(\tmp_4_reg_321_reg[7]_2 [5]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [5]),
        .I5(\tmp_4_reg_321_reg[7]_4 [5]),
        .O(\tmp_4_reg_321[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp_4_reg_321[7]_i_8 
       (.I0(shiftReg_addr_5),
        .I1(\tmp_4_reg_321_reg[7]_1 [4]),
        .I2(\tmp_4_reg_321_reg[7]_2 [4]),
        .I3(shiftReg_addr_6),
        .I4(\tmp_4_reg_321_reg[7]_3 [4]),
        .I5(\tmp_4_reg_321_reg[7]_4 [4]),
        .O(\tmp_4_reg_321[7]_i_8_n_0 ));
  FDRE \tmp_4_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[0]),
        .Q(\tmp_4_reg_321_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[1]),
        .Q(\tmp_4_reg_321_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[2]),
        .Q(\tmp_4_reg_321_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[3]),
        .Q(\tmp_4_reg_321_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_321_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_reg_321_reg[3]_i_1_n_0 ,\tmp_4_reg_321_reg[3]_i_1_n_1 ,\tmp_4_reg_321_reg[3]_i_1_n_2 ,\tmp_4_reg_321_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_ina_data_stream_2_V_dout[3:0]),
        .O(tmp_4_fu_287_p2[3:0]),
        .S({\tmp_4_reg_321[3]_i_6_n_0 ,\tmp_4_reg_321[3]_i_7_n_0 ,\tmp_4_reg_321[3]_i_8_n_0 ,\tmp_4_reg_321[3]_i_9_n_0 }));
  FDRE \tmp_4_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[4]),
        .Q(\tmp_4_reg_321_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[5]),
        .Q(\tmp_4_reg_321_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[6]),
        .Q(\tmp_4_reg_321_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_4_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_3110),
        .D(tmp_4_fu_287_p2[7]),
        .Q(\tmp_4_reg_321_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_321_reg[7]_i_1 
       (.CI(\tmp_4_reg_321_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp_4_reg_321_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_4_reg_321_reg[7]_i_1_n_1 ,\tmp_4_reg_321_reg[7]_i_1_n_2 ,\tmp_4_reg_321_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,img_ina_data_stream_2_V_dout[6:4]}),
        .O(tmp_4_fu_287_p2[7:4]),
        .S({\tmp_4_reg_321[7]_i_5_n_0 ,\tmp_4_reg_321[7]_i_6_n_0 ,\tmp_4_reg_321[7]_i_7_n_0 ,\tmp_4_reg_321[7]_i_8_n_0 }));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced
   (image_in_TDATA,
    image_in_TKEEP,
    image_in_TSTRB,
    image_in_TUSER,
    image_in_TLAST,
    image_in_TID,
    image_in_TDEST,
    image_out_TDATA,
    image_out_TKEEP,
    image_out_TSTRB,
    image_out_TUSER,
    image_out_TLAST,
    image_out_TID,
    image_out_TDEST,
    ap_clk,
    ap_rst_n,
    image_in_TVALID,
    image_in_TREADY,
    image_out_TVALID,
    image_out_TREADY);
  input [23:0]image_in_TDATA;
  input [2:0]image_in_TKEEP;
  input [2:0]image_in_TSTRB;
  input [0:0]image_in_TUSER;
  input [0:0]image_in_TLAST;
  input [0:0]image_in_TID;
  input [0:0]image_in_TDEST;
  output [23:0]image_out_TDATA;
  output [2:0]image_out_TKEEP;
  output [2:0]image_out_TSTRB;
  output [0:0]image_out_TUSER;
  output [0:0]image_out_TLAST;
  output [0:0]image_out_TID;
  output [0:0]image_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input image_in_TVALID;
  output image_in_TREADY;
  output image_out_TVALID;
  input image_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire Filter2D93_U0_ap_ready;
  wire Filter2D93_U0_ap_start;
  wire Filter2D93_U0_n_10;
  wire Filter2D93_U0_n_11;
  wire Filter2D93_U0_n_12;
  wire Filter2D93_U0_n_13;
  wire Filter2D93_U0_n_14;
  wire Filter2D93_U0_n_15;
  wire Filter2D93_U0_n_16;
  wire Filter2D93_U0_n_17;
  wire Filter2D93_U0_n_18;
  wire Filter2D93_U0_n_19;
  wire Filter2D93_U0_n_2;
  wire Filter2D93_U0_n_20;
  wire Filter2D93_U0_n_21;
  wire Filter2D93_U0_n_22;
  wire Filter2D93_U0_n_23;
  wire Filter2D93_U0_n_24;
  wire Filter2D93_U0_n_25;
  wire Filter2D93_U0_n_26;
  wire Filter2D93_U0_n_27;
  wire Filter2D93_U0_n_28;
  wire Filter2D93_U0_n_29;
  wire Filter2D93_U0_n_30;
  wire Filter2D93_U0_n_31;
  wire Filter2D93_U0_n_32;
  wire Filter2D93_U0_n_33;
  wire Filter2D93_U0_n_34;
  wire Filter2D93_U0_n_35;
  wire Filter2D93_U0_n_4;
  wire Filter2D93_U0_n_44;
  wire Filter2D93_U0_n_45;
  wire Filter2D93_U0_n_46;
  wire Filter2D93_U0_n_47;
  wire Filter2D93_U0_n_48;
  wire Filter2D93_U0_n_49;
  wire Filter2D93_U0_n_5;
  wire Filter2D93_U0_n_50;
  wire Filter2D93_U0_n_51;
  wire Filter2D93_U0_n_53;
  wire Filter2D93_U0_n_55;
  wire Filter2D93_U0_n_57;
  wire Filter2D93_U0_n_58;
  wire Filter2D93_U0_n_59;
  wire Filter2D93_U0_n_6;
  wire Filter2D93_U0_n_60;
  wire Filter2D93_U0_n_61;
  wire Filter2D93_U0_n_62;
  wire Filter2D93_U0_n_63;
  wire Filter2D93_U0_n_64;
  wire Filter2D93_U0_n_65;
  wire Filter2D93_U0_n_66;
  wire Filter2D93_U0_n_67;
  wire Filter2D93_U0_n_68;
  wire Filter2D93_U0_n_69;
  wire Filter2D93_U0_n_7;
  wire Filter2D93_U0_n_70;
  wire Filter2D93_U0_n_71;
  wire Filter2D93_U0_n_72;
  wire Filter2D93_U0_n_73;
  wire Filter2D93_U0_n_74;
  wire Filter2D93_U0_n_75;
  wire Filter2D93_U0_n_76;
  wire Filter2D93_U0_n_77;
  wire Filter2D93_U0_n_78;
  wire Filter2D93_U0_n_79;
  wire Filter2D93_U0_n_8;
  wire Filter2D93_U0_n_80;
  wire Filter2D93_U0_n_81;
  wire Filter2D93_U0_n_82;
  wire Filter2D93_U0_n_83;
  wire Filter2D93_U0_n_84;
  wire Filter2D93_U0_n_9;
  wire Filter2D93_U0_p_src_data_stream_V2_read;
  wire Filter2D_1_U0_ap_ready;
  wire Filter2D_1_U0_ap_start;
  wire Filter2D_1_U0_n_1;
  wire Filter2D_1_U0_n_10;
  wire Filter2D_1_U0_n_11;
  wire Filter2D_1_U0_n_12;
  wire Filter2D_1_U0_n_13;
  wire Filter2D_1_U0_n_14;
  wire Filter2D_1_U0_n_15;
  wire Filter2D_1_U0_n_16;
  wire Filter2D_1_U0_n_17;
  wire Filter2D_1_U0_n_18;
  wire Filter2D_1_U0_n_19;
  wire Filter2D_1_U0_n_20;
  wire Filter2D_1_U0_n_21;
  wire Filter2D_1_U0_n_22;
  wire Filter2D_1_U0_n_23;
  wire Filter2D_1_U0_n_24;
  wire Filter2D_1_U0_n_25;
  wire Filter2D_1_U0_n_26;
  wire Filter2D_1_U0_n_27;
  wire Filter2D_1_U0_n_28;
  wire Filter2D_1_U0_n_29;
  wire Filter2D_1_U0_n_30;
  wire Filter2D_1_U0_n_31;
  wire Filter2D_1_U0_n_32;
  wire Filter2D_1_U0_n_33;
  wire Filter2D_1_U0_n_34;
  wire Filter2D_1_U0_n_35;
  wire Filter2D_1_U0_n_36;
  wire Filter2D_1_U0_n_37;
  wire Filter2D_1_U0_n_4;
  wire Filter2D_1_U0_n_46;
  wire Filter2D_1_U0_n_47;
  wire Filter2D_1_U0_n_48;
  wire Filter2D_1_U0_n_49;
  wire Filter2D_1_U0_n_5;
  wire Filter2D_1_U0_n_50;
  wire Filter2D_1_U0_n_51;
  wire Filter2D_1_U0_n_52;
  wire Filter2D_1_U0_n_53;
  wire Filter2D_1_U0_n_55;
  wire Filter2D_1_U0_n_57;
  wire Filter2D_1_U0_n_59;
  wire Filter2D_1_U0_n_6;
  wire Filter2D_1_U0_n_7;
  wire Filter2D_1_U0_n_8;
  wire Filter2D_1_U0_n_9;
  wire [7:0]Filter2D_1_U0_p_dst_data_stream_0_V_din;
  wire [7:0]Filter2D_1_U0_p_dst_data_stream_1_V_din;
  wire [7:0]Filter2D_1_U0_p_dst_data_stream_2_V_din;
  wire Filter2D_1_U0_p_src_data_stream_1_V_read;
  wire Filter2D_U0_ap_ready;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_n_10;
  wire Filter2D_U0_n_11;
  wire Filter2D_U0_n_12;
  wire Filter2D_U0_n_13;
  wire Filter2D_U0_n_14;
  wire Filter2D_U0_n_15;
  wire Filter2D_U0_n_16;
  wire Filter2D_U0_n_17;
  wire Filter2D_U0_n_18;
  wire Filter2D_U0_n_19;
  wire Filter2D_U0_n_2;
  wire Filter2D_U0_n_20;
  wire Filter2D_U0_n_21;
  wire Filter2D_U0_n_22;
  wire Filter2D_U0_n_23;
  wire Filter2D_U0_n_24;
  wire Filter2D_U0_n_25;
  wire Filter2D_U0_n_26;
  wire Filter2D_U0_n_27;
  wire Filter2D_U0_n_28;
  wire Filter2D_U0_n_29;
  wire Filter2D_U0_n_3;
  wire Filter2D_U0_n_30;
  wire Filter2D_U0_n_31;
  wire Filter2D_U0_n_32;
  wire Filter2D_U0_n_33;
  wire Filter2D_U0_n_34;
  wire Filter2D_U0_n_4;
  wire Filter2D_U0_n_43;
  wire Filter2D_U0_n_44;
  wire Filter2D_U0_n_45;
  wire Filter2D_U0_n_46;
  wire Filter2D_U0_n_47;
  wire Filter2D_U0_n_48;
  wire Filter2D_U0_n_49;
  wire Filter2D_U0_n_5;
  wire Filter2D_U0_n_50;
  wire Filter2D_U0_n_52;
  wire Filter2D_U0_n_54;
  wire Filter2D_U0_n_56;
  wire Filter2D_U0_n_57;
  wire Filter2D_U0_n_58;
  wire Filter2D_U0_n_59;
  wire Filter2D_U0_n_6;
  wire Filter2D_U0_n_60;
  wire Filter2D_U0_n_61;
  wire Filter2D_U0_n_62;
  wire Filter2D_U0_n_63;
  wire Filter2D_U0_n_64;
  wire Filter2D_U0_n_65;
  wire Filter2D_U0_n_66;
  wire Filter2D_U0_n_67;
  wire Filter2D_U0_n_68;
  wire Filter2D_U0_n_69;
  wire Filter2D_U0_n_7;
  wire Filter2D_U0_n_70;
  wire Filter2D_U0_n_71;
  wire Filter2D_U0_n_72;
  wire Filter2D_U0_n_73;
  wire Filter2D_U0_n_74;
  wire Filter2D_U0_n_75;
  wire Filter2D_U0_n_76;
  wire Filter2D_U0_n_77;
  wire Filter2D_U0_n_78;
  wire Filter2D_U0_n_79;
  wire Filter2D_U0_n_8;
  wire Filter2D_U0_n_80;
  wire Filter2D_U0_n_81;
  wire Filter2D_U0_n_82;
  wire Filter2D_U0_n_83;
  wire Filter2D_U0_n_9;
  wire Filter2D_U0_p_src_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_n_0;
  wire RGB2Gray_U0_ap_ready;
  wire RGB2Gray_U0_ap_start;
  wire RGB2Gray_U0_img_in_data_stream_1_V_read;
  wire [7:0]RGB2Gray_U0_img_out_data_stream_1_V_din;
  wire RGB2Gray_U0_n_1;
  wire RGB2Gray_U0_n_3;
  wire RGB2Gray_U0_n_5;
  wire RGB2Gray_U0_n_6;
  wire [7:0]\SRL_SIG_reg[0]_20 ;
  wire [7:0]\SRL_SIG_reg[0]_23 ;
  wire [7:0]\SRL_SIG_reg[0]_26 ;
  wire [7:0]\SRL_SIG_reg[0]_29 ;
  wire [7:0]\SRL_SIG_reg[0]_32 ;
  wire [7:0]\SRL_SIG_reg[0]_35 ;
  wire [7:0]\SRL_SIG_reg[1]_21 ;
  wire [7:0]\SRL_SIG_reg[1]_24 ;
  wire [7:0]\SRL_SIG_reg[1]_27 ;
  wire [7:0]\SRL_SIG_reg[1]_28 ;
  wire [7:0]\SRL_SIG_reg[1]_31 ;
  wire [7:0]\SRL_SIG_reg[1]_34 ;
  wire addSobel_U0_ap_ready;
  wire addSobel_U0_ap_start;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire [7:0]addSobel_U0_img_out_data_stream_0_V_din;
  wire [7:0]addSobel_U0_img_out_data_stream_1_V_din;
  wire [7:0]addSobel_U0_img_out_data_stream_2_V_din;
  wire addSobel_U0_n_1;
  wire addSobel_U0_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d1;
  wire [7:0]d1_37;
  wire [7:0]d1_38;
  wire dsta_data_stream_0_s_U_n_2;
  wire dsta_data_stream_0_s_U_n_3;
  wire dsta_data_stream_0_s_U_n_4;
  wire dsta_data_stream_0_s_U_n_5;
  wire dsta_data_stream_0_s_U_n_6;
  wire dsta_data_stream_0_s_U_n_7;
  wire dsta_data_stream_0_s_U_n_8;
  wire dsta_data_stream_0_s_U_n_9;
  wire [7:0]dsta_data_stream_0_s_dout;
  wire dsta_data_stream_0_s_empty_n;
  wire dsta_data_stream_0_s_full_n;
  wire dsta_data_stream_1_s_U_n_10;
  wire dsta_data_stream_1_s_U_n_11;
  wire dsta_data_stream_1_s_U_n_12;
  wire dsta_data_stream_1_s_U_n_13;
  wire dsta_data_stream_1_s_U_n_14;
  wire dsta_data_stream_1_s_U_n_15;
  wire dsta_data_stream_1_s_U_n_16;
  wire dsta_data_stream_1_s_U_n_17;
  wire dsta_data_stream_1_s_U_n_2;
  wire dsta_data_stream_1_s_U_n_3;
  wire dsta_data_stream_1_s_U_n_4;
  wire dsta_data_stream_1_s_U_n_5;
  wire dsta_data_stream_1_s_U_n_6;
  wire dsta_data_stream_1_s_U_n_7;
  wire dsta_data_stream_1_s_U_n_8;
  wire dsta_data_stream_1_s_U_n_9;
  wire [7:0]dsta_data_stream_1_s_dout;
  wire dsta_data_stream_1_s_empty_n;
  wire dsta_data_stream_1_s_full_n;
  wire dsta_data_stream_2_s_U_n_10;
  wire dsta_data_stream_2_s_U_n_11;
  wire dsta_data_stream_2_s_U_n_12;
  wire dsta_data_stream_2_s_U_n_13;
  wire dsta_data_stream_2_s_U_n_14;
  wire dsta_data_stream_2_s_U_n_15;
  wire dsta_data_stream_2_s_U_n_16;
  wire dsta_data_stream_2_s_U_n_17;
  wire dsta_data_stream_2_s_U_n_2;
  wire dsta_data_stream_2_s_U_n_3;
  wire dsta_data_stream_2_s_U_n_4;
  wire dsta_data_stream_2_s_U_n_5;
  wire dsta_data_stream_2_s_U_n_6;
  wire dsta_data_stream_2_s_U_n_7;
  wire dsta_data_stream_2_s_U_n_8;
  wire dsta_data_stream_2_s_U_n_9;
  wire [7:0]dsta_data_stream_2_s_dout;
  wire dsta_data_stream_2_s_empty_n;
  wire dsta_data_stream_2_s_full_n;
  wire [7:0]dstb_data_stream_0_s_dout;
  wire dstb_data_stream_0_s_empty_n;
  wire dstb_data_stream_0_s_full_n;
  wire [7:0]dstb_data_stream_1_s_dout;
  wire dstb_data_stream_1_s_empty_n;
  wire dstb_data_stream_1_s_full_n;
  wire [7:0]dstb_data_stream_2_s_dout;
  wire dstb_data_stream_2_s_empty_n;
  wire dstb_data_stream_2_s_full_n;
  wire [6:0]dstc_data_stream_0_s_dout;
  wire dstc_data_stream_0_s_empty_n;
  wire dstc_data_stream_0_s_full_n;
  wire dstc_data_stream_1_s_U_n_1;
  wire [6:0]dstc_data_stream_1_s_dout;
  wire dstc_data_stream_1_s_full_n;
  wire [6:0]dstc_data_stream_2_s_dout;
  wire dstc_data_stream_2_s_empty_n;
  wire dstc_data_stream_2_s_full_n;
  wire dstd_data_stream_0_s_empty_n;
  wire dstd_data_stream_0_s_full_n;
  wire dstd_data_stream_1_s_empty_n;
  wire dstd_data_stream_1_s_full_n;
  wire dstd_data_stream_2_s_empty_n;
  wire dstd_data_stream_2_s_full_n;
  wire [7:0]dste_data_stream_0_s_dout;
  wire dste_data_stream_0_s_empty_n;
  wire dste_data_stream_0_s_full_n;
  wire [7:0]dste_data_stream_1_s_dout;
  wire dste_data_stream_1_s_empty_n;
  wire dste_data_stream_1_s_full_n;
  wire [7:0]dste_data_stream_2_s_dout;
  wire dste_data_stream_2_s_empty_n;
  wire dste_data_stream_2_s_full_n;
  wire dup_1_data_stream_0_U_n_0;
  wire dup_1_data_stream_0_U_n_1;
  wire dup_1_data_stream_0_U_n_2;
  wire dup_1_data_stream_0_U_n_3;
  wire dup_1_data_stream_0_U_n_4;
  wire dup_1_data_stream_0_U_n_5;
  wire dup_1_data_stream_0_U_n_6;
  wire dup_1_data_stream_0_U_n_7;
  wire [7:0]dup_1_data_stream_0_dout;
  wire dup_1_data_stream_0_empty_n;
  wire dup_1_data_stream_0_full_n;
  wire dup_1_data_stream_1_U_n_0;
  wire dup_1_data_stream_1_U_n_1;
  wire dup_1_data_stream_1_U_n_10;
  wire dup_1_data_stream_1_U_n_11;
  wire dup_1_data_stream_1_U_n_12;
  wire dup_1_data_stream_1_U_n_13;
  wire dup_1_data_stream_1_U_n_14;
  wire dup_1_data_stream_1_U_n_15;
  wire dup_1_data_stream_1_U_n_16;
  wire dup_1_data_stream_1_U_n_2;
  wire dup_1_data_stream_1_U_n_3;
  wire dup_1_data_stream_1_U_n_4;
  wire dup_1_data_stream_1_U_n_5;
  wire dup_1_data_stream_1_U_n_6;
  wire dup_1_data_stream_1_U_n_7;
  wire dup_1_data_stream_1_U_n_8;
  wire dup_1_data_stream_1_U_n_9;
  wire [7:0]dup_1_data_stream_1_dout;
  wire dup_1_data_stream_1_empty_n;
  wire dup_1_data_stream_2_U_n_0;
  wire dup_1_data_stream_2_U_n_1;
  wire dup_1_data_stream_2_U_n_10;
  wire dup_1_data_stream_2_U_n_11;
  wire dup_1_data_stream_2_U_n_12;
  wire dup_1_data_stream_2_U_n_13;
  wire dup_1_data_stream_2_U_n_14;
  wire dup_1_data_stream_2_U_n_15;
  wire dup_1_data_stream_2_U_n_2;
  wire dup_1_data_stream_2_U_n_3;
  wire dup_1_data_stream_2_U_n_4;
  wire dup_1_data_stream_2_U_n_5;
  wire dup_1_data_stream_2_U_n_6;
  wire dup_1_data_stream_2_U_n_7;
  wire dup_1_data_stream_2_U_n_8;
  wire dup_1_data_stream_2_U_n_9;
  wire [7:0]dup_1_data_stream_2_dout;
  wire dup_1_data_stream_2_empty_n;
  wire dup_1_data_stream_2_full_n;
  wire dup_2_data_stream_0_U_n_0;
  wire dup_2_data_stream_0_U_n_1;
  wire dup_2_data_stream_0_U_n_2;
  wire dup_2_data_stream_0_U_n_3;
  wire dup_2_data_stream_0_U_n_4;
  wire dup_2_data_stream_0_U_n_5;
  wire dup_2_data_stream_0_U_n_6;
  wire dup_2_data_stream_0_U_n_7;
  wire [7:0]dup_2_data_stream_0_dout;
  wire dup_2_data_stream_0_empty_n;
  wire dup_2_data_stream_0_full_n;
  wire dup_2_data_stream_1_U_n_0;
  wire dup_2_data_stream_1_U_n_1;
  wire dup_2_data_stream_1_U_n_10;
  wire dup_2_data_stream_1_U_n_11;
  wire dup_2_data_stream_1_U_n_12;
  wire dup_2_data_stream_1_U_n_13;
  wire dup_2_data_stream_1_U_n_14;
  wire dup_2_data_stream_1_U_n_15;
  wire dup_2_data_stream_1_U_n_2;
  wire dup_2_data_stream_1_U_n_3;
  wire dup_2_data_stream_1_U_n_4;
  wire dup_2_data_stream_1_U_n_5;
  wire dup_2_data_stream_1_U_n_6;
  wire dup_2_data_stream_1_U_n_7;
  wire dup_2_data_stream_1_U_n_8;
  wire dup_2_data_stream_1_U_n_9;
  wire [7:0]dup_2_data_stream_1_dout;
  wire dup_2_data_stream_1_empty_n;
  wire dup_2_data_stream_1_full_n;
  wire dup_2_data_stream_2_U_n_0;
  wire dup_2_data_stream_2_U_n_1;
  wire dup_2_data_stream_2_U_n_10;
  wire dup_2_data_stream_2_U_n_11;
  wire dup_2_data_stream_2_U_n_12;
  wire dup_2_data_stream_2_U_n_13;
  wire dup_2_data_stream_2_U_n_14;
  wire dup_2_data_stream_2_U_n_15;
  wire dup_2_data_stream_2_U_n_2;
  wire dup_2_data_stream_2_U_n_3;
  wire dup_2_data_stream_2_U_n_4;
  wire dup_2_data_stream_2_U_n_5;
  wire dup_2_data_stream_2_U_n_6;
  wire dup_2_data_stream_2_U_n_7;
  wire dup_2_data_stream_2_U_n_8;
  wire dup_2_data_stream_2_U_n_9;
  wire [7:0]dup_2_data_stream_2_dout;
  wire dup_2_data_stream_2_empty_n;
  wire dup_2_data_stream_2_full_n;
  wire duplicate_U0_ap_ready;
  wire duplicate_U0_ap_start;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [23:0]image_in_TDATA;
  wire [0:0]image_in_TLAST;
  wire image_in_TREADY;
  wire [0:0]image_in_TUSER;
  wire image_in_TVALID;
  wire [23:0]image_out_TDATA;
  wire [0:0]image_out_TLAST;
  wire image_out_TREADY;
  wire [0:0]image_out_TUSER;
  wire image_out_TVALID;
  wire [7:0]q0;
  wire [7:0]q0_11;
  wire [7:0]q0_6;
  wire shiftReg_addr;
  wire shiftReg_addr_22;
  wire shiftReg_addr_25;
  wire shiftReg_addr_30;
  wire shiftReg_addr_33;
  wire shiftReg_addr_36;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_13;
  wire shiftReg_ce_14;
  wire shiftReg_ce_15;
  wire shiftReg_ce_16;
  wire shiftReg_ce_17;
  wire shiftReg_ce_18;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [7:0]src_data_stream_0_V_dout;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire [7:0]src_data_stream_1_V_dout;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;
  wire [7:0]src_data_stream_2_V_dout;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;
  wire start_for_Filter2D93_U0_full_n;
  wire start_for_Filter2D_1_U0_full_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_for_Filter2Ffa_U_n_2;
  wire start_for_Filter2Hfu_U_n_2;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_RGB2Gray_U0_full_n;
  wire start_for_addSobel_U0_full_n;
  wire start_for_duplicaGfk_U_n_2;
  wire start_for_duplicaGfk_U_n_3;
  wire start_for_duplicaGfk_U_n_4;
  wire start_for_duplicate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_12;
  wire start_once_reg_19;
  wire start_once_reg_2;
  wire start_once_reg_39;
  wire start_once_reg_7;

  assign image_out_TDEST[0] = \<const0> ;
  assign image_out_TID[0] = \<const0> ;
  assign image_out_TKEEP[2] = \<const1> ;
  assign image_out_TKEEP[1] = \<const1> ;
  assign image_out_TKEEP[0] = \<const1> ;
  assign image_out_TSTRB[2] = \<const0> ;
  assign image_out_TSTRB[1] = \<const0> ;
  assign image_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .image_in_TDATA(image_in_TDATA),
        .image_in_TLAST(image_in_TLAST),
        .image_in_TREADY(image_in_TREADY),
        .image_in_TUSER(image_in_TUSER),
        .image_in_TVALID(image_in_TVALID),
        .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n),
        .start_for_RGB2Gray_U0_full_n(start_for_RGB2Gray_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93 Filter2D93_U0
       (.Filter2D93_U0_ap_ready(Filter2D93_U0_ap_ready),
        .Filter2D93_U0_ap_start(Filter2D93_U0_ap_start),
        .Filter2D93_U0_p_src_data_stream_V2_read(Filter2D93_U0_p_src_data_stream_V2_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(Filter2D93_U0_n_53),
        .ap_enable_reg_pp0_iter3_reg_1(Filter2D93_U0_n_55),
        .ap_enable_reg_pp0_iter3_reg_2(Filter2D93_U0_n_57),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1_37),
        .dstc_data_stream_0_s_full_n(dstc_data_stream_0_s_full_n),
        .dstc_data_stream_1_s_full_n(dstc_data_stream_1_s_full_n),
        .dstc_data_stream_2_s_full_n(dstc_data_stream_2_s_full_n),
        .dup_1_data_stream_0_empty_n(dup_1_data_stream_0_empty_n),
        .dup_1_data_stream_1_empty_n(dup_1_data_stream_1_empty_n),
        .dup_1_data_stream_2_empty_n(dup_1_data_stream_2_empty_n),
        .\icmp_reg_2202_reg[0]_0 (Filter2D93_U0_n_2),
        .\not_i_i1_reg_2414_reg[0]_0 (Filter2D93_U0_n_67),
        .\not_i_i1_reg_2414_reg[0]_1 (Filter2D93_U0_n_68),
        .\not_i_i1_reg_2414_reg[0]_2 (Filter2D93_U0_n_69),
        .\not_i_i1_reg_2414_reg[0]_3 (Filter2D93_U0_n_70),
        .\not_i_i1_reg_2414_reg[0]_4 (Filter2D93_U0_n_71),
        .\not_i_i1_reg_2414_reg[0]_5 (Filter2D93_U0_n_72),
        .\not_i_i1_reg_2414_reg[0]_6 (Filter2D93_U0_n_73),
        .\not_i_i1_reg_2414_reg[0]_7 (Filter2D93_U0_n_74),
        .\not_i_i2_reg_2440_reg[0]_0 (Filter2D93_U0_n_76),
        .\not_i_i2_reg_2440_reg[0]_1 (Filter2D93_U0_n_77),
        .\not_i_i2_reg_2440_reg[0]_2 (Filter2D93_U0_n_78),
        .\not_i_i2_reg_2440_reg[0]_3 (Filter2D93_U0_n_79),
        .\not_i_i2_reg_2440_reg[0]_4 (Filter2D93_U0_n_80),
        .\not_i_i2_reg_2440_reg[0]_5 (Filter2D93_U0_n_81),
        .\not_i_i2_reg_2440_reg[0]_6 (Filter2D93_U0_n_82),
        .\not_i_i2_reg_2440_reg[0]_7 (Filter2D93_U0_n_83),
        .\not_i_i_reg_2388_reg[0]_0 (Filter2D93_U0_n_58),
        .\not_i_i_reg_2388_reg[0]_1 (Filter2D93_U0_n_59),
        .\not_i_i_reg_2388_reg[0]_2 (Filter2D93_U0_n_60),
        .\not_i_i_reg_2388_reg[0]_3 (Filter2D93_U0_n_61),
        .\not_i_i_reg_2388_reg[0]_4 (Filter2D93_U0_n_62),
        .\not_i_i_reg_2388_reg[0]_5 (Filter2D93_U0_n_63),
        .\not_i_i_reg_2388_reg[0]_6 (Filter2D93_U0_n_64),
        .\not_i_i_reg_2388_reg[0]_7 (Filter2D93_U0_n_65),
        .\p_Result_1_reg_2403_reg[0]_0 (Filter2D93_U0_n_75),
        .\p_Result_2_reg_2429_reg[0]_0 (Filter2D93_U0_n_84),
        .\p_Result_s_reg_2377_reg[0]_0 (Filter2D93_U0_n_66),
        .p_src_data_stream_V1_dout(dup_1_data_stream_1_dout),
        .p_src_data_stream_V2_dout(dup_1_data_stream_2_dout),
        .p_src_data_stream_V_dout(dup_1_data_stream_0_dout),
        .q0({Filter2D93_U0_n_4,Filter2D93_U0_n_5,Filter2D93_U0_n_6,Filter2D93_U0_n_7,Filter2D93_U0_n_8,Filter2D93_U0_n_9,Filter2D93_U0_n_10,Filter2D93_U0_n_11}),
        .\q0_reg[7] ({Filter2D93_U0_n_12,Filter2D93_U0_n_13,Filter2D93_U0_n_14,Filter2D93_U0_n_15,Filter2D93_U0_n_16,Filter2D93_U0_n_17,Filter2D93_U0_n_18,Filter2D93_U0_n_19}),
        .\q0_reg[7]_0 ({Filter2D93_U0_n_20,Filter2D93_U0_n_21,Filter2D93_U0_n_22,Filter2D93_U0_n_23,Filter2D93_U0_n_24,Filter2D93_U0_n_25,Filter2D93_U0_n_26,Filter2D93_U0_n_27}),
        .\q0_reg[7]_1 ({Filter2D93_U0_n_28,Filter2D93_U0_n_29,Filter2D93_U0_n_30,Filter2D93_U0_n_31,Filter2D93_U0_n_32,Filter2D93_U0_n_33,Filter2D93_U0_n_34,Filter2D93_U0_n_35}),
        .\q0_reg[7]_2 (q0),
        .\q0_reg[7]_3 ({Filter2D93_U0_n_44,Filter2D93_U0_n_45,Filter2D93_U0_n_46,Filter2D93_U0_n_47,Filter2D93_U0_n_48,Filter2D93_U0_n_49,Filter2D93_U0_n_50,Filter2D93_U0_n_51}),
        .\q0_reg[7]_4 ({dup_1_data_stream_0_U_n_0,dup_1_data_stream_0_U_n_1,dup_1_data_stream_0_U_n_2,dup_1_data_stream_0_U_n_3,dup_1_data_stream_0_U_n_4,dup_1_data_stream_0_U_n_5,dup_1_data_stream_0_U_n_6,dup_1_data_stream_0_U_n_7}),
        .\q0_reg[7]_5 ({dup_1_data_stream_1_U_n_9,dup_1_data_stream_1_U_n_10,dup_1_data_stream_1_U_n_11,dup_1_data_stream_1_U_n_12,dup_1_data_stream_1_U_n_13,dup_1_data_stream_1_U_n_14,dup_1_data_stream_1_U_n_15,dup_1_data_stream_1_U_n_16}),
        .\q0_reg[7]_6 ({dup_1_data_stream_1_U_n_1,dup_1_data_stream_1_U_n_2,dup_1_data_stream_1_U_n_3,dup_1_data_stream_1_U_n_4,dup_1_data_stream_1_U_n_5,dup_1_data_stream_1_U_n_6,dup_1_data_stream_1_U_n_7,dup_1_data_stream_1_U_n_8}),
        .\q0_reg[7]_7 ({dup_1_data_stream_2_U_n_8,dup_1_data_stream_2_U_n_9,dup_1_data_stream_2_U_n_10,dup_1_data_stream_2_U_n_11,dup_1_data_stream_2_U_n_12,dup_1_data_stream_2_U_n_13,dup_1_data_stream_2_U_n_14,dup_1_data_stream_2_U_n_15}),
        .\q0_reg[7]_8 ({dup_1_data_stream_2_U_n_0,dup_1_data_stream_2_U_n_1,dup_1_data_stream_2_U_n_2,dup_1_data_stream_2_U_n_3,dup_1_data_stream_2_U_n_4,dup_1_data_stream_2_U_n_5,dup_1_data_stream_2_U_n_6,dup_1_data_stream_2_U_n_7}),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_0),
        .shiftReg_ce_1(shiftReg_ce),
        .start_for_addSobel_U0_full_n(start_for_addSobel_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .\tmp_5_reg_542_reg[1]_0 (start_for_Filter2Hfu_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1 Filter2D_1_U0
       (.D(Filter2D_1_U0_p_dst_data_stream_0_V_din),
        .E(shiftReg_ce_5),
        .Filter2D_1_U0_ap_ready(Filter2D_1_U0_ap_ready),
        .Filter2D_1_U0_ap_start(Filter2D_1_U0_ap_start),
        .Filter2D_1_U0_p_src_data_stream_1_V_read(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(Filter2D_1_U0_n_1),
        .ap_enable_reg_pp0_iter3_reg_1(Filter2D_1_U0_n_5),
        .ap_enable_reg_pp0_iter3_reg_2(Filter2D_1_U0_n_55),
        .ap_enable_reg_pp0_iter3_reg_3(Filter2D_1_U0_n_57),
        .ap_enable_reg_pp0_iter3_reg_4(Filter2D_1_U0_n_59),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1),
        .dsta_data_stream_0_s_empty_n(dsta_data_stream_0_s_empty_n),
        .dsta_data_stream_1_s_empty_n(dsta_data_stream_1_s_empty_n),
        .dsta_data_stream_2_s_empty_n(dsta_data_stream_2_s_empty_n),
        .dstb_data_stream_0_s_full_n(dstb_data_stream_0_s_full_n),
        .dstb_data_stream_1_s_full_n(dstb_data_stream_1_s_full_n),
        .dstb_data_stream_2_s_full_n(dstb_data_stream_2_s_full_n),
        .\icmp_reg_2460_reg[0]_0 (Filter2D_1_U0_n_4),
        .internal_full_n_reg(shiftReg_ce_4),
        .internal_full_n_reg_0(shiftReg_ce_3),
        .\p_Val2_16_reg_2690_reg[5]_0 (Filter2D_1_U0_p_dst_data_stream_1_V_din),
        .\p_Val2_20_reg_2705_reg[5]_0 (Filter2D_1_U0_p_dst_data_stream_2_V_din),
        .p_src_data_stream_0_V_dout(dsta_data_stream_0_s_dout),
        .p_src_data_stream_1_V_dout(dsta_data_stream_1_s_dout),
        .p_src_data_stream_2_V_dout(dsta_data_stream_2_s_dout),
        .q0({Filter2D_1_U0_n_6,Filter2D_1_U0_n_7,Filter2D_1_U0_n_8,Filter2D_1_U0_n_9,Filter2D_1_U0_n_10,Filter2D_1_U0_n_11,Filter2D_1_U0_n_12,Filter2D_1_U0_n_13}),
        .\q0_reg[7] ({Filter2D_1_U0_n_14,Filter2D_1_U0_n_15,Filter2D_1_U0_n_16,Filter2D_1_U0_n_17,Filter2D_1_U0_n_18,Filter2D_1_U0_n_19,Filter2D_1_U0_n_20,Filter2D_1_U0_n_21}),
        .\q0_reg[7]_0 ({Filter2D_1_U0_n_22,Filter2D_1_U0_n_23,Filter2D_1_U0_n_24,Filter2D_1_U0_n_25,Filter2D_1_U0_n_26,Filter2D_1_U0_n_27,Filter2D_1_U0_n_28,Filter2D_1_U0_n_29}),
        .\q0_reg[7]_1 ({Filter2D_1_U0_n_30,Filter2D_1_U0_n_31,Filter2D_1_U0_n_32,Filter2D_1_U0_n_33,Filter2D_1_U0_n_34,Filter2D_1_U0_n_35,Filter2D_1_U0_n_36,Filter2D_1_U0_n_37}),
        .\q0_reg[7]_2 (q0_6),
        .\q0_reg[7]_3 ({Filter2D_1_U0_n_46,Filter2D_1_U0_n_47,Filter2D_1_U0_n_48,Filter2D_1_U0_n_49,Filter2D_1_U0_n_50,Filter2D_1_U0_n_51,Filter2D_1_U0_n_52,Filter2D_1_U0_n_53}),
        .\q0_reg[7]_4 ({dsta_data_stream_0_s_U_n_2,dsta_data_stream_0_s_U_n_3,dsta_data_stream_0_s_U_n_4,dsta_data_stream_0_s_U_n_5,dsta_data_stream_0_s_U_n_6,dsta_data_stream_0_s_U_n_7,dsta_data_stream_0_s_U_n_8,dsta_data_stream_0_s_U_n_9}),
        .\q0_reg[7]_5 ({dsta_data_stream_1_s_U_n_10,dsta_data_stream_1_s_U_n_11,dsta_data_stream_1_s_U_n_12,dsta_data_stream_1_s_U_n_13,dsta_data_stream_1_s_U_n_14,dsta_data_stream_1_s_U_n_15,dsta_data_stream_1_s_U_n_16,dsta_data_stream_1_s_U_n_17}),
        .\q0_reg[7]_6 ({dsta_data_stream_1_s_U_n_2,dsta_data_stream_1_s_U_n_3,dsta_data_stream_1_s_U_n_4,dsta_data_stream_1_s_U_n_5,dsta_data_stream_1_s_U_n_6,dsta_data_stream_1_s_U_n_7,dsta_data_stream_1_s_U_n_8,dsta_data_stream_1_s_U_n_9}),
        .\q0_reg[7]_7 ({dsta_data_stream_2_s_U_n_10,dsta_data_stream_2_s_U_n_11,dsta_data_stream_2_s_U_n_12,dsta_data_stream_2_s_U_n_13,dsta_data_stream_2_s_U_n_14,dsta_data_stream_2_s_U_n_15,dsta_data_stream_2_s_U_n_16,dsta_data_stream_2_s_U_n_17}),
        .\q0_reg[7]_8 ({dsta_data_stream_2_s_U_n_2,dsta_data_stream_2_s_U_n_3,dsta_data_stream_2_s_U_n_4,dsta_data_stream_2_s_U_n_5,dsta_data_stream_2_s_U_n_6,dsta_data_stream_2_s_U_n_7,dsta_data_stream_2_s_U_n_8,dsta_data_stream_2_s_U_n_9}),
        .start_for_duplicate_U0_full_n(start_for_duplicate_U0_full_n),
        .start_once_reg(start_once_reg_7),
        .\tmp_25_reg_568_reg[1]_0 (start_for_Filter2Ffa_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D Filter2D_U0
       (.Filter2D_U0_ap_ready(Filter2D_U0_ap_ready),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_src_data_stream_2_V_read(Filter2D_U0_p_src_data_stream_2_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(Filter2D_U0_n_52),
        .ap_enable_reg_pp0_iter3_reg_1(Filter2D_U0_n_54),
        .ap_enable_reg_pp0_iter3_reg_2(Filter2D_U0_n_56),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1_38),
        .dstd_data_stream_0_s_full_n(dstd_data_stream_0_s_full_n),
        .dstd_data_stream_1_s_full_n(dstd_data_stream_1_s_full_n),
        .dstd_data_stream_2_s_full_n(dstd_data_stream_2_s_full_n),
        .dup_2_data_stream_0_empty_n(dup_2_data_stream_0_empty_n),
        .dup_2_data_stream_1_empty_n(dup_2_data_stream_1_empty_n),
        .dup_2_data_stream_2_empty_n(dup_2_data_stream_2_empty_n),
        .\icmp_reg_2283_reg[0]_0 (Filter2D_U0_n_2),
        .\p_Result_3_reg_2495_reg[0]_0 (Filter2D_U0_n_58),
        .\p_Result_4_reg_2511_reg[0]_0 (Filter2D_U0_n_57),
        .\p_Result_s_reg_2479_reg[0]_0 (Filter2D_U0_n_59),
        .\p_Val2_26_reg_2485_reg[0]_0 (Filter2D_U0_n_60),
        .\p_Val2_26_reg_2485_reg[1]_0 (Filter2D_U0_n_61),
        .\p_Val2_26_reg_2485_reg[2]_0 (Filter2D_U0_n_62),
        .\p_Val2_26_reg_2485_reg[3]_0 (Filter2D_U0_n_63),
        .\p_Val2_26_reg_2485_reg[4]_0 (Filter2D_U0_n_64),
        .\p_Val2_26_reg_2485_reg[5]_0 (Filter2D_U0_n_65),
        .\p_Val2_26_reg_2485_reg[6]_0 (Filter2D_U0_n_66),
        .\p_Val2_26_reg_2485_reg[7]_0 (Filter2D_U0_n_67),
        .\p_Val2_29_reg_2501_reg[0]_0 (Filter2D_U0_n_68),
        .\p_Val2_29_reg_2501_reg[1]_0 (Filter2D_U0_n_69),
        .\p_Val2_29_reg_2501_reg[2]_0 (Filter2D_U0_n_70),
        .\p_Val2_29_reg_2501_reg[3]_0 (Filter2D_U0_n_71),
        .\p_Val2_29_reg_2501_reg[4]_0 (Filter2D_U0_n_72),
        .\p_Val2_29_reg_2501_reg[5]_0 (Filter2D_U0_n_73),
        .\p_Val2_29_reg_2501_reg[6]_0 (Filter2D_U0_n_74),
        .\p_Val2_29_reg_2501_reg[7]_0 (Filter2D_U0_n_75),
        .\p_Val2_32_reg_2517_reg[0]_0 (Filter2D_U0_n_76),
        .\p_Val2_32_reg_2517_reg[1]_0 (Filter2D_U0_n_77),
        .\p_Val2_32_reg_2517_reg[2]_0 (Filter2D_U0_n_78),
        .\p_Val2_32_reg_2517_reg[3]_0 (Filter2D_U0_n_79),
        .\p_Val2_32_reg_2517_reg[4]_0 (Filter2D_U0_n_80),
        .\p_Val2_32_reg_2517_reg[5]_0 (Filter2D_U0_n_81),
        .\p_Val2_32_reg_2517_reg[6]_0 (Filter2D_U0_n_82),
        .\p_Val2_32_reg_2517_reg[7]_0 (Filter2D_U0_n_83),
        .p_src_data_stream_0_V_dout(dup_2_data_stream_0_dout),
        .p_src_data_stream_1_V_dout(dup_2_data_stream_1_dout),
        .p_src_data_stream_2_V_dout(dup_2_data_stream_2_dout),
        .q0({Filter2D_U0_n_3,Filter2D_U0_n_4,Filter2D_U0_n_5,Filter2D_U0_n_6,Filter2D_U0_n_7,Filter2D_U0_n_8,Filter2D_U0_n_9,Filter2D_U0_n_10}),
        .\q0_reg[7] ({Filter2D_U0_n_11,Filter2D_U0_n_12,Filter2D_U0_n_13,Filter2D_U0_n_14,Filter2D_U0_n_15,Filter2D_U0_n_16,Filter2D_U0_n_17,Filter2D_U0_n_18}),
        .\q0_reg[7]_0 ({Filter2D_U0_n_19,Filter2D_U0_n_20,Filter2D_U0_n_21,Filter2D_U0_n_22,Filter2D_U0_n_23,Filter2D_U0_n_24,Filter2D_U0_n_25,Filter2D_U0_n_26}),
        .\q0_reg[7]_1 ({Filter2D_U0_n_27,Filter2D_U0_n_28,Filter2D_U0_n_29,Filter2D_U0_n_30,Filter2D_U0_n_31,Filter2D_U0_n_32,Filter2D_U0_n_33,Filter2D_U0_n_34}),
        .\q0_reg[7]_2 (q0_11),
        .\q0_reg[7]_3 ({Filter2D_U0_n_43,Filter2D_U0_n_44,Filter2D_U0_n_45,Filter2D_U0_n_46,Filter2D_U0_n_47,Filter2D_U0_n_48,Filter2D_U0_n_49,Filter2D_U0_n_50}),
        .\q0_reg[7]_4 ({dup_2_data_stream_0_U_n_0,dup_2_data_stream_0_U_n_1,dup_2_data_stream_0_U_n_2,dup_2_data_stream_0_U_n_3,dup_2_data_stream_0_U_n_4,dup_2_data_stream_0_U_n_5,dup_2_data_stream_0_U_n_6,dup_2_data_stream_0_U_n_7}),
        .\q0_reg[7]_5 ({dup_2_data_stream_1_U_n_8,dup_2_data_stream_1_U_n_9,dup_2_data_stream_1_U_n_10,dup_2_data_stream_1_U_n_11,dup_2_data_stream_1_U_n_12,dup_2_data_stream_1_U_n_13,dup_2_data_stream_1_U_n_14,dup_2_data_stream_1_U_n_15}),
        .\q0_reg[7]_6 ({dup_2_data_stream_1_U_n_0,dup_2_data_stream_1_U_n_1,dup_2_data_stream_1_U_n_2,dup_2_data_stream_1_U_n_3,dup_2_data_stream_1_U_n_4,dup_2_data_stream_1_U_n_5,dup_2_data_stream_1_U_n_6,dup_2_data_stream_1_U_n_7}),
        .\q0_reg[7]_7 ({dup_2_data_stream_2_U_n_8,dup_2_data_stream_2_U_n_9,dup_2_data_stream_2_U_n_10,dup_2_data_stream_2_U_n_11,dup_2_data_stream_2_U_n_12,dup_2_data_stream_2_U_n_13,dup_2_data_stream_2_U_n_14,dup_2_data_stream_2_U_n_15}),
        .\q0_reg[7]_8 ({dup_2_data_stream_2_U_n_0,dup_2_data_stream_2_U_n_1,dup_2_data_stream_2_U_n_2,dup_2_data_stream_2_U_n_3,dup_2_data_stream_2_U_n_4,dup_2_data_stream_2_U_n_5,dup_2_data_stream_2_U_n_6,dup_2_data_stream_2_U_n_7}),
        .shiftReg_ce(shiftReg_ce_10),
        .shiftReg_ce_0(shiftReg_ce_9),
        .shiftReg_ce_1(shiftReg_ce_8));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo Mat2AXIvideo_U0
       (.D({dste_data_stream_2_s_dout,dste_data_stream_1_s_dout,dste_data_stream_0_s_dout}),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dste_data_stream_0_s_empty_n(dste_data_stream_0_s_empty_n),
        .dste_data_stream_1_s_empty_n(dste_data_stream_1_s_empty_n),
        .dste_data_stream_2_s_empty_n(dste_data_stream_2_s_empty_n),
        .image_out_TDATA(image_out_TDATA),
        .image_out_TLAST(image_out_TLAST),
        .image_out_TREADY(image_out_TREADY),
        .image_out_TUSER(image_out_TUSER),
        .image_out_TVALID(image_out_TVALID),
        .\t_V_reg_169_reg[0]_0 (Mat2AXIvideo_U0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray RGB2Gray_U0
       (.E(shiftReg_ce_15),
        .RGB2Gray_U0_ap_ready(RGB2Gray_U0_ap_ready),
        .RGB2Gray_U0_ap_start(RGB2Gray_U0_ap_start),
        .RGB2Gray_U0_img_in_data_stream_1_V_read(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(RGB2Gray_U0_n_1),
        .ap_enable_reg_pp0_iter3_reg_1(RGB2Gray_U0_n_3),
        .ap_enable_reg_pp0_iter3_reg_2(RGB2Gray_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dsta_data_stream_0_s_full_n(dsta_data_stream_0_s_full_n),
        .dsta_data_stream_1_s_full_n(dsta_data_stream_1_s_full_n),
        .dsta_data_stream_2_s_full_n(dsta_data_stream_2_s_full_n),
        .img_in_data_stream_0_V_dout(src_data_stream_0_V_dout),
        .img_in_data_stream_1_V_dout(src_data_stream_1_V_dout),
        .img_in_data_stream_2_V_dout(src_data_stream_2_V_dout),
        .img_out_data_stream_1_V_din(RGB2Gray_U0_img_out_data_stream_1_V_din),
        .internal_full_n_reg(shiftReg_ce_14),
        .internal_full_n_reg_0(shiftReg_ce_13),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .start_for_Filter2D_1_U0_full_n(start_for_Filter2D_1_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .start_once_reg_reg_0(RGB2Gray_U0_n_6));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel addSobel_U0
       (.D(\SRL_SIG_reg[0]_20 ),
        .Q(\SRL_SIG_reg[1]_21 ),
        .addSobel_U0_ap_ready(addSobel_U0_ap_ready),
        .addSobel_U0_ap_start(addSobel_U0_ap_start),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_reg_240_reg[0]_0 (dstc_data_stream_1_s_U_n_1),
        .dstd_data_stream_0_s_empty_n(dstd_data_stream_0_s_empty_n),
        .dstd_data_stream_1_s_empty_n(dstd_data_stream_1_s_empty_n),
        .dste_data_stream_0_s_full_n(dste_data_stream_0_s_full_n),
        .dste_data_stream_1_s_full_n(dste_data_stream_1_s_full_n),
        .dste_data_stream_2_s_full_n(dste_data_stream_2_s_full_n),
        .\exitcond_reg_302_reg[0]_0 (addSobel_U0_n_1),
        .img_ina_data_stream_0_V_dout(dstc_data_stream_0_s_dout),
        .img_ina_data_stream_1_V_dout(dstc_data_stream_1_s_dout),
        .img_ina_data_stream_2_V_dout(dstc_data_stream_2_s_dout),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_addr_2(shiftReg_addr_30),
        .shiftReg_addr_3(shiftReg_addr_22),
        .shiftReg_addr_4(shiftReg_addr_33),
        .shiftReg_addr_5(shiftReg_addr_25),
        .shiftReg_addr_6(shiftReg_addr_36),
        .shiftReg_ce(shiftReg_ce_18),
        .shiftReg_ce_0(shiftReg_ce_17),
        .shiftReg_ce_1(shiftReg_ce_16),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_19),
        .start_once_reg_reg_0(addSobel_U0_n_7),
        .\tmp_2_reg_311_reg[7]_0 (addSobel_U0_img_out_data_stream_0_V_din),
        .\tmp_2_reg_311_reg[7]_1 (\SRL_SIG_reg[0]_29 ),
        .\tmp_2_reg_311_reg[7]_2 (\SRL_SIG_reg[1]_28 ),
        .\tmp_3_reg_316_reg[7]_0 (addSobel_U0_img_out_data_stream_1_V_din),
        .\tmp_3_reg_316_reg[7]_1 (\SRL_SIG_reg[0]_23 ),
        .\tmp_3_reg_316_reg[7]_2 (\SRL_SIG_reg[1]_24 ),
        .\tmp_3_reg_316_reg[7]_3 (\SRL_SIG_reg[0]_32 ),
        .\tmp_3_reg_316_reg[7]_4 (\SRL_SIG_reg[1]_31 ),
        .\tmp_4_reg_321_reg[7]_0 (addSobel_U0_img_out_data_stream_2_V_din),
        .\tmp_4_reg_321_reg[7]_1 (\SRL_SIG_reg[0]_26 ),
        .\tmp_4_reg_321_reg[7]_2 (\SRL_SIG_reg[1]_27 ),
        .\tmp_4_reg_321_reg[7]_3 (\SRL_SIG_reg[0]_35 ),
        .\tmp_4_reg_321_reg[7]_4 (\SRL_SIG_reg[1]_34 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A dsta_data_stream_0_s_U
       (.D(RGB2Gray_U0_img_out_data_stream_1_V_din),
        .E(shiftReg_ce_15),
        .Filter2D_1_U0_p_src_data_stream_1_V_read(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][7] ({dsta_data_stream_0_s_U_n_2,dsta_data_stream_0_s_U_n_3,dsta_data_stream_0_s_U_n_4,dsta_data_stream_0_s_U_n_5,dsta_data_stream_0_s_U_n_6,dsta_data_stream_0_s_U_n_7,dsta_data_stream_0_s_U_n_8,dsta_data_stream_0_s_U_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1),
        .dsta_data_stream_0_s_empty_n(dsta_data_stream_0_s_empty_n),
        .dsta_data_stream_0_s_full_n(dsta_data_stream_0_s_full_n),
        .\mOutPtr_reg[0]_0 (RGB2Gray_U0_n_1),
        .p_src_data_stream_0_V_dout(dsta_data_stream_0_s_dout),
        .ram_reg_0_63_0_2(Filter2D_1_U0_n_4),
        .ram_reg_0_63_7_7({Filter2D_1_U0_n_46,Filter2D_1_U0_n_47,Filter2D_1_U0_n_48,Filter2D_1_U0_n_49,Filter2D_1_U0_n_50,Filter2D_1_U0_n_51,Filter2D_1_U0_n_52,Filter2D_1_U0_n_53}),
        .ram_reg_0_63_7_7_0(q0_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 dsta_data_stream_1_s_U
       (.D(RGB2Gray_U0_img_out_data_stream_1_V_din),
        .E(shiftReg_ce_14),
        .Filter2D_1_U0_p_src_data_stream_1_V_read(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][7] ({dsta_data_stream_1_s_U_n_2,dsta_data_stream_1_s_U_n_3,dsta_data_stream_1_s_U_n_4,dsta_data_stream_1_s_U_n_5,dsta_data_stream_1_s_U_n_6,dsta_data_stream_1_s_U_n_7,dsta_data_stream_1_s_U_n_8,dsta_data_stream_1_s_U_n_9}),
        .\SRL_SIG_reg[1][7]_0 ({dsta_data_stream_1_s_U_n_10,dsta_data_stream_1_s_U_n_11,dsta_data_stream_1_s_U_n_12,dsta_data_stream_1_s_U_n_13,dsta_data_stream_1_s_U_n_14,dsta_data_stream_1_s_U_n_15,dsta_data_stream_1_s_U_n_16,dsta_data_stream_1_s_U_n_17}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dsta_data_stream_1_s_empty_n(dsta_data_stream_1_s_empty_n),
        .dsta_data_stream_1_s_full_n(dsta_data_stream_1_s_full_n),
        .\mOutPtr_reg[0]_0 (RGB2Gray_U0_n_3),
        .p_src_data_stream_1_V_dout(dsta_data_stream_1_s_dout),
        .ram_reg_0_63_0_2(Filter2D_1_U0_n_4),
        .ram_reg_0_63_7_7({Filter2D_1_U0_n_30,Filter2D_1_U0_n_31,Filter2D_1_U0_n_32,Filter2D_1_U0_n_33,Filter2D_1_U0_n_34,Filter2D_1_U0_n_35,Filter2D_1_U0_n_36,Filter2D_1_U0_n_37}),
        .ram_reg_0_63_7_7_0({Filter2D_1_U0_n_22,Filter2D_1_U0_n_23,Filter2D_1_U0_n_24,Filter2D_1_U0_n_25,Filter2D_1_U0_n_26,Filter2D_1_U0_n_27,Filter2D_1_U0_n_28,Filter2D_1_U0_n_29}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 dsta_data_stream_2_s_U
       (.D(RGB2Gray_U0_img_out_data_stream_1_V_din),
        .E(shiftReg_ce_13),
        .Filter2D_1_U0_p_src_data_stream_1_V_read(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][7] ({dsta_data_stream_2_s_U_n_2,dsta_data_stream_2_s_U_n_3,dsta_data_stream_2_s_U_n_4,dsta_data_stream_2_s_U_n_5,dsta_data_stream_2_s_U_n_6,dsta_data_stream_2_s_U_n_7,dsta_data_stream_2_s_U_n_8,dsta_data_stream_2_s_U_n_9}),
        .\SRL_SIG_reg[1][7]_0 ({dsta_data_stream_2_s_U_n_10,dsta_data_stream_2_s_U_n_11,dsta_data_stream_2_s_U_n_12,dsta_data_stream_2_s_U_n_13,dsta_data_stream_2_s_U_n_14,dsta_data_stream_2_s_U_n_15,dsta_data_stream_2_s_U_n_16,dsta_data_stream_2_s_U_n_17}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dsta_data_stream_2_s_empty_n(dsta_data_stream_2_s_empty_n),
        .dsta_data_stream_2_s_full_n(dsta_data_stream_2_s_full_n),
        .\mOutPtr_reg[0]_0 (RGB2Gray_U0_n_5),
        .p_src_data_stream_2_V_dout(dsta_data_stream_2_s_dout),
        .q0({Filter2D_1_U0_n_6,Filter2D_1_U0_n_7,Filter2D_1_U0_n_8,Filter2D_1_U0_n_9,Filter2D_1_U0_n_10,Filter2D_1_U0_n_11,Filter2D_1_U0_n_12,Filter2D_1_U0_n_13}),
        .ram_reg_0_63_0_2(Filter2D_1_U0_n_4),
        .ram_reg_0_63_7_7({Filter2D_1_U0_n_14,Filter2D_1_U0_n_15,Filter2D_1_U0_n_16,Filter2D_1_U0_n_17,Filter2D_1_U0_n_18,Filter2D_1_U0_n_19,Filter2D_1_U0_n_20,Filter2D_1_U0_n_21}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 dstb_data_stream_0_s_U
       (.D(dstb_data_stream_0_s_dout),
        .E(shiftReg_ce_5),
        .\SRL_SIG_reg[0][7] (Filter2D_1_U0_p_dst_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstb_data_stream_0_s_empty_n(dstb_data_stream_0_s_empty_n),
        .dstb_data_stream_0_s_full_n(dstb_data_stream_0_s_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .\mOutPtr_reg[0]_0 (Filter2D_1_U0_n_5),
        .\mOutPtr_reg[0]_1 (Filter2D_1_U0_n_1),
        .\mOutPtr_reg[1]_0 (Filter2D_1_U0_n_55));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 dstb_data_stream_1_s_U
       (.D(dstb_data_stream_1_s_dout),
        .E(shiftReg_ce_4),
        .\SRL_SIG_reg[0][7] (Filter2D_1_U0_p_dst_data_stream_1_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstb_data_stream_1_s_empty_n(dstb_data_stream_1_s_empty_n),
        .dstb_data_stream_1_s_full_n(dstb_data_stream_1_s_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .\mOutPtr_reg[0]_0 (Filter2D_1_U0_n_5),
        .\mOutPtr_reg[0]_1 (Filter2D_1_U0_n_1),
        .\mOutPtr_reg[1]_0 (Filter2D_1_U0_n_57));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 dstb_data_stream_2_s_U
       (.D(dstb_data_stream_2_s_dout),
        .E(shiftReg_ce_3),
        .\SRL_SIG_reg[0][7] (Filter2D_1_U0_p_dst_data_stream_2_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstb_data_stream_2_s_empty_n(dstb_data_stream_2_s_empty_n),
        .dstb_data_stream_2_s_full_n(dstb_data_stream_2_s_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .\mOutPtr_reg[0]_0 (Filter2D_1_U0_n_5),
        .\mOutPtr_reg[0]_1 (Filter2D_1_U0_n_1),
        .\mOutPtr_reg[1]_0 (Filter2D_1_U0_n_59));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 dstc_data_stream_0_s_U
       (.D(\SRL_SIG_reg[0]_20 ),
        .Q(\SRL_SIG_reg[1]_21 ),
        .\SRL_SIG_reg[0][0] (Filter2D93_U0_n_66),
        .\SRL_SIG_reg[0][0]_0 (Filter2D93_U0_n_58),
        .\SRL_SIG_reg[0][1] (Filter2D93_U0_n_59),
        .\SRL_SIG_reg[0][2] (Filter2D93_U0_n_60),
        .\SRL_SIG_reg[0][3] (Filter2D93_U0_n_61),
        .\SRL_SIG_reg[0][4] (Filter2D93_U0_n_62),
        .\SRL_SIG_reg[0][5] (Filter2D93_U0_n_63),
        .\SRL_SIG_reg[0][6] (Filter2D93_U0_n_64),
        .\SRL_SIG_reg[0][7] (Filter2D93_U0_n_65),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstc_data_stream_0_s_empty_n(dstc_data_stream_0_s_empty_n),
        .dstc_data_stream_0_s_full_n(dstc_data_stream_0_s_full_n),
        .img_ina_data_stream_0_V_dout(dstc_data_stream_0_s_dout),
        .\mOutPtr_reg[0]_0 (Filter2D93_U0_n_53),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 dstc_data_stream_1_s_U
       (.D(\SRL_SIG_reg[0]_23 ),
        .Q(\SRL_SIG_reg[1]_24 ),
        .\SRL_SIG_reg[0][0] (Filter2D93_U0_n_75),
        .\SRL_SIG_reg[0][0]_0 (Filter2D93_U0_n_67),
        .\SRL_SIG_reg[0][1] (Filter2D93_U0_n_68),
        .\SRL_SIG_reg[0][2] (Filter2D93_U0_n_69),
        .\SRL_SIG_reg[0][3] (Filter2D93_U0_n_70),
        .\SRL_SIG_reg[0][4] (Filter2D93_U0_n_71),
        .\SRL_SIG_reg[0][5] (Filter2D93_U0_n_72),
        .\SRL_SIG_reg[0][6] (Filter2D93_U0_n_73),
        .\SRL_SIG_reg[0][7] (Filter2D93_U0_n_74),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .\ap_CS_fsm[3]_i_3__2 (addSobel_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstc_data_stream_0_s_empty_n(dstc_data_stream_0_s_empty_n),
        .dstc_data_stream_1_s_full_n(dstc_data_stream_1_s_full_n),
        .dstc_data_stream_2_s_empty_n(dstc_data_stream_2_s_empty_n),
        .dstd_data_stream_2_s_empty_n(dstd_data_stream_2_s_empty_n),
        .img_ina_data_stream_1_V_dout(dstc_data_stream_1_s_dout),
        .internal_empty_n_reg_0(dstc_data_stream_1_s_U_n_1),
        .\mOutPtr_reg[0]_0 (Filter2D93_U0_n_55),
        .shiftReg_addr(shiftReg_addr_22),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 dstc_data_stream_2_s_U
       (.D(\SRL_SIG_reg[0]_26 ),
        .Q(\SRL_SIG_reg[1]_27 ),
        .\SRL_SIG_reg[0][0] (Filter2D93_U0_n_84),
        .\SRL_SIG_reg[0][0]_0 (Filter2D93_U0_n_76),
        .\SRL_SIG_reg[0][1] (Filter2D93_U0_n_77),
        .\SRL_SIG_reg[0][2] (Filter2D93_U0_n_78),
        .\SRL_SIG_reg[0][3] (Filter2D93_U0_n_79),
        .\SRL_SIG_reg[0][4] (Filter2D93_U0_n_80),
        .\SRL_SIG_reg[0][5] (Filter2D93_U0_n_81),
        .\SRL_SIG_reg[0][6] (Filter2D93_U0_n_82),
        .\SRL_SIG_reg[0][7] (Filter2D93_U0_n_83),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstc_data_stream_2_s_empty_n(dstc_data_stream_2_s_empty_n),
        .dstc_data_stream_2_s_full_n(dstc_data_stream_2_s_full_n),
        .img_ina_data_stream_2_V_dout(dstc_data_stream_2_s_dout),
        .\mOutPtr_reg[0]_0 (Filter2D93_U0_n_57),
        .shiftReg_addr(shiftReg_addr_25),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 dstd_data_stream_0_s_U
       (.D(\SRL_SIG_reg[0]_29 ),
        .Q(\SRL_SIG_reg[1]_28 ),
        .\SRL_SIG_reg[0][0] (Filter2D_U0_n_59),
        .\SRL_SIG_reg[0][0]_0 (Filter2D_U0_n_60),
        .\SRL_SIG_reg[0][1] (Filter2D_U0_n_61),
        .\SRL_SIG_reg[0][2] (Filter2D_U0_n_62),
        .\SRL_SIG_reg[0][3] (Filter2D_U0_n_63),
        .\SRL_SIG_reg[0][4] (Filter2D_U0_n_64),
        .\SRL_SIG_reg[0][5] (Filter2D_U0_n_65),
        .\SRL_SIG_reg[0][6] (Filter2D_U0_n_66),
        .\SRL_SIG_reg[0][7] (Filter2D_U0_n_67),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstd_data_stream_0_s_empty_n(dstd_data_stream_0_s_empty_n),
        .dstd_data_stream_0_s_full_n(dstd_data_stream_0_s_full_n),
        .\mOutPtr_reg[0]_0 (Filter2D_U0_n_52),
        .shiftReg_addr(shiftReg_addr_30),
        .shiftReg_ce(shiftReg_ce_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 dstd_data_stream_1_s_U
       (.D(\SRL_SIG_reg[0]_32 ),
        .Q(\SRL_SIG_reg[1]_31 ),
        .\SRL_SIG_reg[0][0] (Filter2D_U0_n_58),
        .\SRL_SIG_reg[0][0]_0 (Filter2D_U0_n_68),
        .\SRL_SIG_reg[0][1] (Filter2D_U0_n_69),
        .\SRL_SIG_reg[0][2] (Filter2D_U0_n_70),
        .\SRL_SIG_reg[0][3] (Filter2D_U0_n_71),
        .\SRL_SIG_reg[0][4] (Filter2D_U0_n_72),
        .\SRL_SIG_reg[0][5] (Filter2D_U0_n_73),
        .\SRL_SIG_reg[0][6] (Filter2D_U0_n_74),
        .\SRL_SIG_reg[0][7] (Filter2D_U0_n_75),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstd_data_stream_1_s_empty_n(dstd_data_stream_1_s_empty_n),
        .dstd_data_stream_1_s_full_n(dstd_data_stream_1_s_full_n),
        .\mOutPtr_reg[0]_0 (Filter2D_U0_n_54),
        .shiftReg_addr(shiftReg_addr_33),
        .shiftReg_ce(shiftReg_ce_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 dstd_data_stream_2_s_U
       (.D(\SRL_SIG_reg[0]_35 ),
        .Q(\SRL_SIG_reg[1]_34 ),
        .\SRL_SIG_reg[0][0] (Filter2D_U0_n_57),
        .\SRL_SIG_reg[0][0]_0 (Filter2D_U0_n_76),
        .\SRL_SIG_reg[0][1] (Filter2D_U0_n_77),
        .\SRL_SIG_reg[0][2] (Filter2D_U0_n_78),
        .\SRL_SIG_reg[0][3] (Filter2D_U0_n_79),
        .\SRL_SIG_reg[0][4] (Filter2D_U0_n_80),
        .\SRL_SIG_reg[0][5] (Filter2D_U0_n_81),
        .\SRL_SIG_reg[0][6] (Filter2D_U0_n_82),
        .\SRL_SIG_reg[0][7] (Filter2D_U0_n_83),
        .addSobel_U0_img_inb_data_stream_1_V_read(addSobel_U0_img_inb_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstd_data_stream_2_s_empty_n(dstd_data_stream_2_s_empty_n),
        .dstd_data_stream_2_s_full_n(dstd_data_stream_2_s_full_n),
        .\mOutPtr_reg[0]_0 (Filter2D_U0_n_56),
        .shiftReg_addr(shiftReg_addr_36),
        .shiftReg_ce(shiftReg_ce_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 dste_data_stream_0_s_U
       (.D(dste_data_stream_0_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (addSobel_U0_img_out_data_stream_0_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dste_data_stream_0_s_empty_n(dste_data_stream_0_s_empty_n),
        .dste_data_stream_0_s_full_n(dste_data_stream_0_s_full_n),
        .shiftReg_ce(shiftReg_ce_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 dste_data_stream_1_s_U
       (.D(dste_data_stream_1_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (addSobel_U0_img_out_data_stream_1_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dste_data_stream_1_s_empty_n(dste_data_stream_1_s_empty_n),
        .dste_data_stream_1_s_full_n(dste_data_stream_1_s_full_n),
        .shiftReg_ce(shiftReg_ce_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 dste_data_stream_2_s_U
       (.D(dste_data_stream_2_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (addSobel_U0_img_out_data_stream_2_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dste_data_stream_2_s_empty_n(dste_data_stream_2_s_empty_n),
        .dste_data_stream_2_s_full_n(dste_data_stream_2_s_full_n),
        .shiftReg_ce(shiftReg_ce_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14 dup_1_data_stream_0_U
       (.D(dstb_data_stream_0_s_dout),
        .Filter2D93_U0_p_src_data_stream_V2_read(Filter2D93_U0_p_src_data_stream_V2_read),
        .\SRL_SIG_reg[1][7] ({dup_1_data_stream_0_U_n_0,dup_1_data_stream_0_U_n_1,dup_1_data_stream_0_U_n_2,dup_1_data_stream_0_U_n_3,dup_1_data_stream_0_U_n_4,dup_1_data_stream_0_U_n_5,dup_1_data_stream_0_U_n_6,dup_1_data_stream_0_U_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1_37),
        .dup_1_data_stream_0_empty_n(dup_1_data_stream_0_empty_n),
        .dup_1_data_stream_0_full_n(dup_1_data_stream_0_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .p_src_data_stream_V_dout(dup_1_data_stream_0_dout),
        .ram_reg_0_63_0_2(Filter2D93_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D93_U0_n_44,Filter2D93_U0_n_45,Filter2D93_U0_n_46,Filter2D93_U0_n_47,Filter2D93_U0_n_48,Filter2D93_U0_n_49,Filter2D93_U0_n_50,Filter2D93_U0_n_51}),
        .ram_reg_0_63_7_7_0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15 dup_1_data_stream_1_U
       (.D(dstb_data_stream_1_s_dout),
        .Filter2D93_U0_p_src_data_stream_V2_read(Filter2D93_U0_p_src_data_stream_V2_read),
        .\SRL_SIG_reg[1][7] ({dup_1_data_stream_1_U_n_1,dup_1_data_stream_1_U_n_2,dup_1_data_stream_1_U_n_3,dup_1_data_stream_1_U_n_4,dup_1_data_stream_1_U_n_5,dup_1_data_stream_1_U_n_6,dup_1_data_stream_1_U_n_7,dup_1_data_stream_1_U_n_8}),
        .\SRL_SIG_reg[1][7]_0 ({dup_1_data_stream_1_U_n_9,dup_1_data_stream_1_U_n_10,dup_1_data_stream_1_U_n_11,dup_1_data_stream_1_U_n_12,dup_1_data_stream_1_U_n_13,dup_1_data_stream_1_U_n_14,dup_1_data_stream_1_U_n_15,dup_1_data_stream_1_U_n_16}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstb_data_stream_0_s_empty_n(dstb_data_stream_0_s_empty_n),
        .dstb_data_stream_1_s_empty_n(dstb_data_stream_1_s_empty_n),
        .dup_1_data_stream_1_empty_n(dup_1_data_stream_1_empty_n),
        .dup_2_data_stream_0_full_n(dup_2_data_stream_0_full_n),
        .dup_2_data_stream_1_full_n(dup_2_data_stream_1_full_n),
        .dup_2_data_stream_2_full_n(dup_2_data_stream_2_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .internal_full_n_reg_0(dup_1_data_stream_1_U_n_0),
        .p_src_data_stream_V1_dout(dup_1_data_stream_1_dout),
        .ram_reg_0_63_0_2(Filter2D93_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D93_U0_n_28,Filter2D93_U0_n_29,Filter2D93_U0_n_30,Filter2D93_U0_n_31,Filter2D93_U0_n_32,Filter2D93_U0_n_33,Filter2D93_U0_n_34,Filter2D93_U0_n_35}),
        .ram_reg_0_63_7_7_0({Filter2D93_U0_n_20,Filter2D93_U0_n_21,Filter2D93_U0_n_22,Filter2D93_U0_n_23,Filter2D93_U0_n_24,Filter2D93_U0_n_25,Filter2D93_U0_n_26,Filter2D93_U0_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 dup_1_data_stream_2_U
       (.D(dstb_data_stream_2_s_dout),
        .Filter2D93_U0_p_src_data_stream_V2_read(Filter2D93_U0_p_src_data_stream_V2_read),
        .\SRL_SIG_reg[1][7] ({dup_1_data_stream_2_U_n_0,dup_1_data_stream_2_U_n_1,dup_1_data_stream_2_U_n_2,dup_1_data_stream_2_U_n_3,dup_1_data_stream_2_U_n_4,dup_1_data_stream_2_U_n_5,dup_1_data_stream_2_U_n_6,dup_1_data_stream_2_U_n_7}),
        .\SRL_SIG_reg[1][7]_0 ({dup_1_data_stream_2_U_n_8,dup_1_data_stream_2_U_n_9,dup_1_data_stream_2_U_n_10,dup_1_data_stream_2_U_n_11,dup_1_data_stream_2_U_n_12,dup_1_data_stream_2_U_n_13,dup_1_data_stream_2_U_n_14,dup_1_data_stream_2_U_n_15}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dup_1_data_stream_2_empty_n(dup_1_data_stream_2_empty_n),
        .dup_1_data_stream_2_full_n(dup_1_data_stream_2_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .p_src_data_stream_V2_dout(dup_1_data_stream_2_dout),
        .q0({Filter2D93_U0_n_4,Filter2D93_U0_n_5,Filter2D93_U0_n_6,Filter2D93_U0_n_7,Filter2D93_U0_n_8,Filter2D93_U0_n_9,Filter2D93_U0_n_10,Filter2D93_U0_n_11}),
        .ram_reg_0_63_0_2(Filter2D93_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D93_U0_n_12,Filter2D93_U0_n_13,Filter2D93_U0_n_14,Filter2D93_U0_n_15,Filter2D93_U0_n_16,Filter2D93_U0_n_17,Filter2D93_U0_n_18,Filter2D93_U0_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 dup_2_data_stream_0_U
       (.Filter2D_U0_p_src_data_stream_2_V_read(Filter2D_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][7] ({dup_2_data_stream_0_U_n_0,dup_2_data_stream_0_U_n_1,dup_2_data_stream_0_U_n_2,dup_2_data_stream_0_U_n_3,dup_2_data_stream_0_U_n_4,dup_2_data_stream_0_U_n_5,dup_2_data_stream_0_U_n_6,dup_2_data_stream_0_U_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1_38),
        .dup_2_data_stream_0_empty_n(dup_2_data_stream_0_empty_n),
        .dup_2_data_stream_0_full_n(dup_2_data_stream_0_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(dstb_data_stream_0_s_dout),
        .p_src_data_stream_0_V_dout(dup_2_data_stream_0_dout),
        .ram_reg_0_63_0_2(Filter2D_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D_U0_n_43,Filter2D_U0_n_44,Filter2D_U0_n_45,Filter2D_U0_n_46,Filter2D_U0_n_47,Filter2D_U0_n_48,Filter2D_U0_n_49,Filter2D_U0_n_50}),
        .ram_reg_0_63_7_7_0(q0_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18 dup_2_data_stream_1_U
       (.Filter2D_U0_p_src_data_stream_2_V_read(Filter2D_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][7] ({dup_2_data_stream_1_U_n_0,dup_2_data_stream_1_U_n_1,dup_2_data_stream_1_U_n_2,dup_2_data_stream_1_U_n_3,dup_2_data_stream_1_U_n_4,dup_2_data_stream_1_U_n_5,dup_2_data_stream_1_U_n_6,dup_2_data_stream_1_U_n_7}),
        .\SRL_SIG_reg[1][7]_0 ({dup_2_data_stream_1_U_n_8,dup_2_data_stream_1_U_n_9,dup_2_data_stream_1_U_n_10,dup_2_data_stream_1_U_n_11,dup_2_data_stream_1_U_n_12,dup_2_data_stream_1_U_n_13,dup_2_data_stream_1_U_n_14,dup_2_data_stream_1_U_n_15}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dup_2_data_stream_1_empty_n(dup_2_data_stream_1_empty_n),
        .dup_2_data_stream_1_full_n(dup_2_data_stream_1_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(dstb_data_stream_1_s_dout),
        .p_src_data_stream_1_V_dout(dup_2_data_stream_1_dout),
        .ram_reg_0_63_0_2(Filter2D_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D_U0_n_27,Filter2D_U0_n_28,Filter2D_U0_n_29,Filter2D_U0_n_30,Filter2D_U0_n_31,Filter2D_U0_n_32,Filter2D_U0_n_33,Filter2D_U0_n_34}),
        .ram_reg_0_63_7_7_0({Filter2D_U0_n_19,Filter2D_U0_n_20,Filter2D_U0_n_21,Filter2D_U0_n_22,Filter2D_U0_n_23,Filter2D_U0_n_24,Filter2D_U0_n_25,Filter2D_U0_n_26}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19 dup_2_data_stream_2_U
       (.Filter2D_U0_p_src_data_stream_2_V_read(Filter2D_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][7] ({dup_2_data_stream_2_U_n_0,dup_2_data_stream_2_U_n_1,dup_2_data_stream_2_U_n_2,dup_2_data_stream_2_U_n_3,dup_2_data_stream_2_U_n_4,dup_2_data_stream_2_U_n_5,dup_2_data_stream_2_U_n_6,dup_2_data_stream_2_U_n_7}),
        .\SRL_SIG_reg[1][7]_0 ({dup_2_data_stream_2_U_n_8,dup_2_data_stream_2_U_n_9,dup_2_data_stream_2_U_n_10,dup_2_data_stream_2_U_n_11,dup_2_data_stream_2_U_n_12,dup_2_data_stream_2_U_n_13,dup_2_data_stream_2_U_n_14,dup_2_data_stream_2_U_n_15}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dup_2_data_stream_2_empty_n(dup_2_data_stream_2_empty_n),
        .dup_2_data_stream_2_full_n(dup_2_data_stream_2_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(dstb_data_stream_2_s_dout),
        .p_src_data_stream_2_V_dout(dup_2_data_stream_2_dout),
        .q0({Filter2D_U0_n_3,Filter2D_U0_n_4,Filter2D_U0_n_5,Filter2D_U0_n_6,Filter2D_U0_n_7,Filter2D_U0_n_8,Filter2D_U0_n_9,Filter2D_U0_n_10}),
        .ram_reg_0_63_0_2(Filter2D_U0_n_2),
        .ram_reg_0_63_7_7({Filter2D_U0_n_11,Filter2D_U0_n_12,Filter2D_U0_n_13,Filter2D_U0_n_14,Filter2D_U0_n_15,Filter2D_U0_n_16,Filter2D_U0_n_17,Filter2D_U0_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate duplicate_U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_reg_251_reg[0]_0 (dup_1_data_stream_1_U_n_0),
        .dstb_data_stream_2_s_empty_n(dstb_data_stream_2_s_empty_n),
        .dup_1_data_stream_0_full_n(dup_1_data_stream_0_full_n),
        .dup_1_data_stream_2_full_n(dup_1_data_stream_2_full_n),
        .duplicate_U0_ap_ready(duplicate_U0_ap_ready),
        .duplicate_U0_ap_start(duplicate_U0_ap_start),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .start_for_Filter2D93_U0_full_n(start_for_Filter2D93_U0_full_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 src_data_stream_0_V_U
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .RGB2Gray_U0_img_in_data_stream_1_V_read(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .img_in_data_stream_0_V_dout(src_data_stream_0_V_dout),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 src_data_stream_1_V_U
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .RGB2Gray_U0_img_in_data_stream_1_V_read(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .img_in_data_stream_1_V_dout(src_data_stream_1_V_dout),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 src_data_stream_2_V_U
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .RGB2Gray_U0_img_in_data_stream_1_V_read(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .img_in_data_stream_2_V_dout(src_data_stream_2_V_dout),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa start_for_Filter2Ffa_U
       (.Filter2D_1_U0_ap_ready(Filter2D_1_U0_ap_ready),
        .Filter2D_1_U0_ap_start(Filter2D_1_U0_ap_start),
        .RGB2Gray_U0_ap_start(RGB2Gray_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Filter2Ffa_U_n_2),
        .\mOutPtr_reg[1]_0 (RGB2Gray_U0_n_6),
        .start_for_Filter2D_1_U0_full_n(start_for_Filter2D_1_U0_full_n),
        .start_for_duplicate_U0_full_n(start_for_duplicate_U0_full_n),
        .start_once_reg(start_once_reg_7),
        .start_once_reg_0(start_once_reg_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu start_for_Filter2Hfu_U
       (.Filter2D93_U0_ap_ready(Filter2D93_U0_ap_ready),
        .Filter2D93_U0_ap_start(Filter2D93_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Filter2Hfu_U_n_2),
        .\mOutPtr_reg[0]_0 (start_for_duplicaGfk_U_n_2),
        .\mOutPtr_reg[1]_0 (start_for_duplicaGfk_U_n_4),
        .start_for_Filter2D93_U0_full_n(start_for_Filter2D93_U0_full_n),
        .start_for_addSobel_U0_full_n(start_for_addSobel_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_0(start_once_reg_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE start_for_Filter2IfE_U
       (.Filter2D_U0_ap_ready(Filter2D_U0_ap_ready),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (start_for_duplicaGfk_U_n_2),
        .\mOutPtr_reg[1]_0 (start_for_duplicaGfk_U_n_3),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY start_for_Mat2AXIKfY_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .addSobel_U0_ap_start(addSobel_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (Mat2AXIvideo_U0_n_0),
        .\mOutPtr_reg[1]_0 (addSobel_U0_n_7),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0 start_for_RGB2GraEe0_U
       (.RGB2Gray_U0_ap_ready(RGB2Gray_U0_ap_ready),
        .RGB2Gray_U0_ap_start(RGB2Gray_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_RGB2Gray_U0_full_n(start_for_RGB2Gray_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO start_for_addSobeJfO_U
       (.Filter2D93_U0_ap_start(Filter2D93_U0_ap_start),
        .addSobel_U0_ap_ready(addSobel_U0_ap_ready),
        .addSobel_U0_ap_start(addSobel_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_addSobel_U0_full_n(start_for_addSobel_U0_full_n),
        .start_once_reg(start_once_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk start_for_duplicaGfk_U
       (.Filter2D_1_U0_ap_start(Filter2D_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_U0_ap_ready(duplicate_U0_ap_ready),
        .duplicate_U0_ap_start(duplicate_U0_ap_start),
        .internal_empty_n_reg_0(start_for_duplicaGfk_U_n_2),
        .internal_empty_n_reg_1(start_for_duplicaGfk_U_n_3),
        .internal_empty_n_reg_2(start_for_duplicaGfk_U_n_4),
        .start_for_Filter2D93_U0_full_n(start_for_Filter2D93_U0_full_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_for_duplicate_U0_full_n(start_for_duplicate_U0_full_n),
        .start_once_reg(start_once_reg_39),
        .start_once_reg_0(start_once_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb
   (P,
    r_V_1_reg_3000,
    ap_clk,
    img_in_data_stream_0_V_dout,
    PCOUT);
  output [14:0]P;
  input r_V_1_reg_3000;
  input ap_clk;
  input [7:0]img_in_data_stream_0_V_dout;
  input [47:0]PCOUT;

  wire [14:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]img_in_data_stream_0_V_dout;
  wire r_V_1_reg_3000;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0 ced_mac_muladd_8nbkb_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .img_in_data_stream_0_V_dout(img_in_data_stream_0_V_dout),
        .r_V_1_reg_3000(r_V_1_reg_3000));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0
   (P,
    r_V_1_reg_3000,
    ap_clk,
    img_in_data_stream_0_V_dout,
    PCOUT);
  output [14:0]P;
  input r_V_1_reg_3000;
  input ap_clk;
  input [7:0]img_in_data_stream_0_V_dout;
  input [47:0]PCOUT;

  wire [14:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]img_in_data_stream_0_V_dout;
  wire r_V_1_reg_3000;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_in_data_stream_0_V_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(r_V_1_reg_3000),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud
   (img_out_data_stream_1_V_din,
    r_V_1_reg_3000,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    img_in_data_stream_1_V_dout,
    P,
    exitcond_reg_281_pp0_iter1_reg,
    Q,
    p,
    p_0,
    src_data_stream_2_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_1_V_empty_n,
    r_V_1_reg_300_reg_i_10,
    dsta_data_stream_1_s_full_n,
    r_V_1_reg_300_reg_i_10_0,
    dsta_data_stream_0_s_full_n,
    dsta_data_stream_2_s_full_n);
  output [7:0]img_out_data_stream_1_V_din;
  output r_V_1_reg_3000;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]img_in_data_stream_1_V_dout;
  input [14:0]P;
  input exitcond_reg_281_pp0_iter1_reg;
  input [0:0]Q;
  input p;
  input p_0;
  input src_data_stream_2_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_1_V_empty_n;
  input r_V_1_reg_300_reg_i_10;
  input dsta_data_stream_1_s_full_n;
  input r_V_1_reg_300_reg_i_10_0;
  input dsta_data_stream_0_s_full_n;
  input dsta_data_stream_2_s_full_n;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire dsta_data_stream_0_s_full_n;
  wire dsta_data_stream_1_s_full_n;
  wire dsta_data_stream_2_s_full_n;
  wire exitcond_reg_281_pp0_iter1_reg;
  wire [7:0]img_in_data_stream_1_V_dout;
  wire [7:0]img_out_data_stream_1_V_din;
  wire p;
  wire p_0;
  wire r_V_1_reg_3000;
  wire r_V_1_reg_300_reg_i_10;
  wire r_V_1_reg_300_reg_i_10_0;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1 ced_mac_muladd_8ncud_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .dsta_data_stream_0_s_full_n(dsta_data_stream_0_s_full_n),
        .dsta_data_stream_1_s_full_n(dsta_data_stream_1_s_full_n),
        .dsta_data_stream_2_s_full_n(dsta_data_stream_2_s_full_n),
        .exitcond_reg_281_pp0_iter1_reg(exitcond_reg_281_pp0_iter1_reg),
        .img_in_data_stream_1_V_dout(img_in_data_stream_1_V_dout),
        .img_out_data_stream_1_V_din(img_out_data_stream_1_V_din),
        .p_0(p),
        .p_1(p_0),
        .r_V_1_reg_3000(r_V_1_reg_3000),
        .r_V_1_reg_300_reg_i_10_0(r_V_1_reg_300_reg_i_10),
        .r_V_1_reg_300_reg_i_10_1(r_V_1_reg_300_reg_i_10_0),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1
   (img_out_data_stream_1_V_din,
    r_V_1_reg_3000,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    img_in_data_stream_1_V_dout,
    P,
    exitcond_reg_281_pp0_iter1_reg,
    Q,
    p_0,
    p_1,
    src_data_stream_2_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_1_V_empty_n,
    r_V_1_reg_300_reg_i_10_0,
    dsta_data_stream_1_s_full_n,
    r_V_1_reg_300_reg_i_10_1,
    dsta_data_stream_0_s_full_n,
    dsta_data_stream_2_s_full_n);
  output [7:0]img_out_data_stream_1_V_din;
  output r_V_1_reg_3000;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]img_in_data_stream_1_V_dout;
  input [14:0]P;
  input exitcond_reg_281_pp0_iter1_reg;
  input [0:0]Q;
  input p_0;
  input p_1;
  input src_data_stream_2_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_1_V_empty_n;
  input r_V_1_reg_300_reg_i_10_0;
  input dsta_data_stream_1_s_full_n;
  input r_V_1_reg_300_reg_i_10_1;
  input dsta_data_stream_0_s_full_n;
  input dsta_data_stream_2_s_full_n;

  wire [14:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire dsta_data_stream_0_s_full_n;
  wire dsta_data_stream_1_s_full_n;
  wire dsta_data_stream_2_s_full_n;
  wire exitcond_reg_281_pp0_iter1_reg;
  wire gray_reg_3050;
  wire [7:0]img_in_data_stream_1_V_dout;
  wire [7:0]img_out_data_stream_1_V_din;
  wire p_0;
  wire p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_98;
  wire p_n_99;
  wire r_V_1_reg_3000;
  wire r_V_1_reg_300_reg_i_10_0;
  wire r_V_1_reg_300_reg_i_10_1;
  wire r_V_1_reg_300_reg_i_11_n_0;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_in_data_stream_1_V_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(r_V_1_reg_3000),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(gray_reg_3050),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],img_out_data_stream_1_V_din,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_1
       (.I0(exitcond_reg_281_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(gray_reg_3050));
  LUT3 #(
    .INIT(8'h04)) 
    r_V_1_reg_300_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .I2(p_0),
        .O(r_V_1_reg_3000));
  LUT6 #(
    .INIT(64'hFFFFFFFF002A00AA)) 
    r_V_1_reg_300_reg_i_10
       (.I0(p_1),
        .I1(src_data_stream_2_V_empty_n),
        .I2(src_data_stream_0_V_empty_n),
        .I3(p_0),
        .I4(src_data_stream_1_V_empty_n),
        .I5(r_V_1_reg_300_reg_i_11_n_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    r_V_1_reg_300_reg_i_11
       (.I0(r_V_1_reg_300_reg_i_10_0),
        .I1(dsta_data_stream_1_s_full_n),
        .I2(r_V_1_reg_300_reg_i_10_1),
        .I3(dsta_data_stream_0_s_full_n),
        .I4(dsta_data_stream_2_s_full_n),
        .O(r_V_1_reg_300_reg_i_11_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_ced_0_0,ced,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "ced,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (image_in_TVALID,
    image_in_TREADY,
    image_in_TDATA,
    image_in_TKEEP,
    image_in_TSTRB,
    image_in_TUSER,
    image_in_TLAST,
    image_in_TID,
    image_in_TDEST,
    image_out_TVALID,
    image_out_TREADY,
    image_out_TDATA,
    image_out_TKEEP,
    image_out_TSTRB,
    image_out_TUSER,
    image_out_TLAST,
    image_out_TID,
    image_out_TDEST,
    ap_clk,
    ap_rst_n);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TVALID" *) input image_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TREADY" *) output image_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TDATA" *) input [23:0]image_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TKEEP" *) input [2:0]image_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TSTRB" *) input [2:0]image_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TUSER" *) input [0:0]image_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TLAST" *) input [0:0]image_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TID" *) input [0:0]image_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME image_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]image_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TVALID" *) output image_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TREADY" *) input image_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TDATA" *) output [23:0]image_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TKEEP" *) output [2:0]image_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TSTRB" *) output [2:0]image_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TUSER" *) output [0:0]image_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TLAST" *) output [0:0]image_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TID" *) output [0:0]image_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 image_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME image_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]image_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF image_in:image_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]image_in_TDATA;
  wire [0:0]image_in_TDEST;
  wire [0:0]image_in_TID;
  wire [2:0]image_in_TKEEP;
  wire [0:0]image_in_TLAST;
  wire image_in_TREADY;
  wire [2:0]image_in_TSTRB;
  wire [0:0]image_in_TUSER;
  wire image_in_TVALID;
  wire [23:0]image_out_TDATA;
  wire [0:0]image_out_TDEST;
  wire [0:0]image_out_TID;
  wire [2:0]image_out_TKEEP;
  wire [0:0]image_out_TLAST;
  wire image_out_TREADY;
  wire [2:0]image_out_TSTRB;
  wire [0:0]image_out_TUSER;
  wire image_out_TVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_in_TDATA(image_in_TDATA),
        .image_in_TDEST(image_in_TDEST),
        .image_in_TID(image_in_TID),
        .image_in_TKEEP(image_in_TKEEP),
        .image_in_TLAST(image_in_TLAST),
        .image_in_TREADY(image_in_TREADY),
        .image_in_TSTRB(image_in_TSTRB),
        .image_in_TUSER(image_in_TUSER),
        .image_in_TVALID(image_in_TVALID),
        .image_out_TDATA(image_out_TDATA),
        .image_out_TDEST(image_out_TDEST),
        .image_out_TID(image_out_TID),
        .image_out_TKEEP(image_out_TKEEP),
        .image_out_TLAST(image_out_TLAST),
        .image_out_TREADY(image_out_TREADY),
        .image_out_TSTRB(image_out_TSTRB),
        .image_out_TUSER(image_out_TUSER),
        .image_out_TVALID(image_out_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate
   (start_once_reg,
    duplicate_U0_ap_ready,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    duplicate_U0_ap_start,
    start_for_Filter2D_U0_full_n,
    start_for_Filter2D93_U0_full_n,
    \col_reg_251_reg[0]_0 ,
    dup_1_data_stream_0_full_n,
    dstb_data_stream_2_s_empty_n,
    dup_1_data_stream_2_full_n);
  output start_once_reg;
  output duplicate_U0_ap_ready;
  output duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input duplicate_U0_ap_start;
  input start_for_Filter2D_U0_full_n;
  input start_for_Filter2D93_U0_full_n;
  input \col_reg_251_reg[0]_0 ;
  input dup_1_data_stream_0_full_n;
  input dstb_data_stream_2_s_empty_n;
  input dup_1_data_stream_2_full_n;

  wire \ap_CS_fsm[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]col_1_fu_280_p2;
  wire col_reg_251;
  wire col_reg_2510;
  wire \col_reg_251[6]_i_4_n_0 ;
  wire \col_reg_251_reg[0]_0 ;
  wire [6:0]col_reg_251_reg__0;
  wire dstb_data_stream_2_s_empty_n;
  wire dup_1_data_stream_0_full_n;
  wire dup_1_data_stream_2_full_n;
  wire duplicate_U0_ap_ready;
  wire duplicate_U0_ap_start;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire exitcond_fu_274_p2;
  wire \exitcond_reg_295[0]_i_1_n_0 ;
  wire \exitcond_reg_295_reg_n_0_[0] ;
  wire [6:0]row_1_fu_268_p2;
  wire [6:0]row_1_reg_290;
  wire \row_1_reg_290[2]_i_1_n_0 ;
  wire \row_1_reg_290[6]_i_2_n_0 ;
  wire row_reg_240;
  wire \row_reg_240_reg_n_0_[0] ;
  wire \row_reg_240_reg_n_0_[1] ;
  wire \row_reg_240_reg_n_0_[2] ;
  wire \row_reg_240_reg_n_0_[3] ;
  wire \row_reg_240_reg_n_0_[4] ;
  wire \row_reg_240_reg_n_0_[5] ;
  wire \row_reg_240_reg_n_0_[6] ;
  wire start_for_Filter2D93_U0_full_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_0;

  LUT6 #(
    .INIT(64'hBBBBBFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(duplicate_U0_ap_ready),
        .I1(duplicate_U0_ap_start),
        .I2(start_for_Filter2D_U0_full_n),
        .I3(start_for_Filter2D93_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I2(\row_reg_240_reg_n_0_[5] ),
        .I3(\row_reg_240_reg_n_0_[4] ),
        .I4(\row_reg_240_reg_n_0_[2] ),
        .O(duplicate_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEEEEEAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(duplicate_U0_ap_start),
        .I2(start_for_Filter2D_U0_full_n),
        .I3(start_for_Filter2D93_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFBFFF0F0)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(exitcond_fu_274_p2),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_0 ),
        .I2(\row_reg_240_reg_n_0_[5] ),
        .I3(\row_reg_240_reg_n_0_[4] ),
        .I4(\row_reg_240_reg_n_0_[2] ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\row_reg_240_reg_n_0_[1] ),
        .I1(\row_reg_240_reg_n_0_[0] ),
        .I2(\row_reg_240_reg_n_0_[6] ),
        .I3(\row_reg_240_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(exitcond_fu_274_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\exitcond_reg_295_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\col_reg_251_reg[0]_0 ),
        .I3(dup_1_data_stream_0_full_n),
        .I4(dstb_data_stream_2_s_empty_n),
        .I5(dup_1_data_stream_2_full_n),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(col_reg_251_reg__0[4]),
        .I1(col_reg_251_reg__0[5]),
        .I2(col_reg_251_reg__0[2]),
        .I3(\ap_CS_fsm[3]_i_5_n_0 ),
        .O(exitcond_fu_274_p2));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(col_reg_251_reg__0[1]),
        .I1(col_reg_251_reg__0[0]),
        .I2(col_reg_251_reg__0[6]),
        .I3(col_reg_251_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBFBF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(exitcond_fu_274_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h404F404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(exitcond_fu_274_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_251[0]_i_1 
       (.I0(col_reg_251_reg__0[0]),
        .O(col_1_fu_280_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_251[1]_i_1 
       (.I0(col_reg_251_reg__0[0]),
        .I1(col_reg_251_reg__0[1]),
        .O(col_1_fu_280_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_reg_251[2]_i_1 
       (.I0(col_reg_251_reg__0[2]),
        .I1(col_reg_251_reg__0[0]),
        .I2(col_reg_251_reg__0[1]),
        .O(col_1_fu_280_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_reg_251[3]_i_1 
       (.I0(col_reg_251_reg__0[3]),
        .I1(col_reg_251_reg__0[1]),
        .I2(col_reg_251_reg__0[0]),
        .I3(col_reg_251_reg__0[2]),
        .O(col_1_fu_280_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_251[4]_i_1 
       (.I0(col_reg_251_reg__0[2]),
        .I1(col_reg_251_reg__0[0]),
        .I2(col_reg_251_reg__0[1]),
        .I3(col_reg_251_reg__0[3]),
        .I4(col_reg_251_reg__0[4]),
        .O(col_1_fu_280_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_reg_251[5]_i_1 
       (.I0(col_reg_251_reg__0[5]),
        .I1(col_reg_251_reg__0[2]),
        .I2(col_reg_251_reg__0[0]),
        .I3(col_reg_251_reg__0[1]),
        .I4(col_reg_251_reg__0[3]),
        .I5(col_reg_251_reg__0[4]),
        .O(col_1_fu_280_p2[5]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \col_reg_251[6]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_274_p2),
        .I4(ap_enable_reg_pp0_iter00),
        .O(col_reg_251));
  LUT4 #(
    .INIT(16'h0040)) 
    \col_reg_251[6]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_274_p2),
        .O(col_reg_2510));
  LUT3 #(
    .INIT(8'h6A)) 
    \col_reg_251[6]_i_3 
       (.I0(col_reg_251_reg__0[6]),
        .I1(\col_reg_251[6]_i_4_n_0 ),
        .I2(col_reg_251_reg__0[5]),
        .O(col_1_fu_280_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \col_reg_251[6]_i_4 
       (.I0(col_reg_251_reg__0[4]),
        .I1(col_reg_251_reg__0[3]),
        .I2(col_reg_251_reg__0[1]),
        .I3(col_reg_251_reg__0[0]),
        .I4(col_reg_251_reg__0[2]),
        .O(\col_reg_251[6]_i_4_n_0 ));
  FDRE \col_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[0]),
        .Q(col_reg_251_reg__0[0]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[1]),
        .Q(col_reg_251_reg__0[1]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[2]),
        .Q(col_reg_251_reg__0[2]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[3]),
        .Q(col_reg_251_reg__0[3]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[4]),
        .Q(col_reg_251_reg__0[4]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[5]),
        .Q(col_reg_251_reg__0[5]),
        .R(col_reg_251));
  FDRE \col_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_2510),
        .D(col_1_fu_280_p2[6]),
        .Q(col_reg_251_reg__0[6]),
        .R(col_reg_251));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_295[0]_i_1 
       (.I0(exitcond_fu_274_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(\exitcond_reg_295_reg_n_0_[0] ),
        .O(\exitcond_reg_295[0]_i_1_n_0 ));
  FDRE \exitcond_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_295[0]_i_1_n_0 ),
        .Q(\exitcond_reg_295_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\exitcond_reg_295_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(duplicate_U0_img_outb_data_stream_2_V_write));
  LUT1 #(
    .INIT(2'h1)) 
    \row_1_reg_290[0]_i_1 
       (.I0(\row_reg_240_reg_n_0_[0] ),
        .O(row_1_fu_268_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_1_reg_290[1]_i_1 
       (.I0(\row_reg_240_reg_n_0_[0] ),
        .I1(\row_reg_240_reg_n_0_[1] ),
        .O(row_1_fu_268_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_1_reg_290[2]_i_1 
       (.I0(\row_reg_240_reg_n_0_[2] ),
        .I1(\row_reg_240_reg_n_0_[1] ),
        .I2(\row_reg_240_reg_n_0_[0] ),
        .O(\row_1_reg_290[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_1_reg_290[3]_i_1 
       (.I0(\row_reg_240_reg_n_0_[3] ),
        .I1(\row_reg_240_reg_n_0_[1] ),
        .I2(\row_reg_240_reg_n_0_[0] ),
        .I3(\row_reg_240_reg_n_0_[2] ),
        .O(row_1_fu_268_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_1_reg_290[4]_i_1 
       (.I0(\row_reg_240_reg_n_0_[2] ),
        .I1(\row_reg_240_reg_n_0_[0] ),
        .I2(\row_reg_240_reg_n_0_[1] ),
        .I3(\row_reg_240_reg_n_0_[3] ),
        .I4(\row_reg_240_reg_n_0_[4] ),
        .O(row_1_fu_268_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_1_reg_290[5]_i_1 
       (.I0(\row_reg_240_reg_n_0_[5] ),
        .I1(\row_reg_240_reg_n_0_[2] ),
        .I2(\row_reg_240_reg_n_0_[0] ),
        .I3(\row_reg_240_reg_n_0_[1] ),
        .I4(\row_reg_240_reg_n_0_[3] ),
        .I5(\row_reg_240_reg_n_0_[4] ),
        .O(row_1_fu_268_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \row_1_reg_290[6]_i_1 
       (.I0(\row_reg_240_reg_n_0_[6] ),
        .I1(\row_1_reg_290[6]_i_2_n_0 ),
        .I2(\row_reg_240_reg_n_0_[5] ),
        .O(row_1_fu_268_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \row_1_reg_290[6]_i_2 
       (.I0(\row_reg_240_reg_n_0_[4] ),
        .I1(\row_reg_240_reg_n_0_[3] ),
        .I2(\row_reg_240_reg_n_0_[1] ),
        .I3(\row_reg_240_reg_n_0_[0] ),
        .I4(\row_reg_240_reg_n_0_[2] ),
        .O(\row_1_reg_290[6]_i_2_n_0 ));
  FDRE \row_1_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[0]),
        .Q(row_1_reg_290[0]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[1]),
        .Q(row_1_reg_290[1]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\row_1_reg_290[2]_i_1_n_0 ),
        .Q(row_1_reg_290[2]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[3]),
        .Q(row_1_reg_290[3]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[4]),
        .Q(row_1_reg_290[4]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[5]),
        .Q(row_1_reg_290[5]),
        .R(1'b0));
  FDRE \row_1_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_1_fu_268_p2[6]),
        .Q(row_1_reg_290[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA800000)) 
    \row_reg_240[6]_i_1 
       (.I0(duplicate_U0_ap_start),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(start_for_Filter2D93_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_CS_fsm_state5),
        .O(row_reg_240));
  FDRE \row_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[0]),
        .Q(\row_reg_240_reg_n_0_[0] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[1]),
        .Q(\row_reg_240_reg_n_0_[1] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[2]),
        .Q(\row_reg_240_reg_n_0_[2] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[3]),
        .Q(\row_reg_240_reg_n_0_[3] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[4]),
        .Q(\row_reg_240_reg_n_0_[4] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[5]),
        .Q(\row_reg_240_reg_n_0_[5] ),
        .R(row_reg_240));
  FDRE \row_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_1_reg_290[6]),
        .Q(\row_reg_240_reg_n_0_[6] ),
        .R(row_reg_240));
  LUT5 #(
    .INIT(32'h54444444)) 
    start_once_reg_i_1__2
       (.I0(duplicate_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_Filter2D93_U0_full_n),
        .I3(start_for_Filter2D_U0_full_n),
        .I4(duplicate_U0_ap_start),
        .O(start_once_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (dsta_data_stream_0_s_full_n,
    dsta_data_stream_0_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    d1,
    p_src_data_stream_0_V_dout,
    ap_clk,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ap_rst_n,
    Filter2D_1_U0_p_src_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output dsta_data_stream_0_s_full_n;
  output dsta_data_stream_0_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]d1;
  output [7:0]p_src_data_stream_0_V_dout;
  input ap_clk;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input ap_rst_n;
  input Filter2D_1_U0_p_src_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_1_U0_p_src_data_stream_1_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d1;
  wire dsta_data_stream_0_s_empty_n;
  wire dsta_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .d1(d1),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_2(ram_reg_0_63_7_7_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dsta_data_stream_0_s_empty_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(dsta_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(dsta_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(dsta_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(dsta_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__2 
       (.I0(dsta_data_stream_0_s_empty_n),
        .I1(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I3(dsta_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0
   (dsta_data_stream_1_s_full_n,
    dsta_data_stream_1_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    p_src_data_stream_1_V_dout,
    ap_clk,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ap_rst_n,
    Filter2D_1_U0_p_src_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output dsta_data_stream_1_s_full_n;
  output dsta_data_stream_1_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]p_src_data_stream_1_V_dout;
  input ap_clk;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input ap_rst_n;
  input Filter2D_1_U0_p_src_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_1_U0_p_src_data_stream_1_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dsta_data_stream_1_s_empty_n;
  wire dsta_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_2(ram_reg_0_63_7_7_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dsta_data_stream_1_s_empty_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(dsta_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(dsta_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(dsta_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(dsta_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__3 
       (.I0(dsta_data_stream_1_s_empty_n),
        .I1(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I3(dsta_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (dsta_data_stream_2_s_full_n,
    dsta_data_stream_2_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    p_src_data_stream_2_V_dout,
    ap_clk,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    q0,
    ap_rst_n,
    Filter2D_1_U0_p_src_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output dsta_data_stream_2_s_full_n;
  output dsta_data_stream_2_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]p_src_data_stream_2_V_dout;
  input ap_clk;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]q0;
  input ap_rst_n;
  input Filter2D_1_U0_p_src_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Filter2D_1_U0_p_src_data_stream_1_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dsta_data_stream_2_s_empty_n;
  wire dsta_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dsta_data_stream_2_s_empty_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(dsta_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(dsta_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I4(dsta_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(dsta_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__4 
       (.I0(dsta_data_stream_2_s_empty_n),
        .I1(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Filter2D_1_U0_p_src_data_stream_1_V_read),
        .I3(dsta_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10
   (dstd_data_stream_2_s_full_n,
    dstd_data_stream_2_s_empty_n,
    shiftReg_addr,
    D,
    Q,
    ap_clk,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstd_data_stream_2_s_full_n;
  output dstd_data_stream_2_s_empty_n;
  output shiftReg_addr;
  output [7:0]D;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstd_data_stream_2_s_empty_n;
  wire dstd_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstd_data_stream_2_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(dstd_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n),
        .I1(dstd_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstd_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(dstd_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__19 
       (.I0(dstd_data_stream_2_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstd_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_321[7]_i_10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
   (dste_data_stream_0_s_full_n,
    dste_data_stream_0_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output dste_data_stream_0_s_full_n;
  output dste_data_stream_0_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dste_data_stream_0_s_empty_n;
  wire dste_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(dste_data_stream_0_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(dste_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n),
        .I1(dste_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dste_data_stream_0_s_empty_n),
        .O(internal_full_n_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(dste_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__20 
       (.I0(dste_data_stream_0_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dste_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12
   (dste_data_stream_1_s_full_n,
    dste_data_stream_1_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output dste_data_stream_1_s_full_n;
  output dste_data_stream_1_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dste_data_stream_1_s_empty_n;
  wire dste_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__21_n_0;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[8] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(dste_data_stream_1_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(dste_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n),
        .I1(dste_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dste_data_stream_1_s_empty_n),
        .O(internal_full_n_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__21
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(dste_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__21 
       (.I0(dste_data_stream_1_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dste_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13
   (dste_data_stream_2_s_full_n,
    dste_data_stream_2_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output dste_data_stream_2_s_full_n;
  output dste_data_stream_2_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dste_data_stream_2_s_empty_n;
  wire dste_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__22_n_0;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[16] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(dste_data_stream_2_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(dste_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n),
        .I1(dste_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dste_data_stream_2_s_empty_n),
        .O(internal_full_n_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__22
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(dste_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__22 
       (.I0(dste_data_stream_2_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dste_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14
   (\SRL_SIG_reg[1][7] ,
    d1,
    dup_1_data_stream_0_empty_n,
    dup_1_data_stream_0_full_n,
    p_src_data_stream_V_dout,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    Filter2D93_U0_p_src_data_stream_V2_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]d1;
  output dup_1_data_stream_0_empty_n;
  output dup_1_data_stream_0_full_n;
  output [7:0]p_src_data_stream_V_dout;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input Filter2D93_U0_p_src_data_stream_V2_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire [7:0]D;
  wire Filter2D93_U0_p_src_data_stream_V2_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d1;
  wire dup_1_data_stream_0_empty_n;
  wire dup_1_data_stream_0_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (dup_1_data_stream_0_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .d1(d1),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .p_src_data_stream_V_dout(p_src_data_stream_V_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_0(ram_reg_0_63_7_7_0),
        .ram_reg_64_127_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(dup_1_data_stream_0_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_1_data_stream_0_empty_n),
        .I4(Filter2D93_U0_p_src_data_stream_V2_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(dup_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D93_U0_p_src_data_stream_V2_read),
        .I3(dup_1_data_stream_0_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_1_data_stream_0_full_n),
        .O(internal_full_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(dup_1_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(dup_1_data_stream_0_empty_n),
        .I1(Filter2D93_U0_p_src_data_stream_V2_read),
        .I2(dup_1_data_stream_0_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_1_data_stream_0_full_n),
        .I3(Filter2D93_U0_p_src_data_stream_V2_read),
        .I4(dup_1_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15
   (internal_full_n_reg_0,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    dup_1_data_stream_1_empty_n,
    p_src_data_stream_V1_dout,
    dup_2_data_stream_1_full_n,
    dstb_data_stream_0_s_empty_n,
    dup_2_data_stream_2_full_n,
    dup_2_data_stream_0_full_n,
    dstb_data_stream_1_s_empty_n,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    Filter2D93_U0_p_src_data_stream_V2_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output internal_full_n_reg_0;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output dup_1_data_stream_1_empty_n;
  output [7:0]p_src_data_stream_V1_dout;
  input dup_2_data_stream_1_full_n;
  input dstb_data_stream_0_s_empty_n;
  input dup_2_data_stream_2_full_n;
  input dup_2_data_stream_0_full_n;
  input dstb_data_stream_1_s_empty_n;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input Filter2D93_U0_p_src_data_stream_V2_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire [7:0]D;
  wire Filter2D93_U0_p_src_data_stream_V2_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstb_data_stream_0_s_empty_n;
  wire dstb_data_stream_1_s_empty_n;
  wire dup_1_data_stream_1_empty_n;
  wire dup_1_data_stream_1_full_n;
  wire dup_2_data_stream_0_full_n;
  wire dup_2_data_stream_1_full_n;
  wire dup_2_data_stream_2_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_V1_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .dup_1_data_stream_1_full_n(dup_1_data_stream_1_full_n),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .p_src_data_stream_V1_dout(p_src_data_stream_V1_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_0(ram_reg_0_63_7_7_0),
        .ram_reg_64_127_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(dup_1_data_stream_1_full_n),
        .I1(dup_2_data_stream_1_full_n),
        .I2(dstb_data_stream_0_s_empty_n),
        .I3(dup_2_data_stream_2_full_n),
        .I4(dup_2_data_stream_0_full_n),
        .I5(dstb_data_stream_1_s_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(dup_1_data_stream_1_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_1_data_stream_1_empty_n),
        .I4(Filter2D93_U0_p_src_data_stream_V2_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(dup_1_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D93_U0_p_src_data_stream_V2_read),
        .I3(dup_1_data_stream_1_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_1_data_stream_1_full_n),
        .O(internal_full_n_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(dup_1_data_stream_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(dup_1_data_stream_1_empty_n),
        .I1(Filter2D93_U0_p_src_data_stream_V2_read),
        .I2(dup_1_data_stream_1_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_1_data_stream_1_full_n),
        .I3(Filter2D93_U0_p_src_data_stream_V2_read),
        .I4(dup_1_data_stream_1_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16
   (\SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    dup_1_data_stream_2_empty_n,
    dup_1_data_stream_2_full_n,
    p_src_data_stream_V2_dout,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    q0,
    Filter2D93_U0_p_src_data_stream_V2_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output dup_1_data_stream_2_empty_n;
  output dup_1_data_stream_2_full_n;
  output [7:0]p_src_data_stream_V2_dout;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]q0;
  input Filter2D93_U0_p_src_data_stream_V2_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire [7:0]D;
  wire Filter2D93_U0_p_src_data_stream_V2_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dup_1_data_stream_2_empty_n;
  wire dup_1_data_stream_2_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_V2_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (dup_1_data_stream_2_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .p_src_data_stream_V2_dout(p_src_data_stream_V2_dout),
        .q0(q0),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(ram_reg_0_63_7_7),
        .ram_reg_64_127_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_64_127_7_7_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(dup_1_data_stream_2_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_1_data_stream_2_empty_n),
        .I4(Filter2D93_U0_p_src_data_stream_V2_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(dup_1_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D93_U0_p_src_data_stream_V2_read),
        .I3(dup_1_data_stream_2_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_1_data_stream_2_full_n),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(dup_1_data_stream_2_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(dup_1_data_stream_2_empty_n),
        .I1(Filter2D93_U0_p_src_data_stream_V2_read),
        .I2(dup_1_data_stream_2_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_1_data_stream_2_full_n),
        .I3(Filter2D93_U0_p_src_data_stream_V2_read),
        .I4(dup_1_data_stream_2_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17
   (\SRL_SIG_reg[1][7] ,
    d1,
    dup_2_data_stream_0_empty_n,
    dup_2_data_stream_0_full_n,
    p_src_data_stream_0_V_dout,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    Filter2D_U0_p_src_data_stream_2_V_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]d1;
  output dup_2_data_stream_0_empty_n;
  output dup_2_data_stream_0_full_n;
  output [7:0]p_src_data_stream_0_V_dout;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input Filter2D_U0_p_src_data_stream_2_V_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Filter2D_U0_p_src_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d1;
  wire dup_2_data_stream_0_empty_n;
  wire dup_2_data_stream_0_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (dup_2_data_stream_0_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .d1(d1),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(if_din),
        .p_src_data_stream_0_V_dout(p_src_data_stream_0_V_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_2(ram_reg_0_63_7_7_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(dup_2_data_stream_0_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_2_data_stream_0_empty_n),
        .I4(Filter2D_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(dup_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D_U0_p_src_data_stream_2_V_read),
        .I3(dup_2_data_stream_0_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_2_data_stream_0_full_n),
        .O(internal_full_n_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(dup_2_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(dup_2_data_stream_0_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_2_V_read),
        .I2(dup_2_data_stream_0_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_2_data_stream_0_full_n),
        .I3(Filter2D_U0_p_src_data_stream_2_V_read),
        .I4(dup_2_data_stream_0_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18
   (\SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    dup_2_data_stream_1_empty_n,
    dup_2_data_stream_1_full_n,
    p_src_data_stream_1_V_dout,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    Filter2D_U0_p_src_data_stream_2_V_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output dup_2_data_stream_1_empty_n;
  output dup_2_data_stream_1_full_n;
  output [7:0]p_src_data_stream_1_V_dout;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input Filter2D_U0_p_src_data_stream_2_V_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Filter2D_U0_p_src_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dup_2_data_stream_1_empty_n;
  wire dup_2_data_stream_1_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (dup_2_data_stream_1_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(if_din),
        .p_src_data_stream_1_V_dout(p_src_data_stream_1_V_dout),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7),
        .ram_reg_0_63_7_7_2(ram_reg_0_63_7_7_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(dup_2_data_stream_1_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_2_data_stream_1_empty_n),
        .I4(Filter2D_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(dup_2_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D_U0_p_src_data_stream_2_V_read),
        .I3(dup_2_data_stream_1_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_2_data_stream_1_full_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(dup_2_data_stream_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(dup_2_data_stream_1_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_2_V_read),
        .I2(dup_2_data_stream_1_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_2_data_stream_1_full_n),
        .I3(Filter2D_U0_p_src_data_stream_2_V_read),
        .I4(dup_2_data_stream_1_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19
   (\SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    dup_2_data_stream_2_empty_n,
    dup_2_data_stream_2_full_n,
    p_src_data_stream_2_V_dout,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    q0,
    Filter2D_U0_p_src_data_stream_2_V_read,
    duplicate_U0_img_outb_data_stream_2_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output dup_2_data_stream_2_empty_n;
  output dup_2_data_stream_2_full_n;
  output [7:0]p_src_data_stream_2_V_dout;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]q0;
  input Filter2D_U0_p_src_data_stream_2_V_read;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire Filter2D_U0_p_src_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dup_2_data_stream_2_empty_n;
  wire dup_2_data_stream_2_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (dup_2_data_stream_2_full_n),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .duplicate_U0_img_outb_data_stream_2_V_write(duplicate_U0_img_outb_data_stream_2_V_write),
        .if_din(if_din),
        .p_src_data_stream_2_V_dout(p_src_data_stream_2_V_dout),
        .q0(q0),
        .ram_reg_0_63_0_2(ram_reg_0_63_0_2),
        .ram_reg_0_63_7_7(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_0_63_7_7_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_0_63_7_7_1(ram_reg_0_63_7_7));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(dup_2_data_stream_2_full_n),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dup_2_data_stream_2_empty_n),
        .I4(Filter2D_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(dup_2_data_stream_2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Filter2D_U0_p_src_data_stream_2_V_read),
        .I3(dup_2_data_stream_2_empty_n),
        .I4(duplicate_U0_img_outb_data_stream_2_V_write),
        .I5(dup_2_data_stream_2_full_n),
        .O(internal_full_n_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(dup_2_data_stream_2_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__13 
       (.I0(dup_2_data_stream_2_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_2_V_read),
        .I2(dup_2_data_stream_2_full_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dup_2_data_stream_2_full_n),
        .I3(Filter2D_U0_p_src_data_stream_2_V_read),
        .I4(dup_2_data_stream_2_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (dstb_data_stream_0_s_full_n,
    dstb_data_stream_0_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    duplicate_U0_img_outb_data_stream_2_V_write,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output dstb_data_stream_0_s_full_n;
  output dstb_data_stream_0_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstb_data_stream_0_s_empty_n;
  wire dstb_data_stream_0_s_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(dstb_data_stream_0_s_empty_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(dstb_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(dstb_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(dstb_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(dstb_data_stream_0_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(dstb_data_stream_0_s_empty_n),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dstb_data_stream_0_s_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dstb_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20
   (src_data_stream_0_V_empty_n,
    src_data_stream_0_V_full_n,
    img_in_data_stream_0_V_dout,
    RGB2Gray_U0_img_in_data_stream_1_V_read,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_0_V_empty_n;
  output src_data_stream_0_V_full_n;
  output [7:0]img_in_data_stream_0_V_dout;
  input RGB2Gray_U0_img_in_data_stream_1_V_read;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire RGB2Gray_U0_img_in_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_0_V_dout;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24 U_fifo_w8_d2_A_ram
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .\SRL_SIG_reg[1][0]_0 (src_data_stream_0_V_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_in_data_stream_0_V_dout(img_in_data_stream_0_V_dout),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(src_data_stream_0_V_full_n),
        .I2(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I3(src_data_stream_0_V_empty_n),
        .I4(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(src_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I3(src_data_stream_0_V_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I5(src_data_stream_0_V_full_n),
        .O(internal_full_n_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(src_data_stream_0_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(src_data_stream_0_V_empty_n),
        .I1(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I2(src_data_stream_0_V_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(src_data_stream_0_V_full_n),
        .I3(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I4(src_data_stream_0_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21
   (src_data_stream_1_V_empty_n,
    src_data_stream_1_V_full_n,
    img_in_data_stream_1_V_dout,
    RGB2Gray_U0_img_in_data_stream_1_V_read,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_1_V_empty_n;
  output src_data_stream_1_V_full_n;
  output [7:0]img_in_data_stream_1_V_dout;
  input RGB2Gray_U0_img_in_data_stream_1_V_read;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire RGB2Gray_U0_img_in_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_1_V_dout;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23 U_fifo_w8_d2_A_ram
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .\SRL_SIG_reg[1][0]_0 (src_data_stream_1_V_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_in_data_stream_1_V_dout(img_in_data_stream_1_V_dout),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(src_data_stream_1_V_full_n),
        .I2(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I3(src_data_stream_1_V_empty_n),
        .I4(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I3(src_data_stream_1_V_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I5(src_data_stream_1_V_full_n),
        .O(internal_full_n_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_data_stream_1_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(src_data_stream_1_V_empty_n),
        .I1(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I2(src_data_stream_1_V_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(src_data_stream_1_V_full_n),
        .I3(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I4(src_data_stream_1_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22
   (src_data_stream_2_V_empty_n,
    src_data_stream_2_V_full_n,
    img_in_data_stream_2_V_dout,
    RGB2Gray_U0_img_in_data_stream_1_V_read,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_2_V_empty_n;
  output src_data_stream_2_V_full_n;
  output [7:0]img_in_data_stream_2_V_dout;
  input RGB2Gray_U0_img_in_data_stream_1_V_read;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire RGB2Gray_U0_img_in_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_2_V_dout;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.AXIvideo2Mat_U0_img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .\SRL_SIG_reg[1][0]_0 (src_data_stream_2_V_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_in_data_stream_2_V_dout(img_in_data_stream_2_V_dout),
        .r_V_1_reg_300_reg(\mOutPtr_reg_n_0_[0] ),
        .r_V_1_reg_300_reg_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(src_data_stream_2_V_full_n),
        .I2(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I3(src_data_stream_2_V_empty_n),
        .I4(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(src_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I3(src_data_stream_2_V_empty_n),
        .I4(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I5(src_data_stream_2_V_full_n),
        .O(internal_full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(src_data_stream_2_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(src_data_stream_2_V_empty_n),
        .I1(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I2(src_data_stream_2_V_full_n),
        .I3(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .I2(src_data_stream_2_V_full_n),
        .I3(RGB2Gray_U0_img_in_data_stream_1_V_read),
        .I4(src_data_stream_2_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (dstb_data_stream_1_s_full_n,
    dstb_data_stream_1_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    duplicate_U0_img_outb_data_stream_2_V_write,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output dstb_data_stream_1_s_full_n;
  output dstb_data_stream_1_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstb_data_stream_1_s_empty_n;
  wire dstb_data_stream_1_s_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(dstb_data_stream_1_s_empty_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(dstb_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(dstb_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(dstb_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(dstb_data_stream_1_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(dstb_data_stream_1_s_empty_n),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dstb_data_stream_1_s_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dstb_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (dstb_data_stream_2_s_full_n,
    dstb_data_stream_2_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    duplicate_U0_img_outb_data_stream_2_V_write,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output dstb_data_stream_2_s_full_n;
  output dstb_data_stream_2_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstb_data_stream_2_s_empty_n;
  wire dstb_data_stream_2_s_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(dstb_data_stream_2_s_empty_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(dstb_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(dstb_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(duplicate_U0_img_outb_data_stream_2_V_write),
        .I4(dstb_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(dstb_data_stream_2_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(dstb_data_stream_2_s_empty_n),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .I2(dstb_data_stream_2_s_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(duplicate_U0_img_outb_data_stream_2_V_write),
        .I3(dstb_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
   (dstc_data_stream_0_s_full_n,
    dstc_data_stream_0_s_empty_n,
    img_ina_data_stream_0_V_dout,
    Q,
    D,
    shiftReg_addr,
    ap_clk,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstc_data_stream_0_s_full_n;
  output dstc_data_stream_0_s_empty_n;
  output [6:0]img_ina_data_stream_0_V_dout;
  output [7:0]Q;
  output [7:0]D;
  output shiftReg_addr;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstc_data_stream_0_s_empty_n;
  wire dstc_data_stream_0_s_full_n;
  wire [6:0]img_ina_data_stream_0_V_dout;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .img_ina_data_stream_0_V_dout(img_ina_data_stream_0_V_dout),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_2_reg_311_reg[3] (\mOutPtr_reg_n_0_[0] ),
        .\tmp_2_reg_311_reg[3]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstc_data_stream_0_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(dstc_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(dstc_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstc_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(dstc_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__14 
       (.I0(dstc_data_stream_0_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstc_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_reg_311[7]_i_10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
   (dstc_data_stream_1_s_full_n,
    internal_empty_n_reg_0,
    img_ina_data_stream_1_V_dout,
    Q,
    D,
    shiftReg_addr,
    ap_clk,
    dstc_data_stream_2_s_empty_n,
    dstd_data_stream_2_s_empty_n,
    \ap_CS_fsm[3]_i_3__2 ,
    dstc_data_stream_0_s_empty_n,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstc_data_stream_1_s_full_n;
  output internal_empty_n_reg_0;
  output [6:0]img_ina_data_stream_1_V_dout;
  output [7:0]Q;
  output [7:0]D;
  output shiftReg_addr;
  input ap_clk;
  input dstc_data_stream_2_s_empty_n;
  input dstd_data_stream_2_s_empty_n;
  input \ap_CS_fsm[3]_i_3__2 ;
  input dstc_data_stream_0_s_empty_n;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire \ap_CS_fsm[3]_i_3__2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstc_data_stream_0_s_empty_n;
  wire dstc_data_stream_1_s_empty_n;
  wire dstc_data_stream_1_s_full_n;
  wire dstc_data_stream_2_s_empty_n;
  wire dstd_data_stream_2_s_empty_n;
  wire [6:0]img_ina_data_stream_1_V_dout;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .img_ina_data_stream_1_V_dout(img_ina_data_stream_1_V_dout),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_3_reg_316_reg[3] (\mOutPtr_reg_n_0_[0] ),
        .\tmp_3_reg_316_reg[3]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'h007F00FF)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(dstc_data_stream_1_s_empty_n),
        .I1(dstc_data_stream_2_s_empty_n),
        .I2(dstd_data_stream_2_s_empty_n),
        .I3(\ap_CS_fsm[3]_i_3__2 ),
        .I4(dstc_data_stream_0_s_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstc_data_stream_1_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(dstc_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(dstc_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstc_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(dstc_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__15 
       (.I0(dstc_data_stream_1_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstc_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_3_reg_316[7]_i_9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
   (dstc_data_stream_2_s_full_n,
    dstc_data_stream_2_s_empty_n,
    img_ina_data_stream_2_V_dout,
    Q,
    D,
    shiftReg_addr,
    ap_clk,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstc_data_stream_2_s_full_n;
  output dstc_data_stream_2_s_empty_n;
  output [6:0]img_ina_data_stream_2_V_dout;
  output [7:0]Q;
  output [7:0]D;
  output shiftReg_addr;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstc_data_stream_2_s_empty_n;
  wire dstc_data_stream_2_s_full_n;
  wire [6:0]img_ina_data_stream_2_V_dout;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .img_ina_data_stream_2_V_dout(img_ina_data_stream_2_V_dout),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_4_reg_321_reg[3] (\mOutPtr_reg_n_0_[0] ),
        .\tmp_4_reg_321_reg[3]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstc_data_stream_2_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(dstc_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(dstc_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstc_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(dstc_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__16 
       (.I0(dstc_data_stream_2_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstc_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_321[7]_i_9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
   (dstd_data_stream_0_s_full_n,
    dstd_data_stream_0_s_empty_n,
    shiftReg_addr,
    D,
    Q,
    ap_clk,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstd_data_stream_0_s_full_n;
  output dstd_data_stream_0_s_empty_n;
  output shiftReg_addr;
  output [7:0]D;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstd_data_stream_0_s_empty_n;
  wire dstd_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_0;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstd_data_stream_0_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(dstd_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(dstd_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstd_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__17
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(dstd_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__17 
       (.I0(dstd_data_stream_0_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstd_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_reg_311[7]_i_11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9
   (dstd_data_stream_1_s_full_n,
    dstd_data_stream_1_s_empty_n,
    shiftReg_addr,
    D,
    Q,
    ap_clk,
    ap_rst_n,
    addSobel_U0_img_inb_data_stream_1_V_read,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0]_0 );
  output dstd_data_stream_1_s_full_n;
  output dstd_data_stream_1_s_empty_n;
  output shiftReg_addr;
  output [7:0]D;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_img_inb_data_stream_1_V_read;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire addSobel_U0_img_inb_data_stream_1_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dstd_data_stream_1_s_empty_n;
  wire dstd_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dstd_data_stream_1_s_empty_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(dstd_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n),
        .I1(dstd_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(addSobel_U0_img_inb_data_stream_1_V_read),
        .I4(dstd_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__18
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(dstd_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__18 
       (.I0(dstd_data_stream_1_s_empty_n),
        .I1(addSobel_U0_img_inb_data_stream_1_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(addSobel_U0_img_inb_data_stream_1_V_read),
        .I3(dstd_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_3_reg_316[7]_i_10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (img_in_data_stream_2_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    r_V_1_reg_300_reg,
    r_V_1_reg_300_reg_0,
    if_din,
    ap_clk);
  output [7:0]img_in_data_stream_2_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input r_V_1_reg_300_reg;
  input r_V_1_reg_300_reg_0;
  input [7:0]if_din;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_2_V_dout;
  wire r_V_1_reg_300_reg;
  wire r_V_1_reg_300_reg_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_1_reg_300_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(r_V_1_reg_300_reg),
        .I3(r_V_1_reg_300_reg_0),
        .O(img_in_data_stream_2_V_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23
   (img_in_data_stream_1_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]img_in_data_stream_1_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_1_V_dout;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_1_V_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24
   (img_in_data_stream_0_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_data_stream_1_V_write,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]img_in_data_stream_0_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_data_stream_1_V_write;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_data_stream_1_V_write;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire [7:0]img_in_data_stream_0_V_dout;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_data_stream_1_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(img_in_data_stream_0_V_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_2_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    q0,
    \SRL_SIG_reg[1][0]_0 ,
    duplicate_U0_img_outb_data_stream_2_V_write,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_2_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]q0;
  input \SRL_SIG_reg[1][0]_0 ;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__13 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__11
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__12
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__25
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__11
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__12
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__25
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__11
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__12
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__25
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__11
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__12
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__25
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__11
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__12
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__25
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__11
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__12
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__25
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__12
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__25
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__11
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__12
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__25
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_1_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    ram_reg_0_63_7_7_2,
    \SRL_SIG_reg[1][0]_0 ,
    duplicate_U0_img_outb_data_stream_2_V_write,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_1_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]ram_reg_0_63_7_7_2;
  input \SRL_SIG_reg[1][0]_0 ;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;
  wire [7:0]ram_reg_0_63_7_7_2;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__13
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__14
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__24
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__13
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__14
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__24
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__13
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__14
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__24
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__13
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__14
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__24
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__13
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__14
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__24
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__13
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__14
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__24
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__13
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__14
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__24
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__13
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__14
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__24
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27
   (\SRL_SIG_reg[1][7]_0 ,
    d1,
    p_src_data_stream_0_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    ram_reg_0_63_7_7_2,
    \SRL_SIG_reg[1][0]_0 ,
    duplicate_U0_img_outb_data_stream_2_V_write,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]d1;
  output [7:0]p_src_data_stream_0_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]ram_reg_0_63_7_7_2;
  input \SRL_SIG_reg[1][0]_0 ;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]d1;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]if_din;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;
  wire [7:0]ram_reg_0_63_7_7_2;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__15
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__16
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[0]),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__23
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__15
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__16
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[1]),
        .O(d1[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__23
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__15
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__16
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[2]),
        .O(d1[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__23
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__15
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__16
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[3]),
        .O(d1[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__23
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__15
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__16
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[4]),
        .O(d1[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__23
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__15
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__16
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[5]),
        .O(d1[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__23
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__15
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__16
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[6]),
        .O(d1[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__23
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__15
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__16
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[7]),
        .O(d1[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__23
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_V2_dout,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    q0,
    \SRL_SIG_reg[1][0]_0 ,
    duplicate_U0_img_outb_data_stream_2_V_write,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_V2_dout;
  input ram_reg_64_127_7_7;
  input ram_reg_64_127_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]q0;
  input \SRL_SIG_reg[1][0]_0 ;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]p_src_data_stream_V2_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__22
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__6
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__22
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__5
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__6
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__22
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__5
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__22
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__22
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__22
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__22
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__6
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__22
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V2_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__6
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_V1_dout,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    dup_1_data_stream_1_full_n,
    duplicate_U0_img_outb_data_stream_2_V_write,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_V1_dout;
  input ram_reg_64_127_7_7;
  input ram_reg_64_127_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input dup_1_data_stream_1_full_n;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire dup_1_data_stream_1_full_n;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]p_src_data_stream_V1_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(dup_1_data_stream_1_full_n),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__7
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__21
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__21
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__8
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__21
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__8
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__21
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__7
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__8
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__21
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__7
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__8
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__21
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__7
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__8
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__21
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V1_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__7
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__8
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30
   (\SRL_SIG_reg[1][7]_0 ,
    d1,
    p_src_data_stream_V_dout,
    ram_reg_64_127_7_7,
    ram_reg_64_127_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    \SRL_SIG_reg[1][0]_0 ,
    duplicate_U0_img_outb_data_stream_2_V_write,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]d1;
  output [7:0]p_src_data_stream_V_dout;
  input ram_reg_64_127_7_7;
  input ram_reg_64_127_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7;
  input [7:0]ram_reg_0_63_7_7_0;
  input \SRL_SIG_reg[1][0]_0 ;
  input duplicate_U0_img_outb_data_stream_2_V_write;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]d1;
  wire duplicate_U0_img_outb_data_stream_2_V_write;
  wire [7:0]p_src_data_stream_V_dout;
  wire ram_reg_0_63_0_2;
  wire [7:0]ram_reg_0_63_7_7;
  wire [7:0]ram_reg_0_63_7_7_0;
  wire ram_reg_64_127_7_7;
  wire ram_reg_64_127_7_7_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(duplicate_U0_img_outb_data_stream_2_V_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__10
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[0]),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__20
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[1]),
        .O(d1[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__20
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__9
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__10
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[2]),
        .O(d1[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__20
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__10
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[3]),
        .O(d1[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__20
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__9
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__10
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[4]),
        .O(d1[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__20
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__9
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[5]),
        .O(d1[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__20
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__9
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__10
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[6]),
        .O(d1[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__20
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__9
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__10
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_0[7]),
        .O(d1[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__20
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .O(p_src_data_stream_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__9
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_64_127_7_7),
        .I3(ram_reg_64_127_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[16] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[8] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[0] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34
   (D,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [7:0]D;
  output [7:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35
   (D,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [7:0]D;
  output [7:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36
   (D,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [7:0]D;
  output [7:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire shiftReg_ce;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37
   (img_ina_data_stream_2_V_dout,
    Q,
    D,
    \tmp_4_reg_321_reg[3] ,
    \tmp_4_reg_321_reg[3]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [6:0]img_ina_data_stream_2_V_dout;
  output [7:0]Q;
  output [7:0]D;
  input \tmp_4_reg_321_reg[3] ;
  input \tmp_4_reg_321_reg[3]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire [6:0]img_ina_data_stream_2_V_dout;
  wire shiftReg_ce;
  wire \tmp_4_reg_321_reg[3] ;
  wire \tmp_4_reg_321_reg[3]_0 ;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[3]_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[3]_i_3 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[3]_i_4 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[3]_i_5 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[7]_i_2 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[7]_i_3 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_321[7]_i_4 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\tmp_4_reg_321_reg[3] ),
        .I3(\tmp_4_reg_321_reg[3]_0 ),
        .O(img_ina_data_stream_2_V_dout[4]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38
   (img_ina_data_stream_1_V_dout,
    Q,
    D,
    \tmp_3_reg_316_reg[3] ,
    \tmp_3_reg_316_reg[3]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [6:0]img_ina_data_stream_1_V_dout;
  output [7:0]Q;
  output [7:0]D;
  input \tmp_3_reg_316_reg[3] ;
  input \tmp_3_reg_316_reg[3]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire [6:0]img_ina_data_stream_1_V_dout;
  wire shiftReg_ce;
  wire \tmp_3_reg_316_reg[3] ;
  wire \tmp_3_reg_316_reg[3]_0 ;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[3]_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[3]_i_3 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[3]_i_4 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[3]_i_5 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[7]_i_2 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[7]_i_3 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_reg_316[7]_i_4 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\tmp_3_reg_316_reg[3] ),
        .I3(\tmp_3_reg_316_reg[3]_0 ),
        .O(img_ina_data_stream_1_V_dout[4]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39
   (img_ina_data_stream_0_V_dout,
    Q,
    D,
    \tmp_2_reg_311_reg[3] ,
    \tmp_2_reg_311_reg[3]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_1 );
  output [6:0]img_ina_data_stream_0_V_dout;
  output [7:0]Q;
  output [7:0]D;
  input \tmp_2_reg_311_reg[3] ;
  input \tmp_2_reg_311_reg[3]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire [6:0]img_ina_data_stream_0_V_dout;
  wire shiftReg_ce;
  wire \tmp_2_reg_311_reg[3] ;
  wire \tmp_2_reg_311_reg[3]_0 ;

  FDSE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(D[0]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDSE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .S(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[3]_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[3]_i_3 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[3]_i_4 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[3]_i_5 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[7]_i_3 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[7]_i_4 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_2_reg_311[7]_i_5 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\tmp_2_reg_311_reg[3] ),
        .I3(\tmp_2_reg_311_reg[3]_0 ),
        .O(img_ina_data_stream_0_V_dout[4]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_2_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    q0,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_2_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]q0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]p_src_data_stream_2_V_dout;
  wire [7:0]q0;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__19
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__19
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__19
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__19
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__19
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__19
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__19
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(q0[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__19
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_2_V_dout[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    p_src_data_stream_1_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    ram_reg_0_63_7_7_2,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]p_src_data_stream_1_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]ram_reg_0_63_7_7_2;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]p_src_data_stream_1_V_dout;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;
  wire [7:0]ram_reg_0_63_7_7_2;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__18
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__1
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__18
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__18
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__2
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__18
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__1
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__18
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__18
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__2
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__18
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__18
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_1_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45
   (\SRL_SIG_reg[1][7]_0 ,
    d1,
    p_src_data_stream_0_V_dout,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_0_2,
    ram_reg_0_63_7_7_1,
    ram_reg_0_63_7_7_2,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]d1;
  output [7:0]p_src_data_stream_0_V_dout;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_0_2;
  input [7:0]ram_reg_0_63_7_7_1;
  input [7:0]ram_reg_0_63_7_7_2;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]d1;
  wire [7:0]p_src_data_stream_0_V_dout;
  wire ram_reg_0_63_0_2;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire [7:0]ram_reg_0_63_7_7_1;
  wire [7:0]ram_reg_0_63_7_7_2;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_1__17
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[0]),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_2__17
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__3
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_2__4
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[1]),
        .O(d1[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_0_2_i_3__17
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__3
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_0_2_i_3__4
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[2]),
        .O(d1[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_1__17
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[3]),
        .O(d1[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_2__17
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__3
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_2__4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[4]),
        .O(d1[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_3_5_i_3__17
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_3_5_i_3__4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[5]),
        .O(d1[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_6_6_i_1__17
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_6_6_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[6]),
        .O(d1[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_63_7_7_i_1__17
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .O(p_src_data_stream_0_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_1[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_0_63_7_7_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_0_63_7_7),
        .I3(ram_reg_0_63_7_7_0),
        .I4(ram_reg_0_63_0_2),
        .I5(ram_reg_0_63_7_7_2[7]),
        .O(d1[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa
   (start_for_Filter2D_1_U0_full_n,
    Filter2D_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    start_for_duplicate_U0_full_n,
    start_once_reg,
    ap_rst_n,
    Filter2D_1_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    RGB2Gray_U0_ap_start,
    start_once_reg_0,
    ap_rst_n_inv);
  output start_for_Filter2D_1_U0_full_n;
  output Filter2D_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_for_duplicate_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input Filter2D_1_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input RGB2Gray_U0_ap_start;
  input start_once_reg_0;
  input ap_rst_n_inv;

  wire Filter2D_1_U0_ap_ready;
  wire Filter2D_1_U0_ap_start;
  wire RGB2Gray_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__24_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Filter2D_1_U0_full_n;
  wire start_for_duplicate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Filter2D_1_U0_ap_start),
        .I1(start_for_duplicate_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D_1_U0_ap_start),
        .I3(Filter2D_1_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(Filter2D_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n__0),
        .I1(start_for_Filter2D_1_U0_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D_1_U0_ap_ready),
        .I4(Filter2D_1_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__23
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(start_for_Filter2D_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Filter2D_1_U0_ap_start),
        .I1(Filter2D_1_U0_ap_ready),
        .I2(start_for_Filter2D_1_U0_full_n),
        .I3(RGB2Gray_U0_ap_start),
        .I4(start_once_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D_1_U0_ap_ready),
        .I3(Filter2D_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu
   (start_for_Filter2D93_U0_full_n,
    Filter2D93_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    start_for_addSobel_U0_full_n,
    start_once_reg,
    ap_rst_n,
    Filter2D93_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    start_once_reg_0,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv);
  output start_for_Filter2D93_U0_full_n;
  output Filter2D93_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_for_addSobel_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input Filter2D93_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;

  wire Filter2D93_U0_ap_ready;
  wire Filter2D93_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__27_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Filter2D93_U0_full_n;
  wire start_for_addSobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(Filter2D93_U0_ap_start),
        .I1(start_for_addSobel_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D93_U0_ap_start),
        .I3(Filter2D93_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(Filter2D93_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n__0),
        .I1(start_for_Filter2D93_U0_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D93_U0_ap_ready),
        .I4(Filter2D93_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__24
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(start_for_Filter2D93_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777778788888878)) 
    \mOutPtr[0]_i_1 
       (.I0(Filter2D93_U0_ap_start),
        .I1(Filter2D93_U0_ap_ready),
        .I2(start_for_Filter2D93_U0_full_n),
        .I3(start_once_reg_0),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D93_U0_ap_ready),
        .I3(Filter2D93_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE
   (start_for_Filter2D_U0_full_n,
    Filter2D_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Filter2D_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv);
  output start_for_Filter2D_U0_full_n;
  output Filter2D_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input Filter2D_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;

  wire Filter2D_U0_ap_ready;
  wire Filter2D_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__26_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D_U0_ap_start),
        .I3(Filter2D_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(Filter2D_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n__0),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(ap_rst_n),
        .I3(Filter2D_U0_ap_ready),
        .I4(Filter2D_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__25
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(start_for_Filter2D_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777778788888878)) 
    \mOutPtr[0]_i_1 
       (.I0(Filter2D_U0_ap_start),
        .I1(Filter2D_U0_ap_ready),
        .I2(start_for_Filter2D_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Filter2D_U0_ap_ready),
        .I3(Filter2D_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    addSobel_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input addSobel_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Mat2AXIvideo_U0_ap_start;
  wire addSobel_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__29_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFCF4F4FFFCFCF4F)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n__0),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__26
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(addSobel_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0
   (start_for_RGB2Gray_U0_full_n,
    RGB2Gray_U0_ap_start,
    ap_clk,
    ap_rst_n,
    RGB2Gray_U0_ap_ready,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_RGB2Gray_U0_full_n;
  output RGB2Gray_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input RGB2Gray_U0_ap_ready;
  input start_once_reg;
  input ap_rst_n_inv;

  wire RGB2Gray_U0_ap_ready;
  wire RGB2Gray_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire internal_full_n_i_2__27_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_RGB2Gray_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__23
       (.I0(RGB2Gray_U0_ap_start),
        .I1(internal_full_n_i_2__27_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(RGB2Gray_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__27_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_RGB2Gray_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__27
       (.I0(RGB2Gray_U0_ap_start),
        .I1(RGB2Gray_U0_ap_ready),
        .I2(start_for_RGB2Gray_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_i_2__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3
       (.I0(RGB2Gray_U0_ap_ready),
        .I1(RGB2Gray_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_RGB2Gray_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(start_for_RGB2Gray_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(RGB2Gray_U0_ap_start),
        .I1(RGB2Gray_U0_ap_ready),
        .I2(start_for_RGB2Gray_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_once_reg),
        .I2(start_for_RGB2Gray_U0_full_n),
        .I3(RGB2Gray_U0_ap_ready),
        .I4(RGB2Gray_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO
   (start_for_addSobel_U0_full_n,
    addSobel_U0_ap_start,
    ap_clk,
    ap_rst_n,
    addSobel_U0_ap_ready,
    start_once_reg,
    Filter2D93_U0_ap_start,
    ap_rst_n_inv);
  output start_for_addSobel_U0_full_n;
  output addSobel_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input addSobel_U0_ap_ready;
  input start_once_reg;
  input Filter2D93_U0_ap_start;
  input ap_rst_n_inv;

  wire Filter2D93_U0_ap_start;
  wire addSobel_U0_ap_ready;
  wire addSobel_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_full_n_i_1__28_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_3__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_addSobel_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__28
       (.I0(addSobel_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__3_n_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(addSobel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(\mOutPtr[1]_i_3__3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_addSobel_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(start_for_addSobel_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(addSobel_U0_ap_start),
        .I1(addSobel_U0_ap_ready),
        .I2(start_for_addSobel_U0_full_n),
        .I3(Filter2D93_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__3_n_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__16 
       (.I0(addSobel_U0_ap_ready),
        .I1(addSobel_U0_ap_start),
        .I2(start_once_reg),
        .I3(Filter2D93_U0_ap_start),
        .I4(start_for_addSobel_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(addSobel_U0_ap_start),
        .I1(addSobel_U0_ap_ready),
        .I2(start_for_addSobel_U0_full_n),
        .I3(Filter2D93_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk
   (start_for_duplicate_U0_full_n,
    duplicate_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    ap_clk,
    start_for_Filter2D_U0_full_n,
    start_for_Filter2D93_U0_full_n,
    start_once_reg,
    ap_rst_n,
    duplicate_U0_ap_ready,
    start_once_reg_0,
    Filter2D_1_U0_ap_start,
    ap_rst_n_inv);
  output start_for_duplicate_U0_full_n;
  output duplicate_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  input ap_clk;
  input start_for_Filter2D_U0_full_n;
  input start_for_Filter2D93_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input duplicate_U0_ap_ready;
  input start_once_reg_0;
  input Filter2D_1_U0_ap_start;
  input ap_rst_n_inv;

  wire Filter2D_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_U0_ap_ready;
  wire duplicate_U0_ap_start;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__25_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_3__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Filter2D93_U0_full_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_for_duplicate_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__25
       (.I0(duplicate_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__2_n_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(duplicate_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(\mOutPtr[1]_i_3__2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_duplicate_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(start_for_duplicate_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(duplicate_U0_ap_start),
        .I1(duplicate_U0_ap_ready),
        .I2(start_for_duplicate_U0_full_n),
        .I3(Filter2D_1_U0_ap_start),
        .I4(start_once_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h557F)) 
    \mOutPtr[0]_i_2__0 
       (.I0(duplicate_U0_ap_start),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(start_for_Filter2D93_U0_full_n),
        .I3(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__2_n_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__13 
       (.I0(duplicate_U0_ap_ready),
        .I1(duplicate_U0_ap_start),
        .I2(start_once_reg_0),
        .I3(Filter2D_1_U0_ap_start),
        .I4(start_for_duplicate_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__14 
       (.I0(duplicate_U0_ap_start),
        .I1(start_for_Filter2D93_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_Filter2D_U0_full_n),
        .O(internal_empty_n_reg_1));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__15 
       (.I0(duplicate_U0_ap_start),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_Filter2D93_U0_full_n),
        .O(internal_empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(duplicate_U0_ap_start),
        .I1(duplicate_U0_ap_ready),
        .I2(start_for_duplicate_U0_full_n),
        .I3(Filter2D_1_U0_ap_start),
        .I4(start_once_reg_0),
        .O(\mOutPtr[1]_i_3__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
