Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 10:13:55 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.227        0.000                      0                   56        0.227        0.000                      0                   56        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.227        0.000                      0                   56        0.227        0.000                      0                   56        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.771ns (42.975%)  route 5.004ns (57.025%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    13.008    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.534 r  U_storage/b_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.534    U_storage/b_reg_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.868 r  U_storage/b_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.868    U_storage/b_reg_reg[4]_i_1_n_6
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[5]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.062    15.095    U_storage/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.750ns (42.838%)  route 5.004ns (57.162%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    13.008    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.534 r  U_storage/b_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.534    U_storage/b_reg_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.847 r  U_storage/b_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.847    U_storage/b_reg_reg[4]_i_1_n_4
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[7]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.062    15.095    U_storage/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 3.676ns (42.351%)  route 5.004ns (57.649%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    13.008    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.534 r  U_storage/b_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.534    U_storage/b_reg_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.773 r  U_storage/b_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.773    U_storage/b_reg_reg[4]_i_1_n_5
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[6]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.062    15.095    U_storage/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 3.660ns (42.245%)  route 5.004ns (57.755%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    13.008    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.534 r  U_storage/b_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.534    U_storage/b_reg_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.757 r  U_storage/b_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.757    U_storage/b_reg_reg[4]_i_1_n_7
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[4]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y2          FDCE (Setup_fdce_C_D)        0.062    15.095    U_storage/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 U_storage/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 3.664ns (43.426%)  route 4.773ns (56.574%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.638     5.159    U_storage/CLK
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_storage/a_reg_reg[1]/Q
                         net (fo=15, routed)          0.854     6.432    U_storage/Q[1]
    SLICE_X58Y0          LUT6 (Prop_lut6_I1_O)        0.299     6.731 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.382    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.534 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.142    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.500 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.118    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.030    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.148 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.619    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.945 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.945    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.346 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.346    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.617 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.137    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.510 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    12.982    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    13.597 r  U_storage/b_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.597    U_storage/b_reg_reg[0]_i_1_n_4
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[3]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.062    15.082    U_storage/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.597    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 U_storage/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 3.605ns (43.027%)  route 4.773ns (56.973%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.638     5.159    U_storage/CLK
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_storage/a_reg_reg[1]/Q
                         net (fo=15, routed)          0.854     6.432    U_storage/Q[1]
    SLICE_X58Y0          LUT6 (Prop_lut6_I1_O)        0.299     6.731 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.382    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.534 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.142    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.500 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.118    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.030    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.148 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.619    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.945 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.945    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.346 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.346    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.617 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.137    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.510 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    12.982    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.538 r  U_storage/b_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.538    U_storage/b_reg_reg[0]_i_1_n_5
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[2]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.062    15.082    U_storage/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 2.911ns (35.850%)  route 5.209ns (64.149%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.677    13.213    U_storage/a_reg[12]_i_1_n_0
    SLICE_X59Y3          FDCE                                         r  U_storage/a_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.518    14.859    U_storage/CLK
    SLICE_X59Y3          FDCE                                         r  U_storage/a_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_storage/a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 U_storage/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 3.456ns (41.996%)  route 4.773ns (58.004%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.638     5.159    U_storage/CLK
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_storage/a_reg_reg[1]/Q
                         net (fo=15, routed)          0.854     6.432    U_storage/Q[1]
    SLICE_X58Y0          LUT6 (Prop_lut6_I1_O)        0.299     6.731 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.382    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.534 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.142    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.500 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.118    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.030    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.148 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.619    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.945 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.945    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.346 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.346    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.617 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.137    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.510 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.472    12.982    U_storage/a_reg[12]_i_1_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.389 r  U_storage/b_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.389    U_storage/b_reg_reg[0]_i_1_n_6
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.454    14.795    U_storage/CLK
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[1]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.062    15.082    U_storage/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.911ns (36.333%)  route 5.101ns (63.667%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.569    13.105    U_storage/a_reg[12]_i_1_n_0
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.519    14.860    U_storage/CLK
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[11]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_storage/a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.911ns (36.333%)  route 5.101ns (63.667%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.572     5.093    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.549 r  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           1.084     6.633    U_storage/w_b[0]
    SLICE_X58Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.757 r  U_storage/a_reg[4]_i_2/O
                         net (fo=4, routed)           0.651     7.408    U_storage/U_adder_13bit/U_adder_4bit_0/carry2
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.152     7.560 r  U_storage/a_reg[6]_i_2/O
                         net (fo=5, routed)           0.608     8.168    U_storage/U_adder_13bit/U_adder_4bit_1/carry0
    SLICE_X58Y2          LUT5 (Prop_lut5_I1_O)        0.358     8.526 r  U_storage/a_reg[8]_i_2/O
                         net (fo=4, routed)           0.618     9.145    U_storage/U_adder_13bit/U_adder_4bit_1/carry2
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.332     9.477 r  U_storage/a_reg[10]_i_2/O
                         net (fo=4, routed)           0.580    10.056    U_storage/U_adder_13bit/U_adder_4bit_2/carry0
    SLICE_X58Y1          LUT5 (Prop_lut5_I2_O)        0.118    10.174 r  U_storage/a_reg[12]_i_5/O
                         net (fo=4, routed)           0.471    10.646    U_storage/U_adder_13bit/U_adder_4bit_2/carry2
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.326    10.972 r  U_storage/a_reg1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.972    U_storage/a_reg1_carry_i_1_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.373 r  U_storage/a_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_storage/a_reg1_carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.644 r  U_storage/a_reg1_carry__0/CO[0]
                         net (fo=12, routed)          0.520    12.163    U_storage/a_reg1_carry__0_n_3
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.373    12.536 r  U_storage/a_reg[12]_i_1/O
                         net (fo=14, routed)          0.569    13.105    U_storage/a_reg[12]_i_1_n_0
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.519    14.860    U_storage/CLK
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[12]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y2          FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_storage/a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  1.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_storage/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.078%)  route 0.092ns (28.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    U_storage/CLK
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  U_storage/a_reg_reg[1]/Q
                         net (fo=15, routed)          0.092     1.698    U_storage/Q[1]
    SLICE_X58Y0          LUT6 (Prop_lut6_I5_O)        0.099     1.797 r  U_storage/a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_storage/w_result_sum[2]
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X58Y0          FDCE                                         r  U_storage/a_reg_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.092     1.570    U_storage/a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_storage/a_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.669%)  route 0.181ns (49.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    U_storage/CLK
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_storage/a_reg_reg[3]/Q
                         net (fo=23, routed)          0.181     1.800    U_storage/Q[3]
    SLICE_X58Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  U_storage/a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_storage/w_result_sum[4]
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X58Y1          FDCE (Hold_fdce_C_D)         0.092     1.570    U_storage/a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_storage/a_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    U_storage/CLK
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_storage/a_reg_reg[10]/Q
                         net (fo=47, routed)          0.197     1.816    U_storage/Q[10]
    SLICE_X58Y1          LUT5 (Prop_lut5_I1_O)        0.045     1.861 r  U_storage/a_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_storage/w_result_sum[10]
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X58Y1          FDCE                                         r  U_storage/a_reg_reg[10]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X58Y1          FDCE (Hold_fdce_C_D)         0.091     1.569    U_storage/a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.706%)  route 0.156ns (38.294%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.452    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDCE (Prop_fdce_C_Q)         0.141     1.593 f  U_storage/b_reg_reg[7]/Q
                         net (fo=14, routed)          0.156     1.750    U_storage/w_b[7]
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.795 r  U_storage/b_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.795    U_storage/b_reg[4]_i_2_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.861 r  U_storage/b_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    U_storage/b_reg_reg[4]_i_1_n_5
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     1.965    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[6]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y2          FDCE (Hold_fdce_C_D)         0.105     1.557    U_storage/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.129%)  route 0.179ns (41.871%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.452    U_storage/CLK
    SLICE_X57Y2          FDCE                                         r  U_storage/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDCE (Prop_fdce_C_Q)         0.141     1.593 f  U_storage/b_reg_reg[7]/Q
                         net (fo=14, routed)          0.179     1.772    U_storage/w_b[7]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  U_storage/b_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.817    U_storage/b_reg[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.880 r  U_storage/b_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    U_storage/b_reg_reg[0]_i_1_n_4
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     1.965    U_storage/CLK
    SLICE_X57Y1          FDCE                                         r  U_storage/b_reg_reg[3]/C
                         clock pessimism             -0.497     1.468    
    SLICE_X57Y1          FDCE (Hold_fdce_C_D)         0.105     1.573    U_storage/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_storage/a_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.062%)  route 0.236ns (55.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    U_storage/CLK
    SLICE_X59Y3          FDCE                                         r  U_storage/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_storage/a_reg_reg[5]/Q
                         net (fo=25, routed)          0.236     1.854    U_storage/Q[5]
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  U_storage/a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_storage/w_result_sum[6]
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[6]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X58Y2          FDCE (Hold_fdce_C_D)         0.092     1.586    U_storage/a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    U_storage/CLK
    SLICE_X59Y0          FDCE                                         r  U_storage/b_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_storage/b_reg_reg[11]/Q
                         net (fo=6, routed)           0.170     1.789    U_storage/w_b[11]
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  U_storage/b_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_storage/b_reg[8]_i_2_n_0
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  U_storage/b_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    U_storage/b_reg_reg[8]_i_1_n_4
    SLICE_X59Y0          FDCE                                         r  U_storage/b_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X59Y0          FDCE                                         r  U_storage/b_reg_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.105     1.583    U_storage/b_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/a_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.212ns (43.751%)  route 0.273ns (56.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.452    U_storage/CLK
    SLICE_X56Y2          FDCE                                         r  U_storage/b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDCE (Prop_fdce_C_Q)         0.164     1.616 r  U_storage/b_reg_reg[12]/Q
                         net (fo=4, routed)           0.273     1.889    U_storage/w_b[12]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.048     1.937 r  U_storage/a_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.937    U_storage/w_result_sum[12]
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_storage/CLK
    SLICE_X58Y2          FDCE                                         r  U_storage/a_reg_reg[12]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X58Y2          FDCE (Hold_fdce_C_D)         0.107     1.621    U_storage/a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.452    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.593 f  U_storage/b_reg_reg[0]/Q
                         net (fo=7, routed)           0.168     1.761    U_storage/w_b[0]
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.806 r  U_storage/b_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.806    U_storage/b_reg[0]_i_5_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.876 r  U_storage/b_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    U_storage/b_reg_reg[0]_i_1_n_7
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     1.965    U_storage/CLK
    SLICE_X57Y1          FDPE                                         r  U_storage/b_reg_reg[0]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y1          FDPE (Hold_fdpe_C_D)         0.105     1.557    U_storage/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_storage/b_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_storage/b_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.452    U_storage/CLK
    SLICE_X56Y2          FDCE                                         r  U_storage/b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDCE (Prop_fdce_C_Q)         0.164     1.616 r  U_storage/b_reg_reg[12]/Q
                         net (fo=4, routed)           0.175     1.791    U_storage/w_b[12]
    SLICE_X56Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.836 r  U_storage/b_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.836    U_storage/b_reg[12]_i_2_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.906 r  U_storage/b_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    U_storage/b_reg_reg[12]_i_1_n_7
    SLICE_X56Y2          FDCE                                         r  U_storage/b_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     1.965    U_storage/CLK
    SLICE_X56Y2          FDCE                                         r  U_storage/b_reg_reg[12]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X56Y2          FDCE (Hold_fdce_C_D)         0.134     1.586    U_storage/b_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y6    U_fnd_controller/U_clk_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y7    U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y9    U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y9    U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    U_fnd_controller/U_clk_div/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y8    U_fnd_controller/U_clk_div/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y0    U_storage/a_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y1    U_storage/a_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    U_storage/a_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    U_storage/a_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y0    U_storage/a_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y0    U_storage/a_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y1    U_storage/a_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y1    U_storage/a_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    U_storage/a_reg_reg[5]/C



