{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769597160426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769597160426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 28 04:46:00 2026 " "Processing started: Wed Jan 28 04:46:00 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769597160426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597160426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597160426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769597160862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769597160862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "../adder/full_adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167907 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../adder/full_adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "../adder/adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167909 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder/adder.vhd" "" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_and/bitwise_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_and/bitwise_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_and-behavioral " "Found design unit 1: bitwise_and-behavioral" {  } { { "../bitwise_and/bitwise_and.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167911 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "../bitwise_and/bitwise_and.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_and/bitwise_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_identity/bitwise_identity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_identity/bitwise_identity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_identity-behavioral " "Found design unit 1: bitwise_identity-behavioral" {  } { { "../bitwise_identity/bitwise_identity.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167913 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_identity " "Found entity 1: bitwise_identity" {  } { { "../bitwise_identity/bitwise_identity.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_identity/bitwise_identity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_or/bitwise_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_or/bitwise_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_or-behavioral " "Found design unit 1: bitwise_or-behavioral" {  } { { "../bitwise_or/bitwise_or.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167914 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "../bitwise_or/bitwise_or.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_or/bitwise_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/decrementer/decrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/decrementer/decrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decrementer-structural " "Found design unit 1: decrementer-structural" {  } { { "../decrementer/decrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167917 ""} { "Info" "ISGN_ENTITY_NAME" "1 decrementer " "Found entity 1: decrementer" {  } { { "../decrementer/decrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/decrementer/decrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/incrementer/incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/incrementer/incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-structural " "Found design unit 1: incrementer-structural" {  } { { "../incrementer/incrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167919 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "../incrementer/incrementer.vhd" "" { Text "C:/Users/franc/Documents/quartus/incrementer/incrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/subtractor/subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/subtractor/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-structural " "Found design unit 1: subtractor-structural" {  } { { "../subtractor/subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167920 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../subtractor/subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/subtractor/full_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/subtractor/full_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_subtractor-behavioral " "Found design unit 1: full_subtractor-behavioral" {  } { { "../subtractor/full_subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167923 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "../subtractor/full_subtractor.vhd" "" { Text "C:/Users/franc/Documents/quartus/subtractor/full_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/franc/documents/quartus/bitwise_not/bitwise_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/franc/documents/quartus/bitwise_not/bitwise_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_not-behavioral " "Found design unit 1: bitwise_not-behavioral" {  } { { "../bitwise_not/bitwise_not.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167925 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_not " "Found entity 1: bitwise_not" {  } { { "../bitwise_not/bitwise_not.vhd" "" { Text "C:/Users/franc/Documents/quartus/bitwise_not/bitwise_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167926 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-testbench " "Found design unit 1: alu_tb-testbench" {  } { { "alu_tb.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167927 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769597167927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597167927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_add alu.vhd(89) " "Verilog HDL or VHDL warning at alu.vhd(89): object \"c_add\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_sub alu.vhd(90) " "Verilog HDL or VHDL warning at alu.vhd(90): object \"c_sub\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_inc alu.vhd(91) " "Verilog HDL or VHDL warning at alu.vhd(91): object \"c_inc\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_dec alu.vhd(92) " "Verilog HDL or VHDL warning at alu.vhd(92): object \"c_dec\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_identity bitwise_identity:U_IDEN " "Elaborating entity \"bitwise_identity\" for hierarchy \"bitwise_identity:U_IDEN\"" {  } { { "alu.vhd" "U_IDEN" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:U_ADD " "Elaborating entity \"adder\" for hierarchy \"adder:U_ADD\"" {  } { { "alu.vhd" "U_ADD" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder:U_ADD\|full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"adder:U_ADD\|full_adder:U0\"" {  } { { "../adder/adder.vhd" "U0" { Text "C:/Users/franc/Documents/quartus/adder/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:U_SUB " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:U_SUB\"" {  } { { "alu.vhd" "U_SUB" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor subtractor:U_SUB\|full_subtractor:U0 " "Elaborating entity \"full_subtractor\" for hierarchy \"subtractor:U_SUB\|full_subtractor:U0\"" {  } { { "../subtractor/subtractor.vhd" "U0" { Text "C:/Users/franc/Documents/quartus/subtractor/subtractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:U_INC " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:U_INC\"" {  } { { "alu.vhd" "U_INC" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementer decrementer:U_DEC " "Elaborating entity \"decrementer\" for hierarchy \"decrementer:U_DEC\"" {  } { { "alu.vhd" "U_DEC" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and bitwise_and:U_AND " "Elaborating entity \"bitwise_and\" for hierarchy \"bitwise_and:U_AND\"" {  } { { "alu.vhd" "U_AND" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or bitwise_or:U_OR " "Elaborating entity \"bitwise_or\" for hierarchy \"bitwise_or:U_OR\"" {  } { { "alu.vhd" "U_OR" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_not bitwise_not:U_NOT " "Elaborating entity \"bitwise_not\" for hierarchy \"bitwise_not:U_NOT\"" {  } { { "alu.vhd" "U_NOT" { Text "C:/Users/franc/Documents/quartus/alu/alu.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597167985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769597168500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769597168798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769597168798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769597168830 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769597168830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769597168830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769597168830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769597168847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 28 04:46:08 2026 " "Processing ended: Wed Jan 28 04:46:08 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769597168847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769597168847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769597168847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769597168847 ""}
