vendor_name = ModelSim
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/buffer3State_8portas.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/buffer3State_1porta.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/ULASomaSub.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/somaConstante.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/registradorGenerico.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/processador.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/muxGenerico4x1.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/muxGenerico2x1.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/memoriaROM.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/memoriaRAM.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/flipFlop.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/edgeDetector.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/DecoderInstrucution.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/DecoderAddress.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/conversorHex7Seg.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/AND_logic.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/relogio.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/output_files/Waveform.vwf
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/Waveform.vwf
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/Waveform1.vwf
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/db/relogio.cbx.xml
design_name = relogio
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, relogio, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, relogio, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, relogio, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, relogio, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, relogio, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, relogio, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, relogio, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, relogio, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, relogio, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, relogio, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, relogio, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, relogio, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, relogio, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, relogio, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, relogio, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, relogio, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, relogio, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, relogio, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, relogio, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \ACUMULADOR[0]~output\, ACUMULADOR[0]~output, relogio, 1
instance = comp, \ACUMULADOR[1]~output\, ACUMULADOR[1]~output, relogio, 1
instance = comp, \ACUMULADOR[2]~output\, ACUMULADOR[2]~output, relogio, 1
instance = comp, \ACUMULADOR[3]~output\, ACUMULADOR[3]~output, relogio, 1
instance = comp, \ACUMULADOR[4]~output\, ACUMULADOR[4]~output, relogio, 1
instance = comp, \ACUMULADOR[5]~output\, ACUMULADOR[5]~output, relogio, 1
instance = comp, \ACUMULADOR[6]~output\, ACUMULADOR[6]~output, relogio, 1
instance = comp, \ACUMULADOR[7]~output\, ACUMULADOR[7]~output, relogio, 1
instance = comp, \INSTRUCAO[0]~output\, INSTRUCAO[0]~output, relogio, 1
instance = comp, \INSTRUCAO[1]~output\, INSTRUCAO[1]~output, relogio, 1
instance = comp, \INSTRUCAO[2]~output\, INSTRUCAO[2]~output, relogio, 1
instance = comp, \INSTRUCAO[3]~output\, INSTRUCAO[3]~output, relogio, 1
instance = comp, \INSTRUCAO[4]~output\, INSTRUCAO[4]~output, relogio, 1
instance = comp, \INSTRUCAO[5]~output\, INSTRUCAO[5]~output, relogio, 1
instance = comp, \INSTRUCAO[6]~output\, INSTRUCAO[6]~output, relogio, 1
instance = comp, \INSTRUCAO[7]~output\, INSTRUCAO[7]~output, relogio, 1
instance = comp, \INSTRUCAO[8]~output\, INSTRUCAO[8]~output, relogio, 1
instance = comp, \INSTRUCAO[9]~output\, INSTRUCAO[9]~output, relogio, 1
instance = comp, \INSTRUCAO[10]~output\, INSTRUCAO[10]~output, relogio, 1
instance = comp, \INSTRUCAO[11]~output\, INSTRUCAO[11]~output, relogio, 1
instance = comp, \INSTRUCAO[12]~output\, INSTRUCAO[12]~output, relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, relogio, 1
instance = comp, \KEY[0]~inputCLKENA0\, KEY[0]~inputCLKENA0, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~1\, Processador|incrementaPC|Add0~1, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~5\, Processador|incrementaPC|Add0~5, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~13\, Processador|incrementaPC|Add0~13, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~17\, Processador|incrementaPC|Add0~17, relogio, 1
instance = comp, \~GND\, ~GND, relogio, 1
instance = comp, \ROM_instrucao|memROM~5\, ROM_instrucao|memROM~5, relogio, 1
instance = comp, \ROM_instrucao|memROM~6\, ROM_instrucao|memROM~6, relogio, 1
instance = comp, \Processador|PC|DOUT[2]~DUPLICATE\, Processador|PC|DOUT[2]~DUPLICATE, relogio, 1
instance = comp, \ROM_instrucao|memROM~9\, ROM_instrucao|memROM~9, relogio, 1
instance = comp, \ROM_instrucao|memROM~10\, ROM_instrucao|memROM~10, relogio, 1
instance = comp, \ROM_instrucao|memROM~13\, ROM_instrucao|memROM~13, relogio, 1
instance = comp, \ROM_instrucao|memROM~14\, ROM_instrucao|memROM~14, relogio, 1
instance = comp, \ROM_instrucao|memROM~11\, ROM_instrucao|memROM~11, relogio, 1
instance = comp, \ROM_instrucao|memROM~12\, ROM_instrucao|memROM~12, relogio, 1
instance = comp, \Processador|decoder|Equal10~0\, Processador|decoder|Equal10~0, relogio, 1
instance = comp, \Processador|PC|DOUT[4]\, Processador|PC|DOUT[4], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~21\, Processador|incrementaPC|Add0~21, relogio, 1
instance = comp, \Processador|PC|DOUT[5]\, Processador|PC|DOUT[5], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~25\, Processador|incrementaPC|Add0~25, relogio, 1
instance = comp, \Processador|PC|DOUT[6]\, Processador|PC|DOUT[6], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~29\, Processador|incrementaPC|Add0~29, relogio, 1
instance = comp, \Processador|PC|DOUT[7]\, Processador|PC|DOUT[7], relogio, 1
instance = comp, \ROM_instrucao|memROM~1\, ROM_instrucao|memROM~1, relogio, 1
instance = comp, \ROM_instrucao|memROM~3\, ROM_instrucao|memROM~3, relogio, 1
instance = comp, \ROM_instrucao|memROM~4\, ROM_instrucao|memROM~4, relogio, 1
instance = comp, \Processador|PC|DOUT[1]\, Processador|PC|DOUT[1], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~9\, Processador|incrementaPC|Add0~9, relogio, 1
instance = comp, \Processador|PC|DOUT[2]\, Processador|PC|DOUT[2], relogio, 1
instance = comp, \Processador|PC|DOUT[3]\, Processador|PC|DOUT[3], relogio, 1
instance = comp, \ROM_instrucao|memROM~7\, ROM_instrucao|memROM~7, relogio, 1
instance = comp, \ROM_instrucao|memROM~8\, ROM_instrucao|memROM~8, relogio, 1
instance = comp, \Processador|PC|DOUT[8]\, Processador|PC|DOUT[8], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~33\, Processador|incrementaPC|Add0~33, relogio, 1
instance = comp, \Processador|PC|DOUT[8]~DUPLICATE\, Processador|PC|DOUT[8]~DUPLICATE, relogio, 1
instance = comp, \ROM_instrucao|memROM~0\, ROM_instrucao|memROM~0, relogio, 1
instance = comp, \ROM_instrucao|memROM~2\, ROM_instrucao|memROM~2, relogio, 1
instance = comp, \Processador|PC|DOUT[0]\, Processador|PC|DOUT[0], relogio, 1
instance = comp, \Processador|PC|DOUT[0]~DUPLICATE\, Processador|PC|DOUT[0]~DUPLICATE, relogio, 1
instance = comp, \Processador|PC|DOUT[5]~DUPLICATE\, Processador|PC|DOUT[5]~DUPLICATE, relogio, 1
instance = comp, \Processador|decoder|Equal10~1\, Processador|decoder|Equal10~1, relogio, 1
instance = comp, \ROM_instrucao|memROM~16\, ROM_instrucao|memROM~16, relogio, 1
instance = comp, \ROM_instrucao|memROM~15\, ROM_instrucao|memROM~15, relogio, 1
instance = comp, \Processador|decoder|saida~0\, Processador|decoder|saida~0, relogio, 1
instance = comp, \Processador|ULA1|Add1~34\, Processador|ULA1|Add1~34, relogio, 1
instance = comp, \Processador|ULA1|Add1~1\, Processador|ULA1|Add1~1, relogio, 1
instance = comp, \Processador|ULA1|saida[0]~0\, Processador|ULA1|saida[0]~0, relogio, 1
instance = comp, \Processador|decoder|Equal10~2\, Processador|decoder|Equal10~2, relogio, 1
instance = comp, \Processador|decoder|saida~1\, Processador|decoder|saida~1, relogio, 1
instance = comp, \Processador|REGA|DOUT[0]\, Processador|REGA|DOUT[0], relogio, 1
instance = comp, \Processador|ULA1|Add0~1\, Processador|ULA1|Add0~1, relogio, 1
instance = comp, \Processador|REGA|DOUT[0]~DUPLICATE\, Processador|REGA|DOUT[0]~DUPLICATE, relogio, 1
instance = comp, \MemoriaRAM|ram~559\, MemoriaRAM|ram~559, relogio, 1
instance = comp, \MemoriaRAM|ram~566\, MemoriaRAM|ram~566, relogio, 1
instance = comp, \MemoriaRAM|ram~63\, MemoriaRAM|ram~63, relogio, 1
instance = comp, \MemoriaRAM|ram~567\, MemoriaRAM|ram~567, relogio, 1
instance = comp, \MemoriaRAM|ram~71\, MemoriaRAM|ram~71, relogio, 1
instance = comp, \MemoriaRAM|ram~564\, MemoriaRAM|ram~564, relogio, 1
instance = comp, \MemoriaRAM|ram~31\, MemoriaRAM|ram~31, relogio, 1
instance = comp, \MemoriaRAM|ram~565\, MemoriaRAM|ram~565, relogio, 1
instance = comp, \MemoriaRAM|ram~39\, MemoriaRAM|ram~39, relogio, 1
instance = comp, \MemoriaRAM|ram~528\, MemoriaRAM|ram~528, relogio, 1
instance = comp, \MemoriaRAM|ram~562\, MemoriaRAM|ram~562, relogio, 1
instance = comp, \MemoriaRAM|ram~47\, MemoriaRAM|ram~47, relogio, 1
instance = comp, \MemoriaRAM|ram~55feeder\, MemoriaRAM|ram~55feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~563\, MemoriaRAM|ram~563, relogio, 1
instance = comp, \MemoriaRAM|ram~55\, MemoriaRAM|ram~55, relogio, 1
instance = comp, \MemoriaRAM|ram~560\, MemoriaRAM|ram~560, relogio, 1
instance = comp, \MemoriaRAM|ram~15\, MemoriaRAM|ram~15, relogio, 1
instance = comp, \MemoriaRAM|ram~561\, MemoriaRAM|ram~561, relogio, 1
instance = comp, \MemoriaRAM|ram~23\, MemoriaRAM|ram~23, relogio, 1
instance = comp, \MemoriaRAM|ram~527\, MemoriaRAM|ram~527, relogio, 1
instance = comp, \MemoriaRAM|ram~529\, MemoriaRAM|ram~529, relogio, 1
instance = comp, \Processador|ULA1|Add1~5\, Processador|ULA1|Add1~5, relogio, 1
instance = comp, \Processador|ULA1|saida[1]~1\, Processador|ULA1|saida[1]~1, relogio, 1
instance = comp, \Processador|REGA|DOUT[1]~DUPLICATE\, Processador|REGA|DOUT[1]~DUPLICATE, relogio, 1
instance = comp, \MemoriaRAM|ram~32\, MemoriaRAM|ram~32, relogio, 1
instance = comp, \MemoriaRAM|ram~16\, MemoriaRAM|ram~16, relogio, 1
instance = comp, \MemoriaRAM|ram~530\, MemoriaRAM|ram~530, relogio, 1
instance = comp, \MemoriaRAM|ram~56\, MemoriaRAM|ram~56, relogio, 1
instance = comp, \MemoriaRAM|ram~72\, MemoriaRAM|ram~72, relogio, 1
instance = comp, \MemoriaRAM|ram~533\, MemoriaRAM|ram~533, relogio, 1
instance = comp, \MemoriaRAM|ram~64\, MemoriaRAM|ram~64, relogio, 1
instance = comp, \MemoriaRAM|ram~48\, MemoriaRAM|ram~48, relogio, 1
instance = comp, \MemoriaRAM|ram~531\, MemoriaRAM|ram~531, relogio, 1
instance = comp, \MemoriaRAM|ram~40\, MemoriaRAM|ram~40, relogio, 1
instance = comp, \MemoriaRAM|ram~24\, MemoriaRAM|ram~24, relogio, 1
instance = comp, \MemoriaRAM|ram~532\, MemoriaRAM|ram~532, relogio, 1
instance = comp, \MemoriaRAM|ram~534\, MemoriaRAM|ram~534, relogio, 1
instance = comp, \Processador|ULA1|Add0~5\, Processador|ULA1|Add0~5, relogio, 1
instance = comp, \Processador|REGA|DOUT[1]\, Processador|REGA|DOUT[1], relogio, 1
instance = comp, \AndHEX2|saida~0\, AndHEX2|saida~0, relogio, 1
instance = comp, \DecoderSelEnd|Equal0~0\, DecoderSelEnd|Equal0~0, relogio, 1
instance = comp, \RegistradorHEX0|DOUT[1]\, RegistradorHEX0|DOUT[1], relogio, 1
instance = comp, \MemoriaRAM|ram~50\, MemoriaRAM|ram~50, relogio, 1
instance = comp, \MemoriaRAM|ram~66\, MemoriaRAM|ram~66, relogio, 1
instance = comp, \MemoriaRAM|ram~539\, MemoriaRAM|ram~539, relogio, 1
instance = comp, \MemoriaRAM|ram~34\, MemoriaRAM|ram~34, relogio, 1
instance = comp, \MemoriaRAM|ram~18\, MemoriaRAM|ram~18, relogio, 1
instance = comp, \MemoriaRAM|ram~538\, MemoriaRAM|ram~538, relogio, 1
instance = comp, \MemoriaRAM|ram~74\, MemoriaRAM|ram~74, relogio, 1
instance = comp, \MemoriaRAM|ram~58feeder\, MemoriaRAM|ram~58feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~58\, MemoriaRAM|ram~58, relogio, 1
instance = comp, \MemoriaRAM|ram~541\, MemoriaRAM|ram~541, relogio, 1
instance = comp, \MemoriaRAM|ram~42\, MemoriaRAM|ram~42, relogio, 1
instance = comp, \MemoriaRAM|ram~26\, MemoriaRAM|ram~26, relogio, 1
instance = comp, \MemoriaRAM|ram~540\, MemoriaRAM|ram~540, relogio, 1
instance = comp, \MemoriaRAM|ram~542\, MemoriaRAM|ram~542, relogio, 1
instance = comp, \ROM_instrucao|memROM~17\, ROM_instrucao|memROM~17, relogio, 1
instance = comp, \Processador|ULA1|Add0~9\, Processador|ULA1|Add0~9, relogio, 1
instance = comp, \Processador|REGA|DOUT[2]~DUPLICATE\, Processador|REGA|DOUT[2]~DUPLICATE, relogio, 1
instance = comp, \Processador|ULA1|Add1~9\, Processador|ULA1|Add1~9, relogio, 1
instance = comp, \Processador|ULA1|saida[2]~2\, Processador|ULA1|saida[2]~2, relogio, 1
instance = comp, \Processador|REGA|DOUT[2]\, Processador|REGA|DOUT[2], relogio, 1
instance = comp, \MemoriaRAM|ram~65feeder\, MemoriaRAM|ram~65feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~65\, MemoriaRAM|ram~65, relogio, 1
instance = comp, \MemoriaRAM|ram~41feeder\, MemoriaRAM|ram~41feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~41\, MemoriaRAM|ram~41, relogio, 1
instance = comp, \MemoriaRAM|ram~33\, MemoriaRAM|ram~33, relogio, 1
instance = comp, \MemoriaRAM|ram~73\, MemoriaRAM|ram~73, relogio, 1
instance = comp, \MemoriaRAM|ram~536\, MemoriaRAM|ram~536, relogio, 1
instance = comp, \MemoriaRAM|ram~49\, MemoriaRAM|ram~49, relogio, 1
instance = comp, \MemoriaRAM|ram~17\, MemoriaRAM|ram~17, relogio, 1
instance = comp, \MemoriaRAM|ram~57feeder\, MemoriaRAM|ram~57feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~57\, MemoriaRAM|ram~57, relogio, 1
instance = comp, \MemoriaRAM|ram~25\, MemoriaRAM|ram~25, relogio, 1
instance = comp, \MemoriaRAM|ram~535\, MemoriaRAM|ram~535, relogio, 1
instance = comp, \MemoriaRAM|ram~537\, MemoriaRAM|ram~537, relogio, 1
instance = comp, \Processador|ULA1|Add1~13\, Processador|ULA1|Add1~13, relogio, 1
instance = comp, \Processador|ULA1|saida[3]~3\, Processador|ULA1|saida[3]~3, relogio, 1
instance = comp, \Processador|REGA|DOUT[3]\, Processador|REGA|DOUT[3], relogio, 1
instance = comp, \Processador|ULA1|Add0~13\, Processador|ULA1|Add0~13, relogio, 1
instance = comp, \Processador|REGA|DOUT[3]~DUPLICATE\, Processador|REGA|DOUT[3]~DUPLICATE, relogio, 1
instance = comp, \RegistradorHEX0|DOUT[3]\, RegistradorHEX0|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX0|DOUT[0]~feeder\, RegistradorHEX0|DOUT[0]~feeder, relogio, 1
instance = comp, \RegistradorHEX0|DOUT[0]\, RegistradorHEX0|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX0|DOUT[2]\, RegistradorHEX0|DOUT[2], relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[0]~0\, decoderHEX0|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[1]~1\, decoderHEX0|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[2]~2\, decoderHEX0|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[3]~3\, decoderHEX0|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[4]~4\, decoderHEX0|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[5]~5\, decoderHEX0|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[6]~6\, decoderHEX0|rascSaida7seg[6]~6, relogio, 1
instance = comp, \DecoderSelEnd|Equal0~1\, DecoderSelEnd|Equal0~1, relogio, 1
instance = comp, \RegistradorHEX1|DOUT[3]\, RegistradorHEX1|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[2]\, RegistradorHEX1|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[0]\, RegistradorHEX1|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[1]\, RegistradorHEX1|DOUT[1], relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[0]~0\, decoderHEX1|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[1]~1\, decoderHEX1|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[2]~2\, decoderHEX1|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[3]~3\, decoderHEX1|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[4]~4\, decoderHEX1|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[5]~5\, decoderHEX1|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[6]~6\, decoderHEX1|rascSaida7seg[6]~6, relogio, 1
instance = comp, \RegistradorHEX2|DOUT[0]~feeder\, RegistradorHEX2|DOUT[0]~feeder, relogio, 1
instance = comp, \AndHEX2|saida~1\, AndHEX2|saida~1, relogio, 1
instance = comp, \RegistradorHEX2|DOUT[0]\, RegistradorHEX2|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[1]\, RegistradorHEX2|DOUT[1], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[2]\, RegistradorHEX2|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[3]\, RegistradorHEX2|DOUT[3], relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[0]~0\, decoderHEX2|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[1]~1\, decoderHEX2|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[2]~2\, decoderHEX2|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[3]~3\, decoderHEX2|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[4]~4\, decoderHEX2|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[5]~5\, decoderHEX2|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[6]~6\, decoderHEX2|rascSaida7seg[6]~6, relogio, 1
instance = comp, \DecoderSelEnd|Equal0~2\, DecoderSelEnd|Equal0~2, relogio, 1
instance = comp, \RegistradorHEX3|DOUT[2]\, RegistradorHEX3|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[0]\, RegistradorHEX3|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[1]\, RegistradorHEX3|DOUT[1], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[3]\, RegistradorHEX3|DOUT[3], relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[0]~0\, decoderHEX3|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[1]~1\, decoderHEX3|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[2]~2\, decoderHEX3|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[3]~3\, decoderHEX3|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[4]~4\, decoderHEX3|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[5]~5\, decoderHEX3|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[6]~6\, decoderHEX3|rascSaida7seg[6]~6, relogio, 1
instance = comp, \DecoderSelEnd|Equal0~3\, DecoderSelEnd|Equal0~3, relogio, 1
instance = comp, \RegistradorHEX4|DOUT[3]\, RegistradorHEX4|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[0]\, RegistradorHEX4|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[2]\, RegistradorHEX4|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[1]\, RegistradorHEX4|DOUT[1], relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[0]~0\, decoderHEX4|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[1]~1\, decoderHEX4|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[2]~2\, decoderHEX4|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[3]~3\, decoderHEX4|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[4]~4\, decoderHEX4|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[5]~5\, decoderHEX4|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[6]~6\, decoderHEX4|rascSaida7seg[6]~6, relogio, 1
instance = comp, \DecoderSelEnd|Equal0~4\, DecoderSelEnd|Equal0~4, relogio, 1
instance = comp, \RegistradorHEX5|DOUT[2]\, RegistradorHEX5|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[3]\, RegistradorHEX5|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[0]\, RegistradorHEX5|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[1]\, RegistradorHEX5|DOUT[1], relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[0]~0\, decoderHEX5|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[1]~1\, decoderHEX5|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[2]~2\, decoderHEX5|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[3]~3\, decoderHEX5|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[4]~4\, decoderHEX5|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[5]~5\, decoderHEX5|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[6]~6\, decoderHEX5|rascSaida7seg[6]~6, relogio, 1
instance = comp, \MemoriaRAM|ram~35\, MemoriaRAM|ram~35, relogio, 1
instance = comp, \MemoriaRAM|ram~43feeder\, MemoriaRAM|ram~43feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~43\, MemoriaRAM|ram~43, relogio, 1
instance = comp, \MemoriaRAM|ram~67\, MemoriaRAM|ram~67, relogio, 1
instance = comp, \MemoriaRAM|ram~75\, MemoriaRAM|ram~75, relogio, 1
instance = comp, \MemoriaRAM|ram~544\, MemoriaRAM|ram~544, relogio, 1
instance = comp, \MemoriaRAM|ram~19feeder\, MemoriaRAM|ram~19feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~19\, MemoriaRAM|ram~19, relogio, 1
instance = comp, \MemoriaRAM|ram~51\, MemoriaRAM|ram~51, relogio, 1
instance = comp, \MemoriaRAM|ram~59\, MemoriaRAM|ram~59, relogio, 1
instance = comp, \MemoriaRAM|ram~27\, MemoriaRAM|ram~27, relogio, 1
instance = comp, \MemoriaRAM|ram~543\, MemoriaRAM|ram~543, relogio, 1
instance = comp, \MemoriaRAM|ram~545\, MemoriaRAM|ram~545, relogio, 1
instance = comp, \Processador|ULA1|Add0~17\, Processador|ULA1|Add0~17, relogio, 1
instance = comp, \Processador|ULA1|Add1~17\, Processador|ULA1|Add1~17, relogio, 1
instance = comp, \Processador|ULA1|saida[4]~4\, Processador|ULA1|saida[4]~4, relogio, 1
instance = comp, \Processador|REGA|DOUT[4]\, Processador|REGA|DOUT[4], relogio, 1
instance = comp, \ROM_instrucao|memROM~18\, ROM_instrucao|memROM~18, relogio, 1
instance = comp, \Processador|ULA1|Add1~21\, Processador|ULA1|Add1~21, relogio, 1
instance = comp, \Processador|ULA1|saida[5]~5\, Processador|ULA1|saida[5]~5, relogio, 1
instance = comp, \Processador|REGA|DOUT[5]~DUPLICATE\, Processador|REGA|DOUT[5]~DUPLICATE, relogio, 1
instance = comp, \MemoriaRAM|ram~60\, MemoriaRAM|ram~60, relogio, 1
instance = comp, \MemoriaRAM|ram~76\, MemoriaRAM|ram~76, relogio, 1
instance = comp, \MemoriaRAM|ram~549\, MemoriaRAM|ram~549, relogio, 1
instance = comp, \MemoriaRAM|ram~20\, MemoriaRAM|ram~20, relogio, 1
instance = comp, \MemoriaRAM|ram~36\, MemoriaRAM|ram~36, relogio, 1
instance = comp, \MemoriaRAM|ram~546\, MemoriaRAM|ram~546, relogio, 1
instance = comp, \MemoriaRAM|ram~52\, MemoriaRAM|ram~52, relogio, 1
instance = comp, \MemoriaRAM|ram~68\, MemoriaRAM|ram~68, relogio, 1
instance = comp, \MemoriaRAM|ram~547\, MemoriaRAM|ram~547, relogio, 1
instance = comp, \MemoriaRAM|ram~44\, MemoriaRAM|ram~44, relogio, 1
instance = comp, \MemoriaRAM|ram~28\, MemoriaRAM|ram~28, relogio, 1
instance = comp, \MemoriaRAM|ram~548\, MemoriaRAM|ram~548, relogio, 1
instance = comp, \MemoriaRAM|ram~550\, MemoriaRAM|ram~550, relogio, 1
instance = comp, \Processador|ULA1|Add0~21\, Processador|ULA1|Add0~21, relogio, 1
instance = comp, \Processador|REGA|DOUT[5]\, Processador|REGA|DOUT[5], relogio, 1
instance = comp, \MemoriaRAM|ram~45\, MemoriaRAM|ram~45, relogio, 1
instance = comp, \MemoriaRAM|ram~69\, MemoriaRAM|ram~69, relogio, 1
instance = comp, \MemoriaRAM|ram~37\, MemoriaRAM|ram~37, relogio, 1
instance = comp, \MemoriaRAM|ram~77\, MemoriaRAM|ram~77, relogio, 1
instance = comp, \MemoriaRAM|ram~552\, MemoriaRAM|ram~552, relogio, 1
instance = comp, \MemoriaRAM|ram~21\, MemoriaRAM|ram~21, relogio, 1
instance = comp, \MemoriaRAM|ram~53feeder\, MemoriaRAM|ram~53feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~53\, MemoriaRAM|ram~53, relogio, 1
instance = comp, \MemoriaRAM|ram~29\, MemoriaRAM|ram~29, relogio, 1
instance = comp, \MemoriaRAM|ram~61\, MemoriaRAM|ram~61, relogio, 1
instance = comp, \MemoriaRAM|ram~551\, MemoriaRAM|ram~551, relogio, 1
instance = comp, \MemoriaRAM|ram~553\, MemoriaRAM|ram~553, relogio, 1
instance = comp, \Processador|ULA1|Add0~25\, Processador|ULA1|Add0~25, relogio, 1
instance = comp, \Processador|ULA1|Add1~25\, Processador|ULA1|Add1~25, relogio, 1
instance = comp, \Processador|ULA1|saida[6]~6\, Processador|ULA1|saida[6]~6, relogio, 1
instance = comp, \Processador|REGA|DOUT[6]\, Processador|REGA|DOUT[6], relogio, 1
instance = comp, \MemoriaRAM|ram~62\, MemoriaRAM|ram~62, relogio, 1
instance = comp, \MemoriaRAM|ram~78\, MemoriaRAM|ram~78, relogio, 1
instance = comp, \MemoriaRAM|ram~557\, MemoriaRAM|ram~557, relogio, 1
instance = comp, \MemoriaRAM|ram~54\, MemoriaRAM|ram~54, relogio, 1
instance = comp, \MemoriaRAM|ram~70\, MemoriaRAM|ram~70, relogio, 1
instance = comp, \MemoriaRAM|ram~555\, MemoriaRAM|ram~555, relogio, 1
instance = comp, \MemoriaRAM|ram~38feeder\, MemoriaRAM|ram~38feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~38\, MemoriaRAM|ram~38, relogio, 1
instance = comp, \MemoriaRAM|ram~22\, MemoriaRAM|ram~22, relogio, 1
instance = comp, \MemoriaRAM|ram~554\, MemoriaRAM|ram~554, relogio, 1
instance = comp, \MemoriaRAM|ram~30\, MemoriaRAM|ram~30, relogio, 1
instance = comp, \MemoriaRAM|ram~46feeder\, MemoriaRAM|ram~46feeder, relogio, 1
instance = comp, \MemoriaRAM|ram~46\, MemoriaRAM|ram~46, relogio, 1
instance = comp, \MemoriaRAM|ram~556\, MemoriaRAM|ram~556, relogio, 1
instance = comp, \MemoriaRAM|ram~558\, MemoriaRAM|ram~558, relogio, 1
instance = comp, \Processador|ULA1|Add0~29\, Processador|ULA1|Add0~29, relogio, 1
instance = comp, \Processador|ULA1|Add1~29\, Processador|ULA1|Add1~29, relogio, 1
instance = comp, \Processador|ULA1|saida[7]~7\, Processador|ULA1|saida[7]~7, relogio, 1
instance = comp, \Processador|REGA|DOUT[7]\, Processador|REGA|DOUT[7], relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, relogio, 1
instance = comp, \KEY0~input\, KEY0~input, relogio, 1
instance = comp, \KEY1~input\, KEY1~input, relogio, 1
instance = comp, \KEY2~input\, KEY2~input, relogio, 1
instance = comp, \KEY3~input\, KEY3~input, relogio, 1
instance = comp, \FPGA_RESET~input\, FPGA_RESET~input, relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, relogio, 1
instance = comp, \SW[4]~input\, SW[4]~input, relogio, 1
instance = comp, \SW[5]~input\, SW[5]~input, relogio, 1
instance = comp, \SW[6]~input\, SW[6]~input, relogio, 1
instance = comp, \SW[7]~input\, SW[7]~input, relogio, 1
instance = comp, \SW[8]~input\, SW[8]~input, relogio, 1
instance = comp, \SW[9]~input\, SW[9]~input, relogio, 1
