#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5aceb091d910 .scope module, "pipeline_processor_tb" "pipeline_processor_tb" 2 1266;
 .timescale -9 -12;
v0x5aceb094b160_0 .var/i "branch_count", 31 0;
v0x5aceb094b260_0 .var/i "cache_accesses", 31 0;
v0x5aceb094b340_0 .var/i "cache_hits", 31 0;
v0x5aceb094b430_0 .var/i "cache_misses", 31 0;
v0x5aceb094b510_0 .var "clk", 0 0;
v0x5aceb094b600_0 .var/i "cycle_count", 31 0;
v0x5aceb094b6e0_0 .net "done", 0 0, L_0x5aceb0965460;  1 drivers
v0x5aceb094b780_0 .var/real "hit_rate", 0 0;
v0x5aceb094b820_0 .var "prev_cache_state", 2 0;
v0x5aceb094b900_0 .var "reset", 0 0;
S_0x5aceb08e0ca0 .scope module, "DUT" "pipelined_processor" 2 1272, 2 5 0, S_0x5aceb091d910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "initial_pc";
    .port_info 3 /INPUT 1 "enable_forwarding";
    .port_info 4 /INPUT 1 "enable_hazard_detection";
    .port_info 5 /OUTPUT 1 "done";
L_0x5aceb095d6c0 .functor OR 1, L_0x5aceb095db10, L_0x5aceb095dc40, C4<0>, C4<0>;
L_0x5aceb095de10 .functor AND 1, L_0x5aceb095d990, L_0x5aceb095d6c0, C4<1>, C4<1>;
L_0x5aceb095e720 .functor AND 1, L_0x5aceb095e430, L_0x5aceb095e630, C4<1>, C4<1>;
L_0x5aceb095efd0 .functor AND 1, L_0x5aceb095ed00, L_0x5aceb095edf0, C4<1>, C4<1>;
L_0x5aceb095f0e0 .functor BUFZ 32, L_0x5aceb095c950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aceb095f150 .functor OR 1, v0x5aceb0930250_0, L_0x5aceb095e880, C4<0>, C4<0>;
L_0x5aceb095fa10 .functor OR 1, L_0x5aceb095f770, L_0x5aceb095f860, C4<0>, C4<0>;
L_0x5aceb095fdf0 .functor AND 1, v0x5aceb0934fa0_0, L_0x5aceb095ff60, C4<1>, C4<1>;
L_0x5aceb0964e10 .functor OR 1, v0x5aceb0938630_0, v0x5aceb0938360_0, C4<0>, C4<0>;
L_0x5aceb0964fa0 .functor BUFZ 1, L_0x5aceb095fdf0, C4<0>, C4<0>, C4<0>;
L_0x5aceb0965080 .functor BUFZ 32, L_0x5aceb0960220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aceb09650f0 .functor OR 1, L_0x5aceb0964fa0, L_0x5aceb095e880, C4<0>, C4<0>;
L_0x5aceb0965010 .functor OR 1, L_0x5aceb09650f0, L_0x5aceb095efd0, C4<0>, C4<0>;
L_0x5aceb0965310 .functor BUFZ 1, v0x5aceb09460f0_0, C4<0>, C4<0>, C4<0>;
L_0x5aceb0965460 .functor BUFZ 1, v0x5aceb0938220_0, C4<0>, C4<0>, C4<0>;
v0x5aceb0942f80_0 .net "ALUOp_id", 3 0, v0x5aceb08e6270_0;  1 drivers
v0x5aceb0943060_0 .net "ALUSrc_id", 0 0, v0x5aceb08e6370_0;  1 drivers
v0x5aceb0943170_0 .net "BranchNotEqual_id", 0 0, v0x5aceb09017b0_0;  1 drivers
v0x5aceb0943260_0 .net "Branch_id", 0 0, v0x5aceb09020f0_0;  1 drivers
v0x5aceb0943350_0 .net "ExtOp_id", 0 0, v0x5aceb08ff540_0;  1 drivers
v0x5aceb0943440_0 .net "ForwardA", 1 0, v0x5aceb0932030_0;  1 drivers
v0x5aceb09434e0_0 .net "ForwardB", 1 0, v0x5aceb09320d0_0;  1 drivers
v0x5aceb0943580_0 .net "MemRead_id", 0 0, v0x5aceb08fec00_0;  1 drivers
v0x5aceb0943670_0 .net "MemToReg_id", 0 0, v0x5aceb0930010_0;  1 drivers
v0x5aceb0943710_0 .net "MemWrite_id", 0 0, v0x5aceb09300d0_0;  1 drivers
v0x5aceb0943800_0 .net "RegDst_id", 0 0, v0x5aceb0930190_0;  1 drivers
v0x5aceb09438f0_0 .net "RegWrite_id", 0 0, v0x5aceb0930250_0;  1 drivers
L_0x725bf9186018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5aceb0943990_0 .net/2u *"_ivl_0", 31 0, L_0x725bf9186018;  1 drivers
L_0x725bf91864e0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5aceb0943a30_0 .net/2u *"_ivl_100", 3 0, L_0x725bf91864e0;  1 drivers
v0x5aceb0943ad0_0 .net *"_ivl_102", 0 0, L_0x5aceb095f860;  1 drivers
L_0x725bf9186528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5aceb0943b90_0 .net/2u *"_ivl_108", 31 0, L_0x725bf9186528;  1 drivers
v0x5aceb0943c70_0 .net *"_ivl_113", 0 0, L_0x5aceb095fe70;  1 drivers
v0x5aceb0943e40_0 .net *"_ivl_132", 31 0, L_0x5aceb0964830;  1 drivers
L_0x725bf9186ac8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5aceb0943f20_0 .net/2u *"_ivl_136", 4 0, L_0x725bf9186ac8;  1 drivers
v0x5aceb0944000_0 .net *"_ivl_146", 0 0, L_0x5aceb09650f0;  1 drivers
L_0x725bf91861c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb09440e0_0 .net/2u *"_ivl_22", 15 0, L_0x725bf91861c8;  1 drivers
v0x5aceb09441c0_0 .net *"_ivl_24", 31 0, L_0x5aceb095d1b0;  1 drivers
v0x5aceb09442a0_0 .net *"_ivl_27", 0 0, L_0x5aceb095d350;  1 drivers
v0x5aceb0944380_0 .net *"_ivl_28", 15 0, L_0x5aceb095d3f0;  1 drivers
v0x5aceb0944460_0 .net *"_ivl_30", 31 0, L_0x5aceb095d730;  1 drivers
L_0x725bf9186210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0944540_0 .net/2u *"_ivl_34", 5 0, L_0x725bf9186210;  1 drivers
v0x5aceb0944620_0 .net *"_ivl_36", 0 0, L_0x5aceb095d990;  1 drivers
L_0x725bf9186258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb09446e0_0 .net/2u *"_ivl_38", 5 0, L_0x725bf9186258;  1 drivers
v0x5aceb09447c0_0 .net *"_ivl_40", 0 0, L_0x5aceb095db10;  1 drivers
L_0x725bf91862a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x5aceb0944880_0 .net/2u *"_ivl_42", 5 0, L_0x725bf91862a0;  1 drivers
v0x5aceb0944960_0 .net *"_ivl_44", 0 0, L_0x5aceb095dc40;  1 drivers
v0x5aceb0944a20_0 .net *"_ivl_47", 0 0, L_0x5aceb095d6c0;  1 drivers
v0x5aceb0944ae0_0 .net *"_ivl_5", 5 0, L_0x5aceb095bbc0;  1 drivers
L_0x725bf91862e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0944bc0_0 .net/2u *"_ivl_50", 26 0, L_0x725bf91862e8;  1 drivers
v0x5aceb0944ca0_0 .net *"_ivl_53", 4 0, L_0x5aceb095df20;  1 drivers
v0x5aceb0944d80_0 .net *"_ivl_59", 5 0, L_0x5aceb095dfc0;  1 drivers
L_0x725bf9186060 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5aceb0944e60_0 .net/2u *"_ivl_6", 5 0, L_0x725bf9186060;  1 drivers
L_0x725bf9186330 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5aceb0944f40_0 .net/2u *"_ivl_60", 5 0, L_0x725bf9186330;  1 drivers
v0x5aceb0945020_0 .net *"_ivl_62", 0 0, L_0x5aceb095e430;  1 drivers
v0x5aceb09450e0_0 .net *"_ivl_65", 0 0, L_0x5aceb095e630;  1 drivers
L_0x725bf9186378 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x5aceb09451a0_0 .net/2u *"_ivl_68", 5 0, L_0x725bf9186378;  1 drivers
L_0x725bf91863c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0945280_0 .net/2u *"_ivl_72", 5 0, L_0x725bf91863c0;  1 drivers
v0x5aceb0945360_0 .net *"_ivl_75", 25 0, L_0x5aceb095ea40;  1 drivers
L_0x725bf9186408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0945440_0 .net/2u *"_ivl_78", 5 0, L_0x725bf9186408;  1 drivers
v0x5aceb0945520_0 .net *"_ivl_80", 0 0, L_0x5aceb095ed00;  1 drivers
L_0x725bf9186450 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5aceb09455e0_0 .net/2u *"_ivl_82", 5 0, L_0x725bf9186450;  1 drivers
v0x5aceb09456c0_0 .net *"_ivl_84", 0 0, L_0x5aceb095edf0;  1 drivers
L_0x725bf9186498 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5aceb0945780_0 .net/2u *"_ivl_96", 3 0, L_0x725bf9186498;  1 drivers
v0x5aceb0945860_0 .net *"_ivl_98", 0 0, L_0x5aceb095f770;  1 drivers
v0x5aceb0945920_0 .net "alu_input_A", 31 0, v0x5aceb0945ac0_0;  1 drivers
v0x5aceb0945a00_0 .net "alu_input_A_final", 31 0, L_0x5aceb095fb20;  1 drivers
v0x5aceb0945ac0_0 .var "alu_input_A_reg", 31 0;
v0x5aceb0945b80_0 .net "alu_input_B", 31 0, L_0x5aceb095f380;  1 drivers
v0x5aceb0945c40_0 .net "alu_input_B_pre", 31 0, v0x5aceb0945ce0_0;  1 drivers
v0x5aceb0945ce0_0 .var "alu_input_Bpre_reg", 31 0;
v0x5aceb0945da0_0 .net "alu_result_ex", 31 0, v0x5aceb0939ab0_0;  1 drivers
v0x5aceb0945eb0_0 .net "branch_decision", 0 0, L_0x5aceb095ff60;  1 drivers
v0x5aceb0945f70_0 .net "branch_taken", 0 0, L_0x5aceb095fdf0;  1 drivers
v0x5aceb0946030_0 .net "branch_taken_ex", 0 0, L_0x5aceb0964fa0;  1 drivers
v0x5aceb09460f0_0 .var "branch_taken_prev", 0 0;
v0x5aceb09461b0_0 .net "branch_target", 31 0, L_0x5aceb0960220;  1 drivers
v0x5aceb0946290_0 .net "branch_target_ex", 31 0, L_0x5aceb0965080;  1 drivers
v0x5aceb0946370_0 .net "cache_stall", 0 0, v0x5aceb093d0c0_0;  1 drivers
v0x5aceb0946410_0 .net "clk", 0 0, v0x5aceb094b510_0;  1 drivers
v0x5aceb09464b0_0 .net "done", 0 0, L_0x5aceb0965460;  alias, 1 drivers
L_0x725bf9186b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aceb0946960_0 .net "enable_forwarding", 0 0, L_0x725bf9186b58;  1 drivers
L_0x725bf9186ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aceb0946a50_0 .net "enable_hazard_detection", 0 0, L_0x725bf9186ba0;  1 drivers
v0x5aceb0946af0_0 .net "exmem_Halt_out", 0 0, v0x5aceb0930990_0;  1 drivers
v0x5aceb0946be0_0 .net "exmem_JAL_out", 0 0, v0x5aceb0930af0_0;  1 drivers
v0x5aceb0946cd0_0 .net "exmem_MemRead_out", 0 0, v0x5aceb0930cc0_0;  1 drivers
v0x5aceb0946dc0_0 .net "exmem_MemToReg_out", 0 0, v0x5aceb0930e40_0;  1 drivers
v0x5aceb0946eb0_0 .net "exmem_MemWrite_out", 0 0, v0x5aceb0930fc0_0;  1 drivers
v0x5aceb0946fa0_0 .net "exmem_RegWrite_out", 0 0, v0x5aceb0931140_0;  1 drivers
v0x5aceb0947040_0 .net "exmem_alu_result_out", 31 0, v0x5aceb09312e0_0;  1 drivers
v0x5aceb09470e0_0 .net "exmem_link_out", 31 0, v0x5aceb0931560_0;  1 drivers
v0x5aceb09471a0_0 .net "exmem_write_data_out", 31 0, v0x5aceb09317e0_0;  1 drivers
v0x5aceb09472b0_0 .net "exmem_write_reg_out", 4 0, v0x5aceb09319a0_0;  1 drivers
v0x5aceb0947400_0 .net "flush_idex", 0 0, L_0x5aceb0965310;  1 drivers
v0x5aceb09474a0_0 .net "flush_ifid", 0 0, L_0x5aceb0965010;  1 drivers
v0x5aceb0947540_0 .net "forward_from_memwb", 31 0, L_0x5aceb0961980;  1 drivers
v0x5aceb09475e0_0 .net "halt_id", 0 0, L_0x5aceb095e720;  1 drivers
v0x5aceb0947680_0 .net "halt_if", 0 0, L_0x5aceb095bcf0;  1 drivers
v0x5aceb0947720_0 .net "id_funct", 5 0, L_0x5aceb095bf50;  1 drivers
v0x5aceb09477e0_0 .net "id_imm", 15 0, L_0x5aceb095c340;  1 drivers
v0x5aceb09478a0_0 .net "id_opcode", 5 0, L_0x5aceb095bde0;  1 drivers
v0x5aceb0947960_0 .net "id_rd", 4 0, L_0x5aceb095c250;  1 drivers
v0x5aceb0947a00_0 .net "id_rs", 4 0, L_0x5aceb095c040;  1 drivers
v0x5aceb0947aa0_0 .net "id_rt", 4 0, L_0x5aceb095c1b0;  1 drivers
v0x5aceb0947bb0_0 .net "idex_ALUOp", 3 0, v0x5aceb0934ae0_0;  1 drivers
v0x5aceb0947cc0_0 .net "idex_ALUSrc", 0 0, v0x5aceb0934ca0_0;  1 drivers
v0x5aceb0947d60_0 .net "idex_Branch", 0 0, v0x5aceb0934fa0_0;  1 drivers
v0x5aceb0947e00_0 .net "idex_BranchNotEqual", 0 0, v0x5aceb0934e30_0;  1 drivers
v0x5aceb0947ea0_0 .net "idex_Halt_out", 0 0, v0x5aceb09350e0_0;  1 drivers
v0x5aceb0947f90_0 .net "idex_JAL_out", 0 0, v0x5aceb0935250_0;  1 drivers
v0x5aceb0948080_0 .net "idex_MemRead", 0 0, v0x5aceb09353f0_0;  1 drivers
v0x5aceb0948120_0 .net "idex_MemToReg", 0 0, v0x5aceb0935530_0;  1 drivers
v0x5aceb0948210_0 .net "idex_MemWrite", 0 0, v0x5aceb09356d0_0;  1 drivers
v0x5aceb0948300_0 .net "idex_RegDst", 0 0, v0x5aceb0935870_0;  1 drivers
v0x5aceb09483a0_0 .net "idex_RegWrite", 0 0, v0x5aceb09359b0_0;  1 drivers
v0x5aceb0948440_0 .net "idex_imm_out", 31 0, v0x5aceb0935c80_0;  1 drivers
v0x5aceb09484e0_0 .net "idex_link_out", 31 0, v0x5aceb0935de0_0;  1 drivers
v0x5aceb09485d0_0 .net "idex_next_pc_out", 31 0, v0x5aceb0935fa0_0;  1 drivers
v0x5aceb0948670_0 .net "idex_rd_out", 4 0, v0x5aceb0936140_0;  1 drivers
v0x5aceb0948710_0 .net "idex_regdata1_out", 31 0, v0x5aceb0936510_0;  1 drivers
v0x5aceb09487b0_0 .net "idex_regdata2_out", 31 0, v0x5aceb09366d0_0;  1 drivers
v0x5aceb0948850_0 .net "idex_rs_out", 4 0, v0x5aceb0936940_0;  1 drivers
v0x5aceb0948940_0 .net "idex_rt_out", 4 0, v0x5aceb0936af0_0;  1 drivers
v0x5aceb09489e0_0 .net "idex_write_reg", 4 0, L_0x5aceb095f200;  1 drivers
v0x5aceb0948ad0_0 .net "ifid_instr_out", 31 0, v0x5aceb0937720_0;  1 drivers
v0x5aceb0948b90_0 .net "ifid_next_pc_out", 31 0, v0x5aceb0937930_0;  1 drivers
v0x5aceb0948c30_0 .net "imm_ext_id", 31 0, L_0x5aceb095d7d0;  1 drivers
v0x5aceb0948d10_0 .net "imm_or_shamt", 31 0, L_0x5aceb095e1a0;  1 drivers
L_0x725bf9186b10 .functor BUFT 1, C4<00000000000000000000000000111001>, C4<0>, C4<0>, C4<0>;
v0x5aceb0948dd0_0 .net "initial_pc", 31 0, L_0x725bf9186b10;  1 drivers
v0x5aceb0948e90_0 .net "instr_if", 31 0, v0x5aceb093fee0_0;  1 drivers
v0x5aceb0948fa0_0 .net "is_jal", 0 0, L_0x5aceb095e880;  1 drivers
v0x5aceb0949040_0 .net "is_jr", 0 0, L_0x5aceb095efd0;  1 drivers
v0x5aceb09490e0_0 .net "is_shift_ex", 0 0, L_0x5aceb095fa10;  1 drivers
v0x5aceb09491a0_0 .net "is_shift_id", 0 0, L_0x5aceb095de10;  1 drivers
v0x5aceb0949260_0 .net "jal_target", 31 0, L_0x5aceb095eae0;  1 drivers
v0x5aceb0949340_0 .net "jr_target", 31 0, L_0x5aceb095f0e0;  1 drivers
v0x5aceb0949420_0 .net "mem_read_addr", 31 0, v0x5aceb093dae0_0;  1 drivers
v0x5aceb09494e0_0 .net "mem_read_data_from_mem", 31 0, L_0x5aceb09645e0;  1 drivers
v0x5aceb09495d0_0 .net "mem_read_data_mem", 31 0, v0x5aceb093d380_0;  1 drivers
v0x5aceb09496e0_0 .net "mem_read_en", 0 0, v0x5aceb093dca0_0;  1 drivers
v0x5aceb0949780_0 .net "mem_write_addr", 31 0, v0x5aceb093dd60_0;  1 drivers
v0x5aceb0949820_0 .net "mem_write_data", 31 0, v0x5aceb093de40_0;  1 drivers
v0x5aceb0949910_0 .net "mem_write_en", 0 0, v0x5aceb093df20_0;  1 drivers
v0x5aceb0949a00_0 .net "memwb_Halt_out", 0 0, v0x5aceb0938220_0;  1 drivers
v0x5aceb0949aa0_0 .net "memwb_JAL_out", 0 0, v0x5aceb0938360_0;  1 drivers
v0x5aceb094a350_0 .net "memwb_MemToReg_out", 0 0, v0x5aceb09384f0_0;  1 drivers
v0x5aceb094a420_0 .net "memwb_RegWrite_out", 0 0, v0x5aceb0938630_0;  1 drivers
v0x5aceb094a510_0 .net "memwb_aluout_out", 31 0, v0x5aceb09387a0_0;  1 drivers
v0x5aceb094a5b0_0 .net "memwb_link_out", 31 0, v0x5aceb09389d0_0;  1 drivers
v0x5aceb094a680_0 .net "memwb_memread_out", 31 0, v0x5aceb0938b70_0;  1 drivers
v0x5aceb094a750_0 .net "memwb_writereg_out", 4 0, v0x5aceb0938db0_0;  1 drivers
v0x5aceb094a840_0 .net "next_pc_if", 31 0, L_0x5aceb095ba60;  1 drivers
v0x5aceb094a8e0_0 .var "pc", 31 0;
v0x5aceb094a9b0_0 .net "reg_read1_id", 31 0, L_0x5aceb095c950;  1 drivers
v0x5aceb094aaa0_0 .net "reg_read2_id", 31 0, L_0x5aceb095d060;  1 drivers
v0x5aceb094ab90_0 .net "registers_equal", 0 0, L_0x5aceb095fc60;  1 drivers
v0x5aceb094ac50_0 .net "reset", 0 0, v0x5aceb094b900_0;  1 drivers
v0x5aceb094acf0_0 .net "shamt_ext_id", 31 0, L_0x5aceb095e060;  1 drivers
v0x5aceb094add0_0 .net "stall", 0 0, v0x5aceb0934120_0;  1 drivers
v0x5aceb094ae70_0 .net "writeback_data_wb", 31 0, L_0x5aceb0964a30;  1 drivers
v0x5aceb094af30_0 .net "writeback_enable_wb", 0 0, L_0x5aceb0964e10;  1 drivers
v0x5aceb094afd0_0 .net "writeback_reg_wb", 4 0, L_0x5aceb0964b70;  1 drivers
E_0x5aceb0924e20/0 .event edge, v0x5aceb0932030_0, v0x5aceb09312e0_0, v0x5aceb0947540_0, v0x5aceb0936510_0;
E_0x5aceb0924e20/1 .event edge, v0x5aceb09320d0_0, v0x5aceb09366d0_0;
E_0x5aceb0924e20 .event/or E_0x5aceb0924e20/0, E_0x5aceb0924e20/1;
L_0x5aceb095ba60 .arith/sum 32, v0x5aceb094a8e0_0, L_0x725bf9186018;
L_0x5aceb095bbc0 .part v0x5aceb093fee0_0, 26, 6;
L_0x5aceb095bcf0 .cmp/eq 6, L_0x5aceb095bbc0, L_0x725bf9186060;
L_0x5aceb095bde0 .part v0x5aceb0937720_0, 26, 6;
L_0x5aceb095bf50 .part v0x5aceb0937720_0, 0, 6;
L_0x5aceb095c040 .part v0x5aceb0937720_0, 21, 5;
L_0x5aceb095c1b0 .part v0x5aceb0937720_0, 16, 5;
L_0x5aceb095c250 .part v0x5aceb0937720_0, 11, 5;
L_0x5aceb095c340 .part v0x5aceb0937720_0, 0, 16;
L_0x5aceb095d1b0 .concat [ 16 16 0 0], L_0x5aceb095c340, L_0x725bf91861c8;
L_0x5aceb095d350 .part L_0x5aceb095c340, 15, 1;
LS_0x5aceb095d3f0_0_0 .concat [ 1 1 1 1], L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350;
LS_0x5aceb095d3f0_0_4 .concat [ 1 1 1 1], L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350;
LS_0x5aceb095d3f0_0_8 .concat [ 1 1 1 1], L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350;
LS_0x5aceb095d3f0_0_12 .concat [ 1 1 1 1], L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350, L_0x5aceb095d350;
L_0x5aceb095d3f0 .concat [ 4 4 4 4], LS_0x5aceb095d3f0_0_0, LS_0x5aceb095d3f0_0_4, LS_0x5aceb095d3f0_0_8, LS_0x5aceb095d3f0_0_12;
L_0x5aceb095d730 .concat [ 16 16 0 0], L_0x5aceb095c340, L_0x5aceb095d3f0;
L_0x5aceb095d7d0 .functor MUXZ 32, L_0x5aceb095d730, L_0x5aceb095d1b0, v0x5aceb08ff540_0, C4<>;
L_0x5aceb095d990 .cmp/eq 6, L_0x5aceb095bde0, L_0x725bf9186210;
L_0x5aceb095db10 .cmp/eq 6, L_0x5aceb095bf50, L_0x725bf9186258;
L_0x5aceb095dc40 .cmp/eq 6, L_0x5aceb095bf50, L_0x725bf91862a0;
L_0x5aceb095df20 .part v0x5aceb0937720_0, 6, 5;
L_0x5aceb095e060 .concat [ 5 27 0 0], L_0x5aceb095df20, L_0x725bf91862e8;
L_0x5aceb095e1a0 .functor MUXZ 32, L_0x5aceb095d7d0, L_0x5aceb095e060, L_0x5aceb095de10, C4<>;
L_0x5aceb095dfc0 .part v0x5aceb0937720_0, 26, 6;
L_0x5aceb095e430 .cmp/eq 6, L_0x5aceb095dfc0, L_0x725bf9186330;
L_0x5aceb095e630 .reduce/nor L_0x5aceb0965010;
L_0x5aceb095e880 .cmp/eq 6, L_0x5aceb095bde0, L_0x725bf9186378;
L_0x5aceb095ea40 .part v0x5aceb0937720_0, 0, 26;
L_0x5aceb095eae0 .concat [ 26 6 0 0], L_0x5aceb095ea40, L_0x725bf91863c0;
L_0x5aceb095ed00 .cmp/eq 6, L_0x5aceb095bde0, L_0x725bf9186408;
L_0x5aceb095edf0 .cmp/eq 6, L_0x5aceb095bf50, L_0x725bf9186450;
L_0x5aceb095f200 .functor MUXZ 5, v0x5aceb0936af0_0, v0x5aceb0936140_0, v0x5aceb0935870_0, C4<>;
L_0x5aceb095f380 .functor MUXZ 32, v0x5aceb0945ce0_0, v0x5aceb0935c80_0, v0x5aceb0934ca0_0, C4<>;
L_0x5aceb095f770 .cmp/eq 4, v0x5aceb0934ae0_0, L_0x725bf9186498;
L_0x5aceb095f860 .cmp/eq 4, v0x5aceb0934ae0_0, L_0x725bf91864e0;
L_0x5aceb095fb20 .functor MUXZ 32, v0x5aceb0945ac0_0, v0x5aceb0945ce0_0, L_0x5aceb095fa10, C4<>;
L_0x5aceb095fc60 .cmp/eq 32, v0x5aceb0939ab0_0, L_0x725bf9186528;
L_0x5aceb095fe70 .reduce/nor L_0x5aceb095fc60;
L_0x5aceb095ff60 .functor MUXZ 1, L_0x5aceb095fc60, L_0x5aceb095fe70, v0x5aceb0934e30_0, C4<>;
L_0x5aceb0960220 .arith/sum 32, v0x5aceb0935fa0_0, v0x5aceb0935c80_0;
L_0x5aceb09615e0 .part v0x5aceb0937720_0, 21, 5;
L_0x5aceb0961850 .part v0x5aceb0937720_0, 16, 5;
L_0x5aceb0961980 .functor MUXZ 32, v0x5aceb09387a0_0, v0x5aceb0938b70_0, v0x5aceb09384f0_0, C4<>;
L_0x5aceb09646a0 .functor MUXZ 32, v0x5aceb093dae0_0, v0x5aceb093dd60_0, v0x5aceb093df20_0, C4<>;
L_0x5aceb0964830 .functor MUXZ 32, v0x5aceb09387a0_0, v0x5aceb0938b70_0, v0x5aceb09384f0_0, C4<>;
L_0x5aceb0964a30 .functor MUXZ 32, L_0x5aceb0964830, v0x5aceb09389d0_0, v0x5aceb0938360_0, C4<>;
L_0x5aceb0964b70 .functor MUXZ 5, v0x5aceb0938db0_0, L_0x725bf9186ac8, v0x5aceb0938360_0, C4<>;
S_0x5aceb08bb690 .scope module, "CU" "control_unit" 2 60, 2 1096 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "BranchNotEqual";
    .port_info 10 /OUTPUT 4 "ALUOp";
    .port_info 11 /OUTPUT 1 "ExtOp";
v0x5aceb08e6270_0 .var "ALUOp", 3 0;
v0x5aceb08e6370_0 .var "ALUSrc", 0 0;
v0x5aceb09020f0_0 .var "Branch", 0 0;
v0x5aceb09017b0_0 .var "BranchNotEqual", 0 0;
v0x5aceb08ff540_0 .var "ExtOp", 0 0;
v0x5aceb08fec00_0 .var "MemRead", 0 0;
v0x5aceb0930010_0 .var "MemToReg", 0 0;
v0x5aceb09300d0_0 .var "MemWrite", 0 0;
v0x5aceb0930190_0 .var "RegDst", 0 0;
v0x5aceb0930250_0 .var "RegWrite", 0 0;
v0x5aceb0930310_0 .net "funct", 5 0, L_0x5aceb095bf50;  alias, 1 drivers
v0x5aceb09303f0_0 .net "opcode", 5 0, L_0x5aceb095bde0;  alias, 1 drivers
E_0x5aceb08ec370 .event edge, v0x5aceb09303f0_0, v0x5aceb0930310_0;
S_0x5aceb08f3ed0 .scope module, "EXMEM" "EX_MEM_reg" 2 253, 2 1000 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "write_data_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /INPUT 1 "MemWrite_in";
    .port_info 11 /INPUT 1 "MemToReg_in";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 32 "write_data_out";
    .port_info 14 /OUTPUT 5 "write_reg_out";
    .port_info 15 /OUTPUT 1 "RegWrite_out";
    .port_info 16 /OUTPUT 1 "MemRead_out";
    .port_info 17 /OUTPUT 1 "MemWrite_out";
    .port_info 18 /OUTPUT 1 "MemToReg_out";
    .port_info 19 /OUTPUT 1 "Halt_out";
    .port_info 20 /OUTPUT 1 "JAL_out";
    .port_info 21 /OUTPUT 32 "link_out";
v0x5aceb09308b0_0 .net "Halt_in", 0 0, v0x5aceb09350e0_0;  alias, 1 drivers
v0x5aceb0930990_0 .var "Halt_out", 0 0;
v0x5aceb0930a50_0 .net "JAL_in", 0 0, v0x5aceb0935250_0;  alias, 1 drivers
v0x5aceb0930af0_0 .var "JAL_out", 0 0;
v0x5aceb0930bb0_0 .net "MemRead_in", 0 0, v0x5aceb09353f0_0;  alias, 1 drivers
v0x5aceb0930cc0_0 .var "MemRead_out", 0 0;
v0x5aceb0930d80_0 .net "MemToReg_in", 0 0, v0x5aceb0935530_0;  alias, 1 drivers
v0x5aceb0930e40_0 .var "MemToReg_out", 0 0;
v0x5aceb0930f00_0 .net "MemWrite_in", 0 0, v0x5aceb09356d0_0;  alias, 1 drivers
v0x5aceb0930fc0_0 .var "MemWrite_out", 0 0;
v0x5aceb0931080_0 .net "RegWrite_in", 0 0, v0x5aceb09359b0_0;  alias, 1 drivers
v0x5aceb0931140_0 .var "RegWrite_out", 0 0;
v0x5aceb0931200_0 .net "alu_result_in", 31 0, v0x5aceb0939ab0_0;  alias, 1 drivers
v0x5aceb09312e0_0 .var "alu_result_out", 31 0;
v0x5aceb09313c0_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb0931480_0 .net "link_in", 31 0, v0x5aceb0935de0_0;  alias, 1 drivers
v0x5aceb0931560_0 .var "link_out", 31 0;
v0x5aceb0931640_0 .net "reset", 0 0, v0x5aceb094b900_0;  alias, 1 drivers
v0x5aceb0931700_0 .net "write_data_in", 31 0, v0x5aceb0945ce0_0;  alias, 1 drivers
v0x5aceb09317e0_0 .var "write_data_out", 31 0;
v0x5aceb09318c0_0 .net "write_reg_in", 4 0, L_0x5aceb095f200;  alias, 1 drivers
v0x5aceb09319a0_0 .var "write_reg_out", 4 0;
E_0x5aceb08f87a0 .event posedge, v0x5aceb0931640_0, v0x5aceb09313c0_0;
S_0x5aceb0916fe0 .scope module, "FU" "forwarding_unit" 2 195, 2 1193 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_forwarding";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEM_Rd";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 4 /INPUT 5 "MEM_WB_Rd";
    .port_info 5 /INPUT 5 "ID_EX_Rs";
    .port_info 6 /INPUT 5 "ID_EX_Rt";
    .port_info 7 /OUTPUT 2 "ForwardA";
    .port_info 8 /OUTPUT 2 "ForwardB";
v0x5aceb0931eb0_0 .net "EX_MEM_Rd", 4 0, v0x5aceb09319a0_0;  alias, 1 drivers
v0x5aceb0931f90_0 .net "EX_MEM_RegWrite", 0 0, v0x5aceb0931140_0;  alias, 1 drivers
v0x5aceb0932030_0 .var "ForwardA", 1 0;
v0x5aceb09320d0_0 .var "ForwardB", 1 0;
v0x5aceb0932190_0 .net "ID_EX_Rs", 4 0, v0x5aceb0936940_0;  alias, 1 drivers
v0x5aceb09322c0_0 .net "ID_EX_Rt", 4 0, v0x5aceb0936af0_0;  alias, 1 drivers
v0x5aceb09323a0_0 .net "MEM_WB_Rd", 4 0, v0x5aceb0938db0_0;  alias, 1 drivers
v0x5aceb0932480_0 .net "MEM_WB_RegWrite", 0 0, v0x5aceb0938630_0;  alias, 1 drivers
v0x5aceb0932540_0 .net "enable_forwarding", 0 0, L_0x725bf9186b58;  alias, 1 drivers
E_0x5aceb08f2b50/0 .event edge, v0x5aceb0932540_0, v0x5aceb0931140_0, v0x5aceb09319a0_0, v0x5aceb0932190_0;
E_0x5aceb08f2b50/1 .event edge, v0x5aceb0932480_0, v0x5aceb09323a0_0, v0x5aceb09322c0_0;
E_0x5aceb08f2b50 .event/or E_0x5aceb08f2b50/0, E_0x5aceb08f2b50/1;
S_0x5aceb0917360 .scope module, "HZ" "hazard_unit" 2 207, 2 1225 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_hazard_detection";
    .port_info 1 /INPUT 1 "enable_forwarding";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_Rt";
    .port_info 4 /INPUT 1 "ID_EX_RegWrite";
    .port_info 5 /INPUT 5 "ID_EX_Rd";
    .port_info 6 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 7 /INPUT 5 "EX_MEM_Rd";
    .port_info 8 /INPUT 5 "IF_ID_Rs";
    .port_info 9 /INPUT 5 "IF_ID_Rt";
    .port_info 10 /OUTPUT 1 "stall";
L_0x5aceb09602c0 .functor BUFZ 1, v0x5aceb09353f0_0, C4<0>, C4<0>, C4<0>;
L_0x5aceb09605f0 .functor AND 1, L_0x5aceb09602c0, L_0x5aceb0960410, C4<1>, C4<1>;
L_0x5aceb0960700 .functor OR 1, L_0x5aceb09604b0, L_0x5aceb0960550, C4<0>, C4<0>;
L_0x5aceb0960810 .functor AND 1, L_0x5aceb09605f0, L_0x5aceb0960700, C4<1>, C4<1>;
L_0x5aceb0960c70 .functor AND 1, v0x5aceb09359b0_0, L_0x5aceb0960920, C4<1>, C4<1>;
L_0x5aceb0960d70 .functor OR 1, L_0x5aceb0960a50, L_0x5aceb0960b40, C4<0>, C4<0>;
L_0x5aceb0960ec0 .functor AND 1, L_0x5aceb0960c70, L_0x5aceb0960d70, C4<1>, C4<1>;
L_0x5aceb0961250 .functor AND 1, v0x5aceb0931140_0, L_0x5aceb0960fd0, C4<1>, C4<1>;
L_0x5aceb0961360 .functor OR 1, L_0x5aceb09610c0, L_0x5aceb09611b0, C4<0>, C4<0>;
L_0x5aceb0961470 .functor AND 1, L_0x5aceb0961250, L_0x5aceb0961360, C4<1>, C4<1>;
v0x5aceb0932770_0 .net "EX_MEM_Rd", 4 0, v0x5aceb09319a0_0;  alias, 1 drivers
v0x5aceb09328a0_0 .net "EX_MEM_RegWrite", 0 0, v0x5aceb0931140_0;  alias, 1 drivers
v0x5aceb09329b0_0 .net "ID_EX_MemRead", 0 0, v0x5aceb09353f0_0;  alias, 1 drivers
v0x5aceb0932a50_0 .net "ID_EX_Rd", 4 0, L_0x5aceb095f200;  alias, 1 drivers
v0x5aceb0932af0_0 .net "ID_EX_RegWrite", 0 0, v0x5aceb09359b0_0;  alias, 1 drivers
v0x5aceb0932be0_0 .net "ID_EX_Rt", 4 0, v0x5aceb0936af0_0;  alias, 1 drivers
v0x5aceb0932c80_0 .net "IF_ID_Rs", 4 0, L_0x5aceb09615e0;  1 drivers
v0x5aceb0932d20_0 .net "IF_ID_Rt", 4 0, L_0x5aceb0961850;  1 drivers
v0x5aceb0932dc0_0 .net *"_ivl_11", 0 0, L_0x5aceb09605f0;  1 drivers
v0x5aceb0932e80_0 .net *"_ivl_13", 0 0, L_0x5aceb0960700;  1 drivers
L_0x725bf91865b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0932f40_0 .net/2u *"_ivl_16", 4 0, L_0x725bf91865b8;  1 drivers
L_0x725bf9186570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0933020_0 .net/2u *"_ivl_2", 4 0, L_0x725bf9186570;  1 drivers
v0x5aceb0933100_0 .net *"_ivl_25", 0 0, L_0x5aceb0960c70;  1 drivers
v0x5aceb09331c0_0 .net *"_ivl_27", 0 0, L_0x5aceb0960d70;  1 drivers
L_0x725bf9186600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0933280_0 .net/2u *"_ivl_30", 4 0, L_0x725bf9186600;  1 drivers
v0x5aceb0933360_0 .net *"_ivl_39", 0 0, L_0x5aceb0961250;  1 drivers
v0x5aceb0933420_0 .net *"_ivl_41", 0 0, L_0x5aceb0961360;  1 drivers
v0x5aceb09335f0_0 .net "enable_forwarding", 0 0, L_0x725bf9186b58;  alias, 1 drivers
v0x5aceb09336c0_0 .net "enable_hazard_detection", 0 0, L_0x725bf9186ba0;  alias, 1 drivers
v0x5aceb0933760_0 .net "exmem_dest_valid", 0 0, L_0x5aceb0960fd0;  1 drivers
v0x5aceb0933820_0 .net "exmem_raw_hazard", 0 0, L_0x5aceb0961470;  1 drivers
v0x5aceb09338e0_0 .net "exmem_rs_match", 0 0, L_0x5aceb09610c0;  1 drivers
v0x5aceb09339a0_0 .net "exmem_rt_match", 0 0, L_0x5aceb09611b0;  1 drivers
v0x5aceb0933a60_0 .net "idex_dest_valid", 0 0, L_0x5aceb0960920;  1 drivers
v0x5aceb0933b20_0 .net "idex_raw_hazard", 0 0, L_0x5aceb0960ec0;  1 drivers
v0x5aceb0933be0_0 .net "idex_rs_match", 0 0, L_0x5aceb0960a50;  1 drivers
v0x5aceb0933ca0_0 .net "idex_rt_match", 0 0, L_0x5aceb0960b40;  1 drivers
v0x5aceb0933d60_0 .net "is_load", 0 0, L_0x5aceb09602c0;  1 drivers
v0x5aceb0933e20_0 .net "load_dest_valid", 0 0, L_0x5aceb0960410;  1 drivers
v0x5aceb0933ee0_0 .net "load_rs_match", 0 0, L_0x5aceb09604b0;  1 drivers
v0x5aceb0933fa0_0 .net "load_rt_match", 0 0, L_0x5aceb0960550;  1 drivers
v0x5aceb0934060_0 .net "load_use_hazard", 0 0, L_0x5aceb0960810;  1 drivers
v0x5aceb0934120_0 .var "stall", 0 0;
E_0x5aceb0925890/0 .event edge, v0x5aceb09336c0_0, v0x5aceb0932540_0, v0x5aceb0934060_0, v0x5aceb0933b20_0;
E_0x5aceb0925890/1 .event edge, v0x5aceb0933820_0;
E_0x5aceb0925890 .event/or E_0x5aceb0925890/0, E_0x5aceb0925890/1;
L_0x5aceb0960410 .cmp/ne 5, v0x5aceb0936af0_0, L_0x725bf9186570;
L_0x5aceb09604b0 .cmp/eq 5, v0x5aceb0936af0_0, L_0x5aceb09615e0;
L_0x5aceb0960550 .cmp/eq 5, v0x5aceb0936af0_0, L_0x5aceb0961850;
L_0x5aceb0960920 .cmp/ne 5, L_0x5aceb095f200, L_0x725bf91865b8;
L_0x5aceb0960a50 .cmp/eq 5, L_0x5aceb095f200, L_0x5aceb09615e0;
L_0x5aceb0960b40 .cmp/eq 5, L_0x5aceb095f200, L_0x5aceb0961850;
L_0x5aceb0960fd0 .cmp/ne 5, v0x5aceb09319a0_0, L_0x725bf9186600;
L_0x5aceb09610c0 .cmp/eq 5, v0x5aceb09319a0_0, L_0x5aceb09615e0;
L_0x5aceb09611b0 .cmp/eq 5, v0x5aceb09319a0_0, L_0x5aceb0961850;
S_0x5aceb0917f40 .scope module, "IDEX" "ID_EX_reg" 2 132, 2 874 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 1 "Halt_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /INPUT 32 "regdata1_in";
    .port_info 7 /INPUT 32 "regdata2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "rs_in";
    .port_info 10 /INPUT 5 "rt_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 1 "RegWrite_in";
    .port_info 13 /INPUT 1 "MemRead_in";
    .port_info 14 /INPUT 1 "MemWrite_in";
    .port_info 15 /INPUT 1 "MemToReg_in";
    .port_info 16 /INPUT 1 "RegDst_in";
    .port_info 17 /INPUT 1 "Branch_in";
    .port_info 18 /INPUT 1 "BranchNotEqual_in";
    .port_info 19 /INPUT 1 "ALUSrc_in";
    .port_info 20 /INPUT 4 "ALUOp_in";
    .port_info 21 /INPUT 1 "JAL_in";
    .port_info 22 /INPUT 32 "link_in";
    .port_info 23 /OUTPUT 32 "next_pc_out";
    .port_info 24 /OUTPUT 32 "regdata1_out";
    .port_info 25 /OUTPUT 32 "regdata2_out";
    .port_info 26 /OUTPUT 32 "imm_out";
    .port_info 27 /OUTPUT 5 "rs_out";
    .port_info 28 /OUTPUT 5 "rt_out";
    .port_info 29 /OUTPUT 5 "rd_out";
    .port_info 30 /OUTPUT 1 "RegWrite_out";
    .port_info 31 /OUTPUT 1 "MemRead_out";
    .port_info 32 /OUTPUT 1 "MemWrite_out";
    .port_info 33 /OUTPUT 1 "MemToReg_out";
    .port_info 34 /OUTPUT 1 "RegDst_out";
    .port_info 35 /OUTPUT 1 "Branch_out";
    .port_info 36 /OUTPUT 1 "BranchNotEqual_out";
    .port_info 37 /OUTPUT 1 "ALUSrc_out";
    .port_info 38 /OUTPUT 4 "ALUOp_out";
    .port_info 39 /OUTPUT 1 "Halt_out";
    .port_info 40 /OUTPUT 1 "JAL_out";
    .port_info 41 /OUTPUT 32 "link_out";
v0x5aceb0934a00_0 .net "ALUOp_in", 3 0, v0x5aceb08e6270_0;  alias, 1 drivers
v0x5aceb0934ae0_0 .var "ALUOp_out", 3 0;
v0x5aceb0934ba0_0 .net "ALUSrc_in", 0 0, v0x5aceb08e6370_0;  alias, 1 drivers
v0x5aceb0934ca0_0 .var "ALUSrc_out", 0 0;
v0x5aceb0934d40_0 .net "BranchNotEqual_in", 0 0, v0x5aceb09017b0_0;  alias, 1 drivers
v0x5aceb0934e30_0 .var "BranchNotEqual_out", 0 0;
v0x5aceb0934ed0_0 .net "Branch_in", 0 0, v0x5aceb09020f0_0;  alias, 1 drivers
v0x5aceb0934fa0_0 .var "Branch_out", 0 0;
v0x5aceb0935040_0 .net "Halt_in", 0 0, L_0x5aceb095e720;  alias, 1 drivers
v0x5aceb09350e0_0 .var "Halt_out", 0 0;
v0x5aceb09351b0_0 .net "JAL_in", 0 0, L_0x5aceb095e880;  alias, 1 drivers
v0x5aceb0935250_0 .var "JAL_out", 0 0;
v0x5aceb0935320_0 .net "MemRead_in", 0 0, v0x5aceb08fec00_0;  alias, 1 drivers
v0x5aceb09353f0_0 .var "MemRead_out", 0 0;
v0x5aceb0935490_0 .net "MemToReg_in", 0 0, v0x5aceb0930010_0;  alias, 1 drivers
v0x5aceb0935530_0 .var "MemToReg_out", 0 0;
v0x5aceb0935600_0 .net "MemWrite_in", 0 0, v0x5aceb09300d0_0;  alias, 1 drivers
v0x5aceb09356d0_0 .var "MemWrite_out", 0 0;
v0x5aceb09357a0_0 .net "RegDst_in", 0 0, v0x5aceb0930190_0;  alias, 1 drivers
v0x5aceb0935870_0 .var "RegDst_out", 0 0;
v0x5aceb0935910_0 .net "RegWrite_in", 0 0, L_0x5aceb095f150;  1 drivers
v0x5aceb09359b0_0 .var "RegWrite_out", 0 0;
v0x5aceb0935aa0_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb0935b40_0 .net "flush", 0 0, L_0x5aceb0965310;  alias, 1 drivers
v0x5aceb0935be0_0 .net "imm_in", 31 0, L_0x5aceb095e1a0;  alias, 1 drivers
v0x5aceb0935c80_0 .var "imm_out", 31 0;
v0x5aceb0935d20_0 .net "link_in", 31 0, v0x5aceb0937930_0;  alias, 1 drivers
v0x5aceb0935de0_0 .var "link_out", 31 0;
v0x5aceb0935ed0_0 .net "next_pc_in", 31 0, v0x5aceb0937930_0;  alias, 1 drivers
v0x5aceb0935fa0_0 .var "next_pc_out", 31 0;
v0x5aceb0936060_0 .net "rd_in", 4 0, L_0x5aceb095c250;  alias, 1 drivers
v0x5aceb0936140_0 .var "rd_out", 4 0;
v0x5aceb0936220_0 .net "regdata1_in", 31 0, L_0x5aceb095c950;  alias, 1 drivers
v0x5aceb0936510_0 .var "regdata1_out", 31 0;
v0x5aceb09365f0_0 .net "regdata2_in", 31 0, L_0x5aceb095d060;  alias, 1 drivers
v0x5aceb09366d0_0 .var "regdata2_out", 31 0;
v0x5aceb09367b0_0 .net "reset", 0 0, v0x5aceb094b900_0;  alias, 1 drivers
v0x5aceb0936880_0 .net "rs_in", 4 0, L_0x5aceb095c040;  alias, 1 drivers
v0x5aceb0936940_0 .var "rs_out", 4 0;
v0x5aceb0936a30_0 .net "rt_in", 4 0, L_0x5aceb095c1b0;  alias, 1 drivers
v0x5aceb0936af0_0 .var "rt_out", 4 0;
v0x5aceb0936c00_0 .net "stall", 0 0, v0x5aceb0934120_0;  alias, 1 drivers
S_0x5aceb0918290 .scope module, "IFID" "IF_ID_reg" 2 26, 2 846 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "next_pc_out";
v0x5aceb0937490_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb09375a0_0 .net "flush", 0 0, L_0x5aceb0965010;  alias, 1 drivers
v0x5aceb0937660_0 .net "instr_in", 31 0, v0x5aceb093fee0_0;  alias, 1 drivers
v0x5aceb0937720_0 .var "instr_out", 31 0;
v0x5aceb0937800_0 .net "next_pc_in", 31 0, L_0x5aceb095ba60;  alias, 1 drivers
v0x5aceb0937930_0 .var "next_pc_out", 31 0;
v0x5aceb0937a40_0 .net "reset", 0 0, v0x5aceb094b900_0;  alias, 1 drivers
v0x5aceb0937b30_0 .net "stall", 0 0, v0x5aceb0934120_0;  alias, 1 drivers
S_0x5aceb0937d70 .scope module, "MEMWB" "MEM_WB_reg" 2 321, 2 1052 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "mem_read_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemToReg_in";
    .port_info 10 /OUTPUT 32 "mem_read_out";
    .port_info 11 /OUTPUT 32 "alu_result_out";
    .port_info 12 /OUTPUT 5 "write_reg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemToReg_out";
    .port_info 15 /OUTPUT 1 "Halt_out";
    .port_info 16 /OUTPUT 1 "JAL_out";
    .port_info 17 /OUTPUT 32 "link_out";
v0x5aceb0938160_0 .net "Halt_in", 0 0, v0x5aceb0930990_0;  alias, 1 drivers
v0x5aceb0938220_0 .var "Halt_out", 0 0;
v0x5aceb09382c0_0 .net "JAL_in", 0 0, v0x5aceb0930af0_0;  alias, 1 drivers
v0x5aceb0938360_0 .var "JAL_out", 0 0;
v0x5aceb0938400_0 .net "MemToReg_in", 0 0, v0x5aceb0930e40_0;  alias, 1 drivers
v0x5aceb09384f0_0 .var "MemToReg_out", 0 0;
v0x5aceb0938590_0 .net "RegWrite_in", 0 0, v0x5aceb0931140_0;  alias, 1 drivers
v0x5aceb0938630_0 .var "RegWrite_out", 0 0;
v0x5aceb09386d0_0 .net "alu_result_in", 31 0, v0x5aceb09312e0_0;  alias, 1 drivers
v0x5aceb09387a0_0 .var "alu_result_out", 31 0;
v0x5aceb0938840_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb09388e0_0 .net "link_in", 31 0, v0x5aceb0931560_0;  alias, 1 drivers
v0x5aceb09389d0_0 .var "link_out", 31 0;
v0x5aceb0938a90_0 .net "mem_read_in", 31 0, v0x5aceb093d380_0;  alias, 1 drivers
v0x5aceb0938b70_0 .var "mem_read_out", 31 0;
v0x5aceb0938c50_0 .net "reset", 0 0, v0x5aceb094b900_0;  alias, 1 drivers
v0x5aceb0938cf0_0 .net "write_reg_in", 4 0, v0x5aceb09319a0_0;  alias, 1 drivers
v0x5aceb0938db0_0 .var "write_reg_out", 4 0;
S_0x5aceb0939160 .scope module, "alu_ex" "alu" 2 241, 2 387 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_sel";
    .port_info 3 /OUTPUT 32 "alu_out";
P_0x5aceb09392f0 .param/l "ADD" 0 2 393, C4<0000>;
P_0x5aceb0939330 .param/l "AND" 0 2 395, C4<0010>;
P_0x5aceb0939370 .param/l "MUL" 0 2 394, C4<0001>;
P_0x5aceb09393b0 .param/l "NOR" 0 2 398, C4<0101>;
P_0x5aceb09393f0 .param/l "OR" 0 2 396, C4<0011>;
P_0x5aceb0939430 .param/l "SLL" 0 2 399, C4<0110>;
P_0x5aceb0939470 .param/l "SLT" 0 2 402, C4<1010>;
P_0x5aceb09394b0 .param/l "SRL" 0 2 400, C4<0111>;
P_0x5aceb09394f0 .param/l "SUB" 0 2 401, C4<1000>;
P_0x5aceb0939530 .param/l "XOR" 0 2 397, C4<0100>;
v0x5aceb0937f00_0 .net "a", 31 0, L_0x5aceb095fb20;  alias, 1 drivers
v0x5aceb0939ab0_0 .var "alu_out", 31 0;
v0x5aceb0939ba0_0 .net "alu_sel", 3 0, v0x5aceb0934ae0_0;  alias, 1 drivers
v0x5aceb0939ca0_0 .net "b", 31 0, L_0x5aceb095f380;  alias, 1 drivers
E_0x5aceb0925850 .event edge, v0x5aceb0934ae0_0, v0x5aceb0937f00_0, v0x5aceb0939ca0_0;
S_0x5aceb0939df0 .scope module, "cache" "cache_controller" 2 288, 2 454 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read";
    .port_info 3 /INPUT 1 "cpu_write";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_write_data";
    .port_info 6 /OUTPUT 32 "cpu_read_data";
    .port_info 7 /OUTPUT 1 "cache_stall";
    .port_info 8 /OUTPUT 1 "mem_write_en";
    .port_info 9 /OUTPUT 32 "mem_write_addr";
    .port_info 10 /OUTPUT 32 "mem_write_data";
    .port_info 11 /OUTPUT 1 "mem_read_en";
    .port_info 12 /OUTPUT 32 "mem_read_addr";
    .port_info 13 /INPUT 32 "mem_read_data";
P_0x5aceb0939fd0 .param/l "ALLOCATE" 0 2 496, C4<011>;
P_0x5aceb093a010 .param/l "COMPARE_TAG" 0 2 494, C4<001>;
P_0x5aceb093a050 .param/l "IDLE" 0 2 493, C4<000>;
P_0x5aceb093a090 .param/l "INDEX_BITS" 0 2 477, +C4<00000000000000000000000000000111>;
P_0x5aceb093a0d0 .param/l "NUM_SETS" 0 2 480, +C4<00000000000000000000000010000000>;
P_0x5aceb093a110 .param/l "OFFSET_BITS" 0 2 478, +C4<00000000000000000000000000000101>;
P_0x5aceb093a150 .param/l "TAG_BITS" 0 2 479, +C4<00000000000000000000000000010100>;
P_0x5aceb093a190 .param/l "WAYS" 0 2 476, +C4<00000000000000000000000000000010>;
P_0x5aceb093a1d0 .param/l "WORDS_PER_BLOCK" 0 2 481, +C4<00000000000000000000000000001000>;
P_0x5aceb093a210 .param/l "WRITE_BACK" 0 2 495, C4<010>;
P_0x5aceb093a250 .param/l "WRITE_HIT" 0 2 497, C4<100>;
L_0x5aceb0962a70 .functor AND 1, L_0x5aceb0962000, L_0x5aceb09628c0, C4<1>, C4<1>;
L_0x5aceb0962a00 .functor AND 1, L_0x5aceb0962b80, L_0x5aceb0963e40, C4<1>, C4<1>;
L_0x5aceb0963fd0 .functor OR 1, L_0x5aceb0962a70, L_0x5aceb0962a00, C4<0>, C4<0>;
L_0x725bf9186648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aceb093a850_0 .net *"_ivl_11", 3 0, L_0x725bf9186648;  1 drivers
v0x5aceb093a930_0 .net *"_ivl_12", 11 0, L_0x5aceb0962140;  1 drivers
L_0x725bf9186690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093aa10_0 .net *"_ivl_15", 0 0, L_0x725bf9186690;  1 drivers
L_0x725bf91866d8 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5aceb093ab00_0 .net/2u *"_ivl_16", 11 0, L_0x725bf91866d8;  1 drivers
v0x5aceb093abe0_0 .net *"_ivl_19", 11 0, L_0x5aceb0962270;  1 drivers
v0x5aceb093acc0_0 .net *"_ivl_20", 19 0, L_0x5aceb0962400;  1 drivers
v0x5aceb093ada0_0 .net *"_ivl_22", 10 0, L_0x5aceb09624f0;  1 drivers
L_0x725bf9186720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aceb093ae80_0 .net *"_ivl_25", 3 0, L_0x725bf9186720;  1 drivers
v0x5aceb093af60_0 .net *"_ivl_26", 11 0, L_0x5aceb09625e0;  1 drivers
L_0x725bf9186768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093b040_0 .net *"_ivl_29", 0 0, L_0x725bf9186768;  1 drivers
L_0x725bf91867b0 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5aceb093b120_0 .net/2u *"_ivl_30", 11 0, L_0x725bf91867b0;  1 drivers
v0x5aceb093b200_0 .net *"_ivl_33", 11 0, L_0x5aceb0962730;  1 drivers
v0x5aceb093b2e0_0 .net *"_ivl_34", 0 0, L_0x5aceb09628c0;  1 drivers
v0x5aceb093b3a0_0 .net *"_ivl_38", 0 0, L_0x5aceb0962b80;  1 drivers
v0x5aceb093b480_0 .net *"_ivl_40", 10 0, L_0x5aceb0962c20;  1 drivers
L_0x725bf91867f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aceb093b560_0 .net *"_ivl_43", 3 0, L_0x725bf91867f8;  1 drivers
v0x5aceb093b640_0 .net *"_ivl_44", 11 0, L_0x5aceb0962dd0;  1 drivers
L_0x725bf9186840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093b830_0 .net *"_ivl_47", 0 0, L_0x725bf9186840;  1 drivers
L_0x725bf9186888 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5aceb093b910_0 .net/2u *"_ivl_48", 11 0, L_0x725bf9186888;  1 drivers
v0x5aceb093b9f0_0 .net *"_ivl_51", 11 0, L_0x5aceb0962f10;  1 drivers
L_0x725bf91868d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093bad0_0 .net *"_ivl_56", 0 0, L_0x725bf91868d0;  1 drivers
v0x5aceb093bbb0_0 .net *"_ivl_57", 12 0, L_0x5aceb09630e0;  1 drivers
v0x5aceb093bc90_0 .net *"_ivl_6", 0 0, L_0x5aceb0962000;  1 drivers
L_0x725bf9186be8 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0x5aceb093bd70_0 .net/2u *"_ivl_61", 12 0, L_0x725bf9186be8;  1 drivers
v0x5aceb093be50_0 .net *"_ivl_62", 12 0, L_0x5aceb0963220;  1 drivers
v0x5aceb093bf30_0 .net *"_ivl_64", 19 0, L_0x5aceb0963400;  1 drivers
v0x5aceb093c010_0 .net *"_ivl_66", 10 0, L_0x5aceb09634a0;  1 drivers
L_0x725bf9186918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aceb093c0f0_0 .net *"_ivl_69", 3 0, L_0x725bf9186918;  1 drivers
v0x5aceb093c1d0_0 .net *"_ivl_70", 11 0, L_0x5aceb0963360;  1 drivers
L_0x725bf9186960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093c2b0_0 .net *"_ivl_73", 0 0, L_0x725bf9186960;  1 drivers
L_0x725bf91869a8 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5aceb093c390_0 .net/2u *"_ivl_74", 11 0, L_0x725bf91869a8;  1 drivers
v0x5aceb093c470_0 .net *"_ivl_77", 11 0, L_0x5aceb09638f0;  1 drivers
v0x5aceb093c550_0 .net *"_ivl_8", 10 0, L_0x5aceb09620a0;  1 drivers
L_0x725bf91869f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aceb093c840_0 .net *"_ivl_82", 0 0, L_0x725bf91869f0;  1 drivers
v0x5aceb093c920_0 .net *"_ivl_83", 12 0, L_0x5aceb0963af0;  1 drivers
L_0x725bf9186c30 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0x5aceb093ca00_0 .net/2u *"_ivl_87", 12 0, L_0x725bf9186c30;  1 drivers
v0x5aceb093cae0_0 .net *"_ivl_88", 12 0, L_0x5aceb0963c30;  1 drivers
v0x5aceb093cbc0_0 .net *"_ivl_90", 0 0, L_0x5aceb0963e40;  1 drivers
v0x5aceb093cc80_0 .net "addr_index", 6 0, L_0x5aceb0961ec0;  1 drivers
v0x5aceb093cd60_0 .net "addr_tag", 19 0, L_0x5aceb0961d90;  1 drivers
v0x5aceb093ce40_0 .net "addr_word_offset", 2 0, L_0x5aceb0961f60;  1 drivers
v0x5aceb093cf20_0 .var "alloc_counter", 2 0;
v0x5aceb093d000_0 .net "cache_hit", 0 0, L_0x5aceb0963fd0;  1 drivers
v0x5aceb093d0c0_0 .var "cache_stall", 0 0;
v0x5aceb093d180_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb093d220_0 .net "cpu_addr", 31 0, v0x5aceb09312e0_0;  alias, 1 drivers
v0x5aceb093d2e0_0 .net "cpu_read", 0 0, v0x5aceb0930cc0_0;  alias, 1 drivers
v0x5aceb093d380_0 .var "cpu_read_data", 31 0;
v0x5aceb093d420_0 .net "cpu_write", 0 0, v0x5aceb0930fc0_0;  alias, 1 drivers
v0x5aceb093d4f0_0 .net "cpu_write_data", 31 0, v0x5aceb09317e0_0;  alias, 1 drivers
v0x5aceb093d5c0 .array "data_block", 2047 0, 31 0;
v0x5aceb093d660 .array "dirty_bit", 255 0, 0 0;
v0x5aceb093d700_0 .var "hit_way", 0 0;
v0x5aceb093d7a0_0 .var/i "i", 31 0;
v0x5aceb093d880_0 .var/i "j", 31 0;
v0x5aceb093d960_0 .var/i "k", 31 0;
v0x5aceb093da40 .array "lru_bit", 127 0, 0 0;
v0x5aceb093dae0_0 .var "mem_read_addr", 31 0;
v0x5aceb093dbc0_0 .net "mem_read_data", 31 0, L_0x5aceb09645e0;  alias, 1 drivers
v0x5aceb093dca0_0 .var "mem_read_en", 0 0;
v0x5aceb093dd60_0 .var "mem_write_addr", 31 0;
v0x5aceb093de40_0 .var "mem_write_data", 31 0;
v0x5aceb093df20_0 .var "mem_write_en", 0 0;
v0x5aceb093dfe0_0 .net "reset", 0 0, v0x5aceb094b900_0;  alias, 1 drivers
v0x5aceb093e110_0 .var "state", 2 0;
v0x5aceb093e1f0 .array "tag_field", 255 0, 19 0;
v0x5aceb093e2b0 .array "valid_bit", 255 0, 0 0;
v0x5aceb093e350_0 .var "victim_way", 0 0;
v0x5aceb093e410_0 .var "was_read", 0 0;
v0x5aceb093e4d0_0 .net "way0_hit", 0 0, L_0x5aceb0962a70;  1 drivers
v0x5aceb093e590_0 .net "way1_hit", 0 0, L_0x5aceb0962a00;  1 drivers
v0x5aceb093e650_0 .var "wb_counter", 2 0;
L_0x5aceb0961d90 .part v0x5aceb09312e0_0, 12, 20;
L_0x5aceb0961ec0 .part v0x5aceb09312e0_0, 5, 7;
L_0x5aceb0961f60 .part v0x5aceb09312e0_0, 2, 3;
L_0x5aceb0962000 .array/port v0x5aceb093e2b0, L_0x5aceb0962270;
L_0x5aceb09620a0 .concat [ 7 4 0 0], L_0x5aceb0961ec0, L_0x725bf9186648;
L_0x5aceb0962140 .concat [ 11 1 0 0], L_0x5aceb09620a0, L_0x725bf9186690;
L_0x5aceb0962270 .arith/mult 12, L_0x5aceb0962140, L_0x725bf91866d8;
L_0x5aceb0962400 .array/port v0x5aceb093e1f0, L_0x5aceb0962730;
L_0x5aceb09624f0 .concat [ 7 4 0 0], L_0x5aceb0961ec0, L_0x725bf9186720;
L_0x5aceb09625e0 .concat [ 11 1 0 0], L_0x5aceb09624f0, L_0x725bf9186768;
L_0x5aceb0962730 .arith/mult 12, L_0x5aceb09625e0, L_0x725bf91867b0;
L_0x5aceb09628c0 .cmp/eq 20, L_0x5aceb0962400, L_0x5aceb0961d90;
L_0x5aceb0962b80 .array/port v0x5aceb093e2b0, L_0x5aceb0963220;
L_0x5aceb0962c20 .concat [ 7 4 0 0], L_0x5aceb0961ec0, L_0x725bf91867f8;
L_0x5aceb0962dd0 .concat [ 11 1 0 0], L_0x5aceb0962c20, L_0x725bf9186840;
L_0x5aceb0962f10 .arith/mult 12, L_0x5aceb0962dd0, L_0x725bf9186888;
L_0x5aceb09630e0 .concat [ 12 1 0 0], L_0x5aceb0962f10, L_0x725bf91868d0;
L_0x5aceb0963220 .arith/sum 13, L_0x5aceb09630e0, L_0x725bf9186be8;
L_0x5aceb0963400 .array/port v0x5aceb093e1f0, L_0x5aceb0963c30;
L_0x5aceb09634a0 .concat [ 7 4 0 0], L_0x5aceb0961ec0, L_0x725bf9186918;
L_0x5aceb0963360 .concat [ 11 1 0 0], L_0x5aceb09634a0, L_0x725bf9186960;
L_0x5aceb09638f0 .arith/mult 12, L_0x5aceb0963360, L_0x725bf91869a8;
L_0x5aceb0963af0 .concat [ 12 1 0 0], L_0x5aceb09638f0, L_0x725bf91869f0;
L_0x5aceb0963c30 .arith/sum 13, L_0x5aceb0963af0, L_0x725bf9186c30;
L_0x5aceb0963e40 .cmp/eq 20, L_0x5aceb0963400, L_0x5aceb0961d90;
S_0x5aceb093e8f0 .scope module, "data_mem" "memoryFile" 2 305, 2 658 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
L_0x5aceb09645e0 .functor BUFZ 32, L_0x5aceb09640e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aceb093eaf0_0 .net *"_ivl_0", 31 0, L_0x5aceb09640e0;  1 drivers
v0x5aceb093ebf0_0 .net *"_ivl_10", 9 0, L_0x5aceb0964450;  1 drivers
L_0x725bf9186a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aceb093ecd0_0 .net *"_ivl_13", 1 0, L_0x725bf9186a80;  1 drivers
v0x5aceb093edc0_0 .net *"_ivl_3", 7 0, L_0x5aceb0964180;  1 drivers
v0x5aceb093eea0_0 .net *"_ivl_4", 7 0, L_0x5aceb0964310;  1 drivers
v0x5aceb093ef80_0 .net *"_ivl_6", 5 0, L_0x5aceb0964220;  1 drivers
L_0x725bf9186a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aceb093f060_0 .net *"_ivl_8", 1 0, L_0x725bf9186a38;  1 drivers
v0x5aceb093f140_0 .net "addr", 31 0, L_0x5aceb09646a0;  1 drivers
v0x5aceb093f220_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb093f350_0 .var/i "i", 31 0;
v0x5aceb093f430 .array "mem", 255 0, 31 0;
v0x5aceb093f4f0_0 .net "readData", 31 0, L_0x5aceb09645e0;  alias, 1 drivers
v0x5aceb093f5b0_0 .net "writeData", 31 0, v0x5aceb093de40_0;  alias, 1 drivers
v0x5aceb093f680_0 .net "writeEnable", 0 0, v0x5aceb093df20_0;  alias, 1 drivers
E_0x5aceb09258d0 .event posedge, v0x5aceb09313c0_0;
L_0x5aceb09640e0 .array/port v0x5aceb093f430, L_0x5aceb0964450;
L_0x5aceb0964180 .part L_0x5aceb09646a0, 0, 8;
L_0x5aceb0964220 .part L_0x5aceb0964180, 2, 6;
L_0x5aceb0964310 .concat [ 6 2 0 0], L_0x5aceb0964220, L_0x725bf9186a38;
L_0x5aceb0964450 .concat [ 8 2 0 0], L_0x5aceb0964310, L_0x725bf9186a80;
S_0x5aceb093f7e0 .scope module, "prog_mem" "programMem" 2 19, 2 679 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5aceb093fe00_0 .net "instruction", 31 0, v0x5aceb093fee0_0;  alias, 1 drivers
v0x5aceb093fee0_0 .var "instruction_reg", 31 0;
v0x5aceb093ffa0 .array "instructions", 0 127, 31 0;
v0x5aceb0941480_0 .net "pc", 31 0, v0x5aceb094a8e0_0;  1 drivers
v0x5aceb093ffa0_0 .array/port v0x5aceb093ffa0, 0;
v0x5aceb093ffa0_1 .array/port v0x5aceb093ffa0, 1;
v0x5aceb093ffa0_2 .array/port v0x5aceb093ffa0, 2;
E_0x5aceb093f990/0 .event edge, v0x5aceb0941480_0, v0x5aceb093ffa0_0, v0x5aceb093ffa0_1, v0x5aceb093ffa0_2;
v0x5aceb093ffa0_3 .array/port v0x5aceb093ffa0, 3;
v0x5aceb093ffa0_4 .array/port v0x5aceb093ffa0, 4;
v0x5aceb093ffa0_5 .array/port v0x5aceb093ffa0, 5;
v0x5aceb093ffa0_6 .array/port v0x5aceb093ffa0, 6;
E_0x5aceb093f990/1 .event edge, v0x5aceb093ffa0_3, v0x5aceb093ffa0_4, v0x5aceb093ffa0_5, v0x5aceb093ffa0_6;
v0x5aceb093ffa0_7 .array/port v0x5aceb093ffa0, 7;
v0x5aceb093ffa0_8 .array/port v0x5aceb093ffa0, 8;
v0x5aceb093ffa0_9 .array/port v0x5aceb093ffa0, 9;
v0x5aceb093ffa0_10 .array/port v0x5aceb093ffa0, 10;
E_0x5aceb093f990/2 .event edge, v0x5aceb093ffa0_7, v0x5aceb093ffa0_8, v0x5aceb093ffa0_9, v0x5aceb093ffa0_10;
v0x5aceb093ffa0_11 .array/port v0x5aceb093ffa0, 11;
v0x5aceb093ffa0_12 .array/port v0x5aceb093ffa0, 12;
v0x5aceb093ffa0_13 .array/port v0x5aceb093ffa0, 13;
v0x5aceb093ffa0_14 .array/port v0x5aceb093ffa0, 14;
E_0x5aceb093f990/3 .event edge, v0x5aceb093ffa0_11, v0x5aceb093ffa0_12, v0x5aceb093ffa0_13, v0x5aceb093ffa0_14;
v0x5aceb093ffa0_15 .array/port v0x5aceb093ffa0, 15;
v0x5aceb093ffa0_16 .array/port v0x5aceb093ffa0, 16;
v0x5aceb093ffa0_17 .array/port v0x5aceb093ffa0, 17;
v0x5aceb093ffa0_18 .array/port v0x5aceb093ffa0, 18;
E_0x5aceb093f990/4 .event edge, v0x5aceb093ffa0_15, v0x5aceb093ffa0_16, v0x5aceb093ffa0_17, v0x5aceb093ffa0_18;
v0x5aceb093ffa0_19 .array/port v0x5aceb093ffa0, 19;
v0x5aceb093ffa0_20 .array/port v0x5aceb093ffa0, 20;
v0x5aceb093ffa0_21 .array/port v0x5aceb093ffa0, 21;
v0x5aceb093ffa0_22 .array/port v0x5aceb093ffa0, 22;
E_0x5aceb093f990/5 .event edge, v0x5aceb093ffa0_19, v0x5aceb093ffa0_20, v0x5aceb093ffa0_21, v0x5aceb093ffa0_22;
v0x5aceb093ffa0_23 .array/port v0x5aceb093ffa0, 23;
v0x5aceb093ffa0_24 .array/port v0x5aceb093ffa0, 24;
v0x5aceb093ffa0_25 .array/port v0x5aceb093ffa0, 25;
v0x5aceb093ffa0_26 .array/port v0x5aceb093ffa0, 26;
E_0x5aceb093f990/6 .event edge, v0x5aceb093ffa0_23, v0x5aceb093ffa0_24, v0x5aceb093ffa0_25, v0x5aceb093ffa0_26;
v0x5aceb093ffa0_27 .array/port v0x5aceb093ffa0, 27;
v0x5aceb093ffa0_28 .array/port v0x5aceb093ffa0, 28;
v0x5aceb093ffa0_29 .array/port v0x5aceb093ffa0, 29;
v0x5aceb093ffa0_30 .array/port v0x5aceb093ffa0, 30;
E_0x5aceb093f990/7 .event edge, v0x5aceb093ffa0_27, v0x5aceb093ffa0_28, v0x5aceb093ffa0_29, v0x5aceb093ffa0_30;
v0x5aceb093ffa0_31 .array/port v0x5aceb093ffa0, 31;
v0x5aceb093ffa0_32 .array/port v0x5aceb093ffa0, 32;
v0x5aceb093ffa0_33 .array/port v0x5aceb093ffa0, 33;
v0x5aceb093ffa0_34 .array/port v0x5aceb093ffa0, 34;
E_0x5aceb093f990/8 .event edge, v0x5aceb093ffa0_31, v0x5aceb093ffa0_32, v0x5aceb093ffa0_33, v0x5aceb093ffa0_34;
v0x5aceb093ffa0_35 .array/port v0x5aceb093ffa0, 35;
v0x5aceb093ffa0_36 .array/port v0x5aceb093ffa0, 36;
v0x5aceb093ffa0_37 .array/port v0x5aceb093ffa0, 37;
v0x5aceb093ffa0_38 .array/port v0x5aceb093ffa0, 38;
E_0x5aceb093f990/9 .event edge, v0x5aceb093ffa0_35, v0x5aceb093ffa0_36, v0x5aceb093ffa0_37, v0x5aceb093ffa0_38;
v0x5aceb093ffa0_39 .array/port v0x5aceb093ffa0, 39;
v0x5aceb093ffa0_40 .array/port v0x5aceb093ffa0, 40;
v0x5aceb093ffa0_41 .array/port v0x5aceb093ffa0, 41;
v0x5aceb093ffa0_42 .array/port v0x5aceb093ffa0, 42;
E_0x5aceb093f990/10 .event edge, v0x5aceb093ffa0_39, v0x5aceb093ffa0_40, v0x5aceb093ffa0_41, v0x5aceb093ffa0_42;
v0x5aceb093ffa0_43 .array/port v0x5aceb093ffa0, 43;
v0x5aceb093ffa0_44 .array/port v0x5aceb093ffa0, 44;
v0x5aceb093ffa0_45 .array/port v0x5aceb093ffa0, 45;
v0x5aceb093ffa0_46 .array/port v0x5aceb093ffa0, 46;
E_0x5aceb093f990/11 .event edge, v0x5aceb093ffa0_43, v0x5aceb093ffa0_44, v0x5aceb093ffa0_45, v0x5aceb093ffa0_46;
v0x5aceb093ffa0_47 .array/port v0x5aceb093ffa0, 47;
v0x5aceb093ffa0_48 .array/port v0x5aceb093ffa0, 48;
v0x5aceb093ffa0_49 .array/port v0x5aceb093ffa0, 49;
v0x5aceb093ffa0_50 .array/port v0x5aceb093ffa0, 50;
E_0x5aceb093f990/12 .event edge, v0x5aceb093ffa0_47, v0x5aceb093ffa0_48, v0x5aceb093ffa0_49, v0x5aceb093ffa0_50;
v0x5aceb093ffa0_51 .array/port v0x5aceb093ffa0, 51;
v0x5aceb093ffa0_52 .array/port v0x5aceb093ffa0, 52;
v0x5aceb093ffa0_53 .array/port v0x5aceb093ffa0, 53;
v0x5aceb093ffa0_54 .array/port v0x5aceb093ffa0, 54;
E_0x5aceb093f990/13 .event edge, v0x5aceb093ffa0_51, v0x5aceb093ffa0_52, v0x5aceb093ffa0_53, v0x5aceb093ffa0_54;
v0x5aceb093ffa0_55 .array/port v0x5aceb093ffa0, 55;
v0x5aceb093ffa0_56 .array/port v0x5aceb093ffa0, 56;
v0x5aceb093ffa0_57 .array/port v0x5aceb093ffa0, 57;
v0x5aceb093ffa0_58 .array/port v0x5aceb093ffa0, 58;
E_0x5aceb093f990/14 .event edge, v0x5aceb093ffa0_55, v0x5aceb093ffa0_56, v0x5aceb093ffa0_57, v0x5aceb093ffa0_58;
v0x5aceb093ffa0_59 .array/port v0x5aceb093ffa0, 59;
v0x5aceb093ffa0_60 .array/port v0x5aceb093ffa0, 60;
v0x5aceb093ffa0_61 .array/port v0x5aceb093ffa0, 61;
v0x5aceb093ffa0_62 .array/port v0x5aceb093ffa0, 62;
E_0x5aceb093f990/15 .event edge, v0x5aceb093ffa0_59, v0x5aceb093ffa0_60, v0x5aceb093ffa0_61, v0x5aceb093ffa0_62;
v0x5aceb093ffa0_63 .array/port v0x5aceb093ffa0, 63;
v0x5aceb093ffa0_64 .array/port v0x5aceb093ffa0, 64;
v0x5aceb093ffa0_65 .array/port v0x5aceb093ffa0, 65;
v0x5aceb093ffa0_66 .array/port v0x5aceb093ffa0, 66;
E_0x5aceb093f990/16 .event edge, v0x5aceb093ffa0_63, v0x5aceb093ffa0_64, v0x5aceb093ffa0_65, v0x5aceb093ffa0_66;
v0x5aceb093ffa0_67 .array/port v0x5aceb093ffa0, 67;
v0x5aceb093ffa0_68 .array/port v0x5aceb093ffa0, 68;
v0x5aceb093ffa0_69 .array/port v0x5aceb093ffa0, 69;
v0x5aceb093ffa0_70 .array/port v0x5aceb093ffa0, 70;
E_0x5aceb093f990/17 .event edge, v0x5aceb093ffa0_67, v0x5aceb093ffa0_68, v0x5aceb093ffa0_69, v0x5aceb093ffa0_70;
v0x5aceb093ffa0_71 .array/port v0x5aceb093ffa0, 71;
v0x5aceb093ffa0_72 .array/port v0x5aceb093ffa0, 72;
v0x5aceb093ffa0_73 .array/port v0x5aceb093ffa0, 73;
v0x5aceb093ffa0_74 .array/port v0x5aceb093ffa0, 74;
E_0x5aceb093f990/18 .event edge, v0x5aceb093ffa0_71, v0x5aceb093ffa0_72, v0x5aceb093ffa0_73, v0x5aceb093ffa0_74;
v0x5aceb093ffa0_75 .array/port v0x5aceb093ffa0, 75;
v0x5aceb093ffa0_76 .array/port v0x5aceb093ffa0, 76;
v0x5aceb093ffa0_77 .array/port v0x5aceb093ffa0, 77;
v0x5aceb093ffa0_78 .array/port v0x5aceb093ffa0, 78;
E_0x5aceb093f990/19 .event edge, v0x5aceb093ffa0_75, v0x5aceb093ffa0_76, v0x5aceb093ffa0_77, v0x5aceb093ffa0_78;
v0x5aceb093ffa0_79 .array/port v0x5aceb093ffa0, 79;
v0x5aceb093ffa0_80 .array/port v0x5aceb093ffa0, 80;
v0x5aceb093ffa0_81 .array/port v0x5aceb093ffa0, 81;
v0x5aceb093ffa0_82 .array/port v0x5aceb093ffa0, 82;
E_0x5aceb093f990/20 .event edge, v0x5aceb093ffa0_79, v0x5aceb093ffa0_80, v0x5aceb093ffa0_81, v0x5aceb093ffa0_82;
v0x5aceb093ffa0_83 .array/port v0x5aceb093ffa0, 83;
v0x5aceb093ffa0_84 .array/port v0x5aceb093ffa0, 84;
v0x5aceb093ffa0_85 .array/port v0x5aceb093ffa0, 85;
v0x5aceb093ffa0_86 .array/port v0x5aceb093ffa0, 86;
E_0x5aceb093f990/21 .event edge, v0x5aceb093ffa0_83, v0x5aceb093ffa0_84, v0x5aceb093ffa0_85, v0x5aceb093ffa0_86;
v0x5aceb093ffa0_87 .array/port v0x5aceb093ffa0, 87;
v0x5aceb093ffa0_88 .array/port v0x5aceb093ffa0, 88;
v0x5aceb093ffa0_89 .array/port v0x5aceb093ffa0, 89;
v0x5aceb093ffa0_90 .array/port v0x5aceb093ffa0, 90;
E_0x5aceb093f990/22 .event edge, v0x5aceb093ffa0_87, v0x5aceb093ffa0_88, v0x5aceb093ffa0_89, v0x5aceb093ffa0_90;
v0x5aceb093ffa0_91 .array/port v0x5aceb093ffa0, 91;
v0x5aceb093ffa0_92 .array/port v0x5aceb093ffa0, 92;
v0x5aceb093ffa0_93 .array/port v0x5aceb093ffa0, 93;
v0x5aceb093ffa0_94 .array/port v0x5aceb093ffa0, 94;
E_0x5aceb093f990/23 .event edge, v0x5aceb093ffa0_91, v0x5aceb093ffa0_92, v0x5aceb093ffa0_93, v0x5aceb093ffa0_94;
v0x5aceb093ffa0_95 .array/port v0x5aceb093ffa0, 95;
v0x5aceb093ffa0_96 .array/port v0x5aceb093ffa0, 96;
v0x5aceb093ffa0_97 .array/port v0x5aceb093ffa0, 97;
v0x5aceb093ffa0_98 .array/port v0x5aceb093ffa0, 98;
E_0x5aceb093f990/24 .event edge, v0x5aceb093ffa0_95, v0x5aceb093ffa0_96, v0x5aceb093ffa0_97, v0x5aceb093ffa0_98;
v0x5aceb093ffa0_99 .array/port v0x5aceb093ffa0, 99;
v0x5aceb093ffa0_100 .array/port v0x5aceb093ffa0, 100;
v0x5aceb093ffa0_101 .array/port v0x5aceb093ffa0, 101;
v0x5aceb093ffa0_102 .array/port v0x5aceb093ffa0, 102;
E_0x5aceb093f990/25 .event edge, v0x5aceb093ffa0_99, v0x5aceb093ffa0_100, v0x5aceb093ffa0_101, v0x5aceb093ffa0_102;
v0x5aceb093ffa0_103 .array/port v0x5aceb093ffa0, 103;
v0x5aceb093ffa0_104 .array/port v0x5aceb093ffa0, 104;
v0x5aceb093ffa0_105 .array/port v0x5aceb093ffa0, 105;
v0x5aceb093ffa0_106 .array/port v0x5aceb093ffa0, 106;
E_0x5aceb093f990/26 .event edge, v0x5aceb093ffa0_103, v0x5aceb093ffa0_104, v0x5aceb093ffa0_105, v0x5aceb093ffa0_106;
v0x5aceb093ffa0_107 .array/port v0x5aceb093ffa0, 107;
v0x5aceb093ffa0_108 .array/port v0x5aceb093ffa0, 108;
v0x5aceb093ffa0_109 .array/port v0x5aceb093ffa0, 109;
v0x5aceb093ffa0_110 .array/port v0x5aceb093ffa0, 110;
E_0x5aceb093f990/27 .event edge, v0x5aceb093ffa0_107, v0x5aceb093ffa0_108, v0x5aceb093ffa0_109, v0x5aceb093ffa0_110;
v0x5aceb093ffa0_111 .array/port v0x5aceb093ffa0, 111;
v0x5aceb093ffa0_112 .array/port v0x5aceb093ffa0, 112;
v0x5aceb093ffa0_113 .array/port v0x5aceb093ffa0, 113;
v0x5aceb093ffa0_114 .array/port v0x5aceb093ffa0, 114;
E_0x5aceb093f990/28 .event edge, v0x5aceb093ffa0_111, v0x5aceb093ffa0_112, v0x5aceb093ffa0_113, v0x5aceb093ffa0_114;
v0x5aceb093ffa0_115 .array/port v0x5aceb093ffa0, 115;
v0x5aceb093ffa0_116 .array/port v0x5aceb093ffa0, 116;
v0x5aceb093ffa0_117 .array/port v0x5aceb093ffa0, 117;
v0x5aceb093ffa0_118 .array/port v0x5aceb093ffa0, 118;
E_0x5aceb093f990/29 .event edge, v0x5aceb093ffa0_115, v0x5aceb093ffa0_116, v0x5aceb093ffa0_117, v0x5aceb093ffa0_118;
v0x5aceb093ffa0_119 .array/port v0x5aceb093ffa0, 119;
v0x5aceb093ffa0_120 .array/port v0x5aceb093ffa0, 120;
v0x5aceb093ffa0_121 .array/port v0x5aceb093ffa0, 121;
v0x5aceb093ffa0_122 .array/port v0x5aceb093ffa0, 122;
E_0x5aceb093f990/30 .event edge, v0x5aceb093ffa0_119, v0x5aceb093ffa0_120, v0x5aceb093ffa0_121, v0x5aceb093ffa0_122;
v0x5aceb093ffa0_123 .array/port v0x5aceb093ffa0, 123;
v0x5aceb093ffa0_124 .array/port v0x5aceb093ffa0, 124;
v0x5aceb093ffa0_125 .array/port v0x5aceb093ffa0, 125;
v0x5aceb093ffa0_126 .array/port v0x5aceb093ffa0, 126;
E_0x5aceb093f990/31 .event edge, v0x5aceb093ffa0_123, v0x5aceb093ffa0_124, v0x5aceb093ffa0_125, v0x5aceb093ffa0_126;
v0x5aceb093ffa0_127 .array/port v0x5aceb093ffa0, 127;
E_0x5aceb093f990/32 .event edge, v0x5aceb093ffa0_127;
E_0x5aceb093f990 .event/or E_0x5aceb093f990/0, E_0x5aceb093f990/1, E_0x5aceb093f990/2, E_0x5aceb093f990/3, E_0x5aceb093f990/4, E_0x5aceb093f990/5, E_0x5aceb093f990/6, E_0x5aceb093f990/7, E_0x5aceb093f990/8, E_0x5aceb093f990/9, E_0x5aceb093f990/10, E_0x5aceb093f990/11, E_0x5aceb093f990/12, E_0x5aceb093f990/13, E_0x5aceb093f990/14, E_0x5aceb093f990/15, E_0x5aceb093f990/16, E_0x5aceb093f990/17, E_0x5aceb093f990/18, E_0x5aceb093f990/19, E_0x5aceb093f990/20, E_0x5aceb093f990/21, E_0x5aceb093f990/22, E_0x5aceb093f990/23, E_0x5aceb093f990/24, E_0x5aceb093f990/25, E_0x5aceb093f990/26, E_0x5aceb093f990/27, E_0x5aceb093f990/28, E_0x5aceb093f990/29, E_0x5aceb093f990/30, E_0x5aceb093f990/31, E_0x5aceb093f990/32;
S_0x5aceb09415c0 .scope module, "regFile" "registerFile" 2 80, 2 423 0, S_0x5aceb08e0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 5 "readReg1";
    .port_info 5 /INPUT 5 "readReg2";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0x5aceb08e6150 .functor AND 1, L_0x5aceb0964e10, L_0x5aceb095c3e0, C4<1>, C4<1>;
L_0x5aceb0902040 .functor AND 1, L_0x5aceb08e6150, L_0x5aceb095c5b0, C4<1>, C4<1>;
L_0x5aceb08ff490 .functor AND 1, L_0x5aceb0964e10, L_0x5aceb095cae0, C4<1>, C4<1>;
L_0x5aceb0880940 .functor AND 1, L_0x5aceb08ff490, L_0x5aceb095cca0, C4<1>, C4<1>;
v0x5aceb09418c0_0 .net *"_ivl_0", 0 0, L_0x5aceb095c3e0;  1 drivers
v0x5aceb0941980_0 .net *"_ivl_10", 31 0, L_0x5aceb095c740;  1 drivers
v0x5aceb0941a60_0 .net *"_ivl_12", 6 0, L_0x5aceb095c7e0;  1 drivers
L_0x725bf91860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aceb0941b50_0 .net *"_ivl_15", 1 0, L_0x725bf91860f0;  1 drivers
v0x5aceb0941c30_0 .net *"_ivl_18", 0 0, L_0x5aceb095cae0;  1 drivers
v0x5aceb0941d40_0 .net *"_ivl_21", 0 0, L_0x5aceb08ff490;  1 drivers
L_0x725bf9186138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0941e00_0 .net/2u *"_ivl_22", 4 0, L_0x725bf9186138;  1 drivers
v0x5aceb0941ee0_0 .net *"_ivl_24", 0 0, L_0x5aceb095cca0;  1 drivers
v0x5aceb0941fa0_0 .net *"_ivl_27", 0 0, L_0x5aceb0880940;  1 drivers
v0x5aceb09420f0_0 .net *"_ivl_28", 31 0, L_0x5aceb095ce30;  1 drivers
v0x5aceb09421d0_0 .net *"_ivl_3", 0 0, L_0x5aceb08e6150;  1 drivers
v0x5aceb0942290_0 .net *"_ivl_30", 6 0, L_0x5aceb095cf20;  1 drivers
L_0x725bf9186180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aceb0942370_0 .net *"_ivl_33", 1 0, L_0x725bf9186180;  1 drivers
L_0x725bf91860a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5aceb0942450_0 .net/2u *"_ivl_4", 4 0, L_0x725bf91860a8;  1 drivers
v0x5aceb0942530_0 .net *"_ivl_6", 0 0, L_0x5aceb095c5b0;  1 drivers
v0x5aceb09425f0_0 .net *"_ivl_9", 0 0, L_0x5aceb0902040;  1 drivers
v0x5aceb09426b0_0 .net "clk", 0 0, v0x5aceb094b510_0;  alias, 1 drivers
v0x5aceb0942750_0 .var/i "i", 31 0;
v0x5aceb0942830_0 .net "readData1", 31 0, L_0x5aceb095c950;  alias, 1 drivers
v0x5aceb09428f0_0 .net "readData2", 31 0, L_0x5aceb095d060;  alias, 1 drivers
v0x5aceb09429c0_0 .net "readReg1", 4 0, L_0x5aceb095c040;  alias, 1 drivers
v0x5aceb0942a90_0 .net "readReg2", 4 0, L_0x5aceb095c1b0;  alias, 1 drivers
v0x5aceb0942b60 .array "registers", 31 0, 31 0;
v0x5aceb0942c00_0 .net "writeData", 31 0, L_0x5aceb0964a30;  alias, 1 drivers
v0x5aceb0942ce0_0 .net "writeEnable", 0 0, L_0x5aceb0964e10;  alias, 1 drivers
v0x5aceb0942da0_0 .net "writeReg", 4 0, L_0x5aceb0964b70;  alias, 1 drivers
L_0x5aceb095c3e0 .cmp/eq 5, L_0x5aceb095c040, L_0x5aceb0964b70;
L_0x5aceb095c5b0 .cmp/ne 5, L_0x5aceb095c040, L_0x725bf91860a8;
L_0x5aceb095c740 .array/port v0x5aceb0942b60, L_0x5aceb095c7e0;
L_0x5aceb095c7e0 .concat [ 5 2 0 0], L_0x5aceb095c040, L_0x725bf91860f0;
L_0x5aceb095c950 .functor MUXZ 32, L_0x5aceb095c740, L_0x5aceb0964a30, L_0x5aceb0902040, C4<>;
L_0x5aceb095cae0 .cmp/eq 5, L_0x5aceb095c1b0, L_0x5aceb0964b70;
L_0x5aceb095cca0 .cmp/ne 5, L_0x5aceb095c1b0, L_0x725bf9186138;
L_0x5aceb095ce30 .array/port v0x5aceb0942b60, L_0x5aceb095cf20;
L_0x5aceb095cf20 .concat [ 5 2 0 0], L_0x5aceb095c1b0, L_0x725bf9186180;
L_0x5aceb095d060 .functor MUXZ 32, L_0x5aceb095ce30, L_0x5aceb0964a30, L_0x5aceb0880940, C4<>;
    .scope S_0x5aceb093f7e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb093fee0_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 21727256, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 1151104, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537133062, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2890006528, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 599654392, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2946760708, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2948530176, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 8929322, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 285212675, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 545587199, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2411659264, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2409889796, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 8523800, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 292159490, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 23683106, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 25919520, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 21583906, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 23748644, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 25716773, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2903310336, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 537460836, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 556400639, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 354484220, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5aceb093ffa0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5aceb093f7e0;
T_1 ;
    %wait E_0x5aceb093f990;
    %ix/getv 4, v0x5aceb0941480_0;
    %load/vec4a v0x5aceb093ffa0, 4;
    %store/vec4 v0x5aceb093fee0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5aceb0918290;
T_2 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb0937a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0937720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0937930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5aceb0937b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5aceb0937720_0;
    %assign/vec4 v0x5aceb0937720_0, 0;
    %load/vec4 v0x5aceb0937930_0;
    %assign/vec4 v0x5aceb0937930_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5aceb09375a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0937720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0937930_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5aceb0937660_0;
    %assign/vec4 v0x5aceb0937720_0, 0;
    %load/vec4 v0x5aceb0937800_0;
    %assign/vec4 v0x5aceb0937930_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5aceb08bb690;
T_3 ;
    %wait E_0x5aceb08ec370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08fec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb09300d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb09020f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb09017b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08ff540_0, 0, 1;
    %load/vec4 v0x5aceb09303f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %load/vec4 v0x5aceb0930310_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08ff540_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08fec00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb09300d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb09020f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb09017b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb09020f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb09017b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08ff540_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb0930250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08e6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0930190_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5aceb08e6270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb08ff540_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5aceb09415c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb0942750_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5aceb0942750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5aceb0942750_0;
    %store/vec4a v0x5aceb0942b60, 4, 0;
    %load/vec4 v0x5aceb0942750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb0942750_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5aceb09415c0;
T_5 ;
    %wait E_0x5aceb09258d0;
    %load/vec4 v0x5aceb0942ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5aceb0942da0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5aceb0942c00_0;
    %load/vec4 v0x5aceb0942da0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb0942b60, 0, 4;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb0942b60, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5aceb0917f40;
T_6 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb09367b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0936510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09366d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09359b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09353f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09356d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aceb0934ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09350e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935de0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5aceb0935b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0936510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09366d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0936140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09359b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09353f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09356d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aceb0934ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09350e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935de0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5aceb0936c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09359b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09353f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09356d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0934ca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aceb0934ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09350e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0935250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0935de0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5aceb0935ed0_0;
    %assign/vec4 v0x5aceb0935fa0_0, 0;
    %load/vec4 v0x5aceb0936220_0;
    %assign/vec4 v0x5aceb0936510_0, 0;
    %load/vec4 v0x5aceb09365f0_0;
    %assign/vec4 v0x5aceb09366d0_0, 0;
    %load/vec4 v0x5aceb0935be0_0;
    %assign/vec4 v0x5aceb0935c80_0, 0;
    %load/vec4 v0x5aceb0936880_0;
    %assign/vec4 v0x5aceb0936940_0, 0;
    %load/vec4 v0x5aceb0936a30_0;
    %assign/vec4 v0x5aceb0936af0_0, 0;
    %load/vec4 v0x5aceb0936060_0;
    %assign/vec4 v0x5aceb0936140_0, 0;
    %load/vec4 v0x5aceb0935910_0;
    %assign/vec4 v0x5aceb09359b0_0, 0;
    %load/vec4 v0x5aceb0935320_0;
    %assign/vec4 v0x5aceb09353f0_0, 0;
    %load/vec4 v0x5aceb0935600_0;
    %assign/vec4 v0x5aceb09356d0_0, 0;
    %load/vec4 v0x5aceb0935490_0;
    %assign/vec4 v0x5aceb0935530_0, 0;
    %load/vec4 v0x5aceb09357a0_0;
    %assign/vec4 v0x5aceb0935870_0, 0;
    %load/vec4 v0x5aceb0934ed0_0;
    %assign/vec4 v0x5aceb0934fa0_0, 0;
    %load/vec4 v0x5aceb0934d40_0;
    %assign/vec4 v0x5aceb0934e30_0, 0;
    %load/vec4 v0x5aceb0934ba0_0;
    %assign/vec4 v0x5aceb0934ca0_0, 0;
    %load/vec4 v0x5aceb0934a00_0;
    %assign/vec4 v0x5aceb0934ae0_0, 0;
    %load/vec4 v0x5aceb0935040_0;
    %assign/vec4 v0x5aceb09350e0_0, 0;
    %load/vec4 v0x5aceb09351b0_0;
    %assign/vec4 v0x5aceb0935250_0, 0;
    %load/vec4 v0x5aceb0935d20_0;
    %assign/vec4 v0x5aceb0935de0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5aceb0916fe0;
T_7 ;
    %wait E_0x5aceb08f2b50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aceb0932030_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aceb09320d0_0, 0, 2;
    %load/vec4 v0x5aceb0932540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5aceb0931f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x5aceb0931eb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x5aceb0931eb0_0;
    %load/vec4 v0x5aceb0932190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aceb0932030_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5aceb0932480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.9, 10;
    %load/vec4 v0x5aceb09323a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x5aceb09323a0_0;
    %load/vec4 v0x5aceb0932190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aceb0932030_0, 0, 2;
T_7.6 ;
T_7.3 ;
    %load/vec4 v0x5aceb0931f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.13, 10;
    %load/vec4 v0x5aceb0931eb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x5aceb0931eb0_0;
    %load/vec4 v0x5aceb09322c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aceb09320d0_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5aceb0932480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.17, 10;
    %load/vec4 v0x5aceb09323a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x5aceb09323a0_0;
    %load/vec4 v0x5aceb09322c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aceb09320d0_0, 0, 2;
T_7.14 ;
T_7.11 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5aceb0917360;
T_8 ;
    %wait E_0x5aceb0925890;
    %load/vec4 v0x5aceb09336c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb0934120_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5aceb09335f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5aceb0934060_0;
    %store/vec4 v0x5aceb0934120_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5aceb0934060_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.5, 8;
    %load/vec4 v0x5aceb0933b20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.5;
    %flag_get/vec4 8;
    %jmp/1 T_8.4, 8;
    %load/vec4 v0x5aceb0933820_0;
    %or;
T_8.4;
    %store/vec4 v0x5aceb0934120_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5aceb0939160;
T_9 ;
    %wait E_0x5aceb0925850;
    %load/vec4 v0x5aceb0939ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %add;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %mul;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %and;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %or;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %xor;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %or;
    %inv;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %sub;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x5aceb0937f00_0;
    %load/vec4 v0x5aceb0939ca0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x5aceb0939ab0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5aceb08f3ed0;
T_10 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb0931640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09312e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09317e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb09319a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0931140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0930cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0930fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0930e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0930990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0930af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0931560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5aceb0931200_0;
    %assign/vec4 v0x5aceb09312e0_0, 0;
    %load/vec4 v0x5aceb0931700_0;
    %assign/vec4 v0x5aceb09317e0_0, 0;
    %load/vec4 v0x5aceb09318c0_0;
    %assign/vec4 v0x5aceb09319a0_0, 0;
    %load/vec4 v0x5aceb0931080_0;
    %assign/vec4 v0x5aceb0931140_0, 0;
    %load/vec4 v0x5aceb0930bb0_0;
    %assign/vec4 v0x5aceb0930cc0_0, 0;
    %load/vec4 v0x5aceb0930f00_0;
    %assign/vec4 v0x5aceb0930fc0_0, 0;
    %load/vec4 v0x5aceb0930d80_0;
    %assign/vec4 v0x5aceb0930e40_0, 0;
    %load/vec4 v0x5aceb09308b0_0;
    %assign/vec4 v0x5aceb0930990_0, 0;
    %load/vec4 v0x5aceb0930a50_0;
    %assign/vec4 v0x5aceb0930af0_0, 0;
    %load/vec4 v0x5aceb0931480_0;
    %assign/vec4 v0x5aceb0931560_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5aceb0939df0;
T_11 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb093dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093dca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb093d380_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093cf20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb093d7a0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5aceb093d7a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5aceb093d7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093da40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb093d960_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5aceb093d960_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5aceb093d7a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5aceb093d960_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093e2b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5aceb093d7a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5aceb093d960_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d660, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5aceb093d7a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5aceb093d960_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb093d880_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5aceb093d880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5aceb093d7a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x5aceb093d960_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 42;
    %add;
    %pad/s 43;
    %load/vec4 v0x5aceb093d880_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d5c0, 0, 4;
    %load/vec4 v0x5aceb093d880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb093d880_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %load/vec4 v0x5aceb093d960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb093d960_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5aceb093d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb093d7a0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5aceb093e110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093dca0_0, 0;
    %load/vec4 v0x5aceb093d2e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.17, 8;
    %load/vec4 v0x5aceb093d420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.17;
    %jmp/0xz  T_11.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
T_11.15 ;
    %jmp T_11.14;
T_11.9 ;
    %load/vec4 v0x5aceb093d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x5aceb093e4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %assign/vec4 v0x5aceb093d700_0, 0;
    %load/vec4 v0x5aceb093d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x5aceb093e4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093ce40_0;
    %pad/u 5;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d5c0, 4;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %pushi/vec4 8, 0, 5;
    %pad/s 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5aceb093ce40_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d5c0, 4;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %assign/vec4 v0x5aceb093d380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %load/vec4 v0x5aceb093e4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093da40, 0, 4;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5aceb093d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
T_11.28 ;
T_11.23 ;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5aceb093d2e0_0;
    %assign/vec4 v0x5aceb093e410_0, 0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093e350_0, 0;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aceb093e350_0, 0;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093da40, 4;
    %assign/vec4 v0x5aceb093e350_0, 0;
T_11.33 ;
T_11.31 ;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 5;
    %load/vec4a v0x5aceb093da40, 5;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.38, 9;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 5;
    %load/vec4a v0x5aceb093da40, 5;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d660, 4;
    %and;
T_11.38;
    %flag_set/vec4 8;
    %jmp/1 T_11.37, 8;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.40, 11;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %and;
T_11.40;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.39, 10;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d660, 4;
    %and;
T_11.39;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.37;
    %jmp/1 T_11.36, 8;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.42, 11;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e2b0, 4;
    %and;
T_11.42;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.41, 10;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d660, 4;
    %and;
T_11.41;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.36;
    %jmp/0xz  T_11.34, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e650_0, 0;
    %jmp T_11.35;
T_11.34 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093cf20_0, 0;
T_11.35 ;
T_11.19 ;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v0x5aceb093d4f0_0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093d700_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5aceb093ce40_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d5c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093d700_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %load/vec4 v0x5aceb093d700_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.43, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.44, 8;
T_11.43 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.44, 8;
 ; End of false expr.
    %blend;
T_11.44;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093da40, 0, 4;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aceb093df20_0, 0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093e1f0, 4;
    %load/vec4 v0x5aceb093cc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5aceb093e650_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5aceb093dd60_0, 0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5aceb093e650_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d5c0, 4;
    %assign/vec4 v0x5aceb093de40_0, 0;
    %load/vec4 v0x5aceb093e650_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093df20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093cf20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e650_0, 0;
    %jmp T_11.46;
T_11.45 ;
    %load/vec4 v0x5aceb093e650_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5aceb093e650_0, 0;
T_11.46 ;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aceb093dca0_0, 0;
    %load/vec4 v0x5aceb093cd60_0;
    %load/vec4 v0x5aceb093cc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5aceb093cf20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5aceb093dae0_0, 0;
    %load/vec4 v0x5aceb093cf20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_11.49, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x5aceb093dca0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_11.49;
    %jmp/0xz  T_11.47, 5;
    %load/vec4 v0x5aceb093dbc0_0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5aceb093cf20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d5c0, 0, 4;
T_11.47 ;
    %load/vec4 v0x5aceb093cf20_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.50, 4;
    %load/vec4 v0x5aceb093dbc0_0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %pushi/vec4 7, 0, 4;
    %pad/s 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d5c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093e2b0, 0, 4;
    %load/vec4 v0x5aceb093cd60_0;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093e1f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093d660, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093dca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093cf20_0, 0;
    %load/vec4 v0x5aceb093e350_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.52, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.53, 8;
T_11.52 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.53, 8;
 ; End of false expr.
    %blend;
T_11.53;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093da40, 0, 4;
    %load/vec4 v0x5aceb093e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.54, 8;
    %load/vec4 v0x5aceb093cc80_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5aceb093e350_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5aceb093ce40_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5aceb093d5c0, 4;
    %assign/vec4 v0x5aceb093d380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb093d0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
    %jmp T_11.55;
T_11.54 ;
    %load/vec4 v0x5aceb093e350_0;
    %assign/vec4 v0x5aceb093d700_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5aceb093e110_0, 0;
T_11.55 ;
    %jmp T_11.51;
T_11.50 ;
    %load/vec4 v0x5aceb093cf20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5aceb093cf20_0, 0;
T_11.51 ;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5aceb093e8f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb093f350_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5aceb093f350_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5aceb093f350_0;
    %store/vec4a v0x5aceb093f430, 4, 0;
    %load/vec4 v0x5aceb093f350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb093f350_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5aceb093e8f0;
T_13 ;
    %wait E_0x5aceb09258d0;
    %load/vec4 v0x5aceb093f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5aceb093f5b0_0;
    %load/vec4 v0x5aceb093f140_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aceb093f430, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5aceb0937d70;
T_14 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb0938c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb0938b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09387a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aceb0938db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0938630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09384f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0938220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb0938360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aceb09389d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5aceb0938a90_0;
    %assign/vec4 v0x5aceb0938b70_0, 0;
    %load/vec4 v0x5aceb09386d0_0;
    %assign/vec4 v0x5aceb09387a0_0, 0;
    %load/vec4 v0x5aceb0938cf0_0;
    %assign/vec4 v0x5aceb0938db0_0, 0;
    %load/vec4 v0x5aceb0938590_0;
    %assign/vec4 v0x5aceb0938630_0, 0;
    %load/vec4 v0x5aceb0938400_0;
    %assign/vec4 v0x5aceb09384f0_0, 0;
    %load/vec4 v0x5aceb0938160_0;
    %assign/vec4 v0x5aceb0938220_0, 0;
    %load/vec4 v0x5aceb09382c0_0;
    %assign/vec4 v0x5aceb0938360_0, 0;
    %load/vec4 v0x5aceb09388e0_0;
    %assign/vec4 v0x5aceb09389d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5aceb08e0ca0;
T_15 ;
    %wait E_0x5aceb0924e20;
    %load/vec4 v0x5aceb0943440_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x5aceb0948710_0;
    %store/vec4 v0x5aceb0945ac0_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x5aceb0947040_0;
    %store/vec4 v0x5aceb0945ac0_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x5aceb0947540_0;
    %store/vec4 v0x5aceb0945ac0_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5aceb09434e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %load/vec4 v0x5aceb09487b0_0;
    %store/vec4 v0x5aceb0945ce0_0, 0, 32;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5aceb0947040_0;
    %store/vec4 v0x5aceb0945ce0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x5aceb0947540_0;
    %store/vec4 v0x5aceb0945ce0_0, 0, 32;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5aceb08e0ca0;
T_16 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb094ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aceb09460f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5aceb0946030_0;
    %assign/vec4 v0x5aceb09460f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5aceb08e0ca0;
T_17 ;
    %wait E_0x5aceb08f87a0;
    %load/vec4 v0x5aceb094ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5aceb0948dd0_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5aceb0946030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5aceb0946290_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5aceb0948fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5aceb0949260_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5aceb0949040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5aceb0949340_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5aceb0947680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x5aceb094a8e0_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5aceb094add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x5aceb094a8e0_0;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5aceb094a8e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aceb094a8e0_0, 0;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5aceb091d910;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb094b510_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5aceb094b510_0;
    %inv;
    %store/vec4 v0x5aceb094b510_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5aceb091d910;
T_19 ;
    %vpi_call 2 1297 "$dumpfile", "hw_cached.vcd" {0 0 0};
    %vpi_call 2 1298 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5aceb091d910 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aceb094b900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb094b600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb094b160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb094b260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb094b340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aceb094b430_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aceb094b820_0, 0, 3;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aceb094b900_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 1311 "$display", "TIMEOUT after %d cycles", v0x5aceb094b600_0 {0 0 0};
    %vpi_call 2 1312 "$display", "Branches taken: %d", v0x5aceb094b160_0 {0 0 0};
    %vpi_call 2 1313 "$display", "Final PC: %d", v0x5aceb094a8e0_0 {0 0 0};
    %vpi_call 2 1314 "$display", "Final $t1 (r9): %d (0x%h)", &A<v0x5aceb0942b60, 9>, &A<v0x5aceb0942b60, 9> {0 0 0};
    %vpi_call 2 1315 "$display", "Final $t0 (r8): %d", &A<v0x5aceb0942b60, 8> {0 0 0};
    %vpi_call 2 1316 "$display", "\000" {0 0 0};
    %vpi_call 2 1317 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1318 "$display", "Total memory accesses: %d", v0x5aceb094b260_0 {0 0 0};
    %vpi_call 2 1319 "$display", "Cache hits:            %d", v0x5aceb094b340_0 {0 0 0};
    %vpi_call 2 1320 "$display", "Cache misses:          %d", v0x5aceb094b430_0 {0 0 0};
    %load/vec4 v0x5aceb094b260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x5aceb094b340_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5aceb094b260_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5aceb094b780_0;
    %vpi_call 2 1323 "$display", "Hit rate:              %.2f%%", v0x5aceb094b780_0 {0 0 0};
T_19.0 ;
    %vpi_call 2 1325 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5aceb091d910;
T_20 ;
    %wait E_0x5aceb09258d0;
    %load/vec4 v0x5aceb094b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 1331 "$display", "Program completed at time %t", $time {0 0 0};
    %vpi_call 2 1332 "$display", "Total cycles: %d, Branches taken: %d", v0x5aceb094b600_0, v0x5aceb094b160_0 {0 0 0};
    %vpi_call 2 1333 "$display", "Final $t0 (r8): %d, Final $t1 (r9): %d", &A<v0x5aceb0942b60, 8>, &A<v0x5aceb0942b60, 9> {0 0 0};
    %vpi_call 2 1334 "$display", "\000" {0 0 0};
    %vpi_call 2 1335 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1336 "$display", "Total memory accesses: %d", v0x5aceb094b260_0 {0 0 0};
    %vpi_call 2 1337 "$display", "Cache hits:            %d", v0x5aceb094b340_0 {0 0 0};
    %vpi_call 2 1338 "$display", "Cache misses:          %d", v0x5aceb094b430_0 {0 0 0};
    %load/vec4 v0x5aceb094b260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x5aceb094b340_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5aceb094b260_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5aceb094b780_0;
    %vpi_call 2 1341 "$display", "Hit rate:              %.2f%%", v0x5aceb094b780_0 {0 0 0};
T_20.2 ;
    %delay 1000, 0;
    %vpi_call 2 1343 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x5aceb094b900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5aceb094b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb094b600_0, 0, 32;
    %load/vec4 v0x5aceb0945f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5aceb094b160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb094b160_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x5aceb093e110_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_20.10, 4;
    %load/vec4 v0x5aceb094b820_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5aceb094b260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb094b260_0, 0, 32;
    %load/vec4 v0x5aceb093d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x5aceb094b340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb094b340_0, 0, 32;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x5aceb094b430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aceb094b430_0, 0, 32;
T_20.12 ;
T_20.8 ;
    %load/vec4 v0x5aceb093e110_0;
    %store/vec4 v0x5aceb094b820_0, 0, 3;
T_20.4 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cached_processor.v";
