{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529589286387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529589286387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 16:54:45 2018 " "Processing started: Thu Jun 21 16:54:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529589286387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529589286387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyMIPS -c MyMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyMIPS -c MyMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529589286387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1529589287364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(41) " "Verilog HDL information at reg_file.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529589287453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(54) " "Verilog HDL warning at reg_file.v(54): extended using \"x\" or \"z\"" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529589287454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(62) " "Verilog HDL warning at reg_file.v(62): extended using \"x\" or \"z\"" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529589287454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/mymips/verilog/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/mymips/verilog/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529589287458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529589287458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529589287515 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[0\] bus_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[0\]\" to the node \"bus_a\[0\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[1\] bus_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[1\]\" to the node \"bus_a\[1\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[2\] bus_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[2\]\" to the node \"bus_a\[2\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[3\] bus_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[3\]\" to the node \"bus_a\[3\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[4\] bus_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[4\]\" to the node \"bus_a\[4\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[5\] bus_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[5\]\" to the node \"bus_a\[5\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[6\] bus_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[6\]\" to the node \"bus_a\[6\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[7\] bus_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[7\]\" to the node \"bus_a\[7\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[8\] bus_a\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[8\]\" to the node \"bus_a\[8\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[9\] bus_a\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[9\]\" to the node \"bus_a\[9\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[10\] bus_a\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[10\]\" to the node \"bus_a\[10\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[11\] bus_a\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[11\]\" to the node \"bus_a\[11\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[12\] bus_a\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[12\]\" to the node \"bus_a\[12\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[13\] bus_a\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[13\]\" to the node \"bus_a\[13\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[14\] bus_a\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[14\]\" to the node \"bus_a\[14\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[15\] bus_a\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[15\]\" to the node \"bus_a\[15\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[16\] bus_a\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[16\]\" to the node \"bus_a\[16\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[17\] bus_a\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[17\]\" to the node \"bus_a\[17\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[18\] bus_a\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[18\]\" to the node \"bus_a\[18\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[19\] bus_a\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[19\]\" to the node \"bus_a\[19\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[20\] bus_a\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[20\]\" to the node \"bus_a\[20\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[21\] bus_a\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[21\]\" to the node \"bus_a\[21\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[22\] bus_a\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[22\]\" to the node \"bus_a\[22\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[23\] bus_a\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[23\]\" to the node \"bus_a\[23\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[24\] bus_a\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[24\]\" to the node \"bus_a\[24\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[25\] bus_a\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[25\]\" to the node \"bus_a\[25\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[26\] bus_a\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[26\]\" to the node \"bus_a\[26\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[27\] bus_a\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[27\]\" to the node \"bus_a\[27\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[28\] bus_a\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[28\]\" to the node \"bus_a\[28\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[29\] bus_a\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[29\]\" to the node \"bus_a\[29\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[30\] bus_a\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[30\]\" to the node \"bus_a\[30\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_a\[31\] bus_a\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_a\[31\]\" to the node \"bus_a\[31\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[0\] bus_b\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[0\]\" to the node \"bus_b\[0\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[1\] bus_b\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[1\]\" to the node \"bus_b\[1\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[2\] bus_b\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[2\]\" to the node \"bus_b\[2\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[3\] bus_b\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[3\]\" to the node \"bus_b\[3\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[4\] bus_b\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[4\]\" to the node \"bus_b\[4\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[5\] bus_b\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[5\]\" to the node \"bus_b\[5\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[6\] bus_b\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[6\]\" to the node \"bus_b\[6\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[7\] bus_b\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[7\]\" to the node \"bus_b\[7\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[8\] bus_b\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[8\]\" to the node \"bus_b\[8\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[9\] bus_b\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[9\]\" to the node \"bus_b\[9\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[10\] bus_b\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[10\]\" to the node \"bus_b\[10\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[11\] bus_b\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[11\]\" to the node \"bus_b\[11\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[12\] bus_b\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[12\]\" to the node \"bus_b\[12\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[13\] bus_b\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[13\]\" to the node \"bus_b\[13\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[14\] bus_b\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[14\]\" to the node \"bus_b\[14\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[15\] bus_b\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[15\]\" to the node \"bus_b\[15\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[16\] bus_b\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[16\]\" to the node \"bus_b\[16\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[17\] bus_b\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[17\]\" to the node \"bus_b\[17\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[18\] bus_b\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[18\]\" to the node \"bus_b\[18\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[19\] bus_b\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[19\]\" to the node \"bus_b\[19\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[20\] bus_b\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[20\]\" to the node \"bus_b\[20\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[21\] bus_b\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[21\]\" to the node \"bus_b\[21\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[22\] bus_b\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[22\]\" to the node \"bus_b\[22\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[23\] bus_b\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[23\]\" to the node \"bus_b\[23\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[24\] bus_b\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[24\]\" to the node \"bus_b\[24\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[25\] bus_b\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[25\]\" to the node \"bus_b\[25\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[26\] bus_b\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[26\]\" to the node \"bus_b\[26\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[27\] bus_b\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[27\]\" to the node \"bus_b\[27\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[28\] bus_b\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[28\]\" to the node \"bus_b\[28\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[29\] bus_b\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[29\]\" to the node \"bus_b\[29\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[30\] bus_b\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[30\]\" to the node \"bus_b\[30\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "bus_b\[31\] bus_b\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"bus_b\[31\]\" to the node \"bus_b\[31\]\" into a wire" {  } { { "../Verilog/reg_file.v" "" { Text "D:/git/MyMIPS/Verilog/reg_file.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1529589290232 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1529589290232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.map.smsg " "Generated suppressed messages file D:/git/MyMIPS/Quartus II Synthesis/output_files/MyMIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529589305223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529589305559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529589305559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2508 " "Implemented 2508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529589305980 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529589305980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2395 " "Implemented 2395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529589305980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529589305980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529589306028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 16:55:06 2018 " "Processing ended: Thu Jun 21 16:55:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529589306028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529589306028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529589306028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529589306028 ""}
