vendor_name = ModelSim
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/no_of.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FSA.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/final.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FD.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FA.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/DUT.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/navnit1224/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/navnit1224/EEsem4/214/Midsem/pp/db/final.cbx.xml
design_name = final
instance = comp, \x[6]~I\, x[6], final, 1
instance = comp, \x[1]~I\, x[1], final, 1
instance = comp, \x[0]~I\, x[0], final, 1
instance = comp, \g~1\, g~1, final, 1
instance = comp, \x[3]~I\, x[3], final, 1
instance = comp, \x[4]~I\, x[4], final, 1
instance = comp, \x[2]~I\, x[2], final, 1
instance = comp, \x[5]~I\, x[5], final, 1
instance = comp, \g~3\, g~3, final, 1
instance = comp, \g~2\, g~2, final, 1
instance = comp, \g~5\, g~5, final, 1
instance = comp, \g~4\, g~4, final, 1
instance = comp, \x[7]~I\, x[7], final, 1
instance = comp, \g~0\, g~0, final, 1
instance = comp, \g~6\, g~6, final, 1
instance = comp, \y[0]~I\, y[0], final, 1
instance = comp, \y[1]~I\, y[1], final, 1
