// Seed: 2715120354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wor id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1'd0 or posedge id_4) $clog2(12);
  ;
  wire id_9;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_9,
      id_6,
      id_4
  );
  integer \id_10 = id_5[1];
endmodule
