Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 16 13:42:07 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SevenSegmentDisplayDesign_timing_summary_routed.rpt -pb SevenSegmentDisplayDesign_timing_summary_routed.pb -rpx SevenSegmentDisplayDesign_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentDisplayDesign
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                  151        0.226        0.000                      0                  151        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                  151        0.226        0.000                      0                  151        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.064ns (23.460%)  route 3.471ns (76.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.787     9.677    gosterilceksayi[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    gosterilceksayi_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.064ns (23.460%)  route 3.471ns (76.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.787     9.677    gosterilceksayi[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    gosterilceksayi_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.064ns (23.460%)  route 3.471ns (76.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.787     9.677    gosterilceksayi[7]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    gosterilceksayi_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.858ns (19.896%)  route 3.454ns (80.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.812     6.417    counter_1hz_reg[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  gosterilceksayi[15]_i_13/O
                         net (fo=1, routed)           0.624     7.166    gosterilceksayi[15]_i_13_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  gosterilceksayi[15]_i_7/O
                         net (fo=4, routed)           1.025     8.314    gosterilceksayi[15]_i_7_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.154     8.468 r  counter_1hz[0]_i_1/O
                         net (fo=28, routed)          0.993     9.462    counter_1hz[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[0]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.632    14.482    counter_1hz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.858ns (19.896%)  route 3.454ns (80.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.812     6.417    counter_1hz_reg[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  gosterilceksayi[15]_i_13/O
                         net (fo=1, routed)           0.624     7.166    gosterilceksayi[15]_i_13_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  gosterilceksayi[15]_i_7/O
                         net (fo=4, routed)           1.025     8.314    gosterilceksayi[15]_i_7_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.154     8.468 r  counter_1hz[0]_i_1/O
                         net (fo=28, routed)          0.993     9.462    counter_1hz[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[1]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.632    14.482    counter_1hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.858ns (19.896%)  route 3.454ns (80.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.812     6.417    counter_1hz_reg[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  gosterilceksayi[15]_i_13/O
                         net (fo=1, routed)           0.624     7.166    gosterilceksayi[15]_i_13_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  gosterilceksayi[15]_i_7/O
                         net (fo=4, routed)           1.025     8.314    gosterilceksayi[15]_i_7_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.154     8.468 r  counter_1hz[0]_i_1/O
                         net (fo=28, routed)          0.993     9.462    counter_1hz[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[2]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.632    14.482    counter_1hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.858ns (19.896%)  route 3.454ns (80.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.812     6.417    counter_1hz_reg[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  gosterilceksayi[15]_i_13/O
                         net (fo=1, routed)           0.624     7.166    gosterilceksayi[15]_i_13_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  gosterilceksayi[15]_i_7/O
                         net (fo=4, routed)           1.025     8.314    gosterilceksayi[15]_i_7_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.154     8.468 r  counter_1hz[0]_i_1/O
                         net (fo=28, routed)          0.993     9.462    counter_1hz[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  counter_1hz_reg[3]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.632    14.482    counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.064ns (24.213%)  route 3.330ns (75.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.646     9.536    gosterilceksayi[7]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    gosterilceksayi_reg[3]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.064ns (24.213%)  route 3.330ns (75.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.646     9.536    gosterilceksayi[7]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[7]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    gosterilceksayi_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 gosterilceksayi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.064ns (24.238%)  route 3.326ns (75.762%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  gosterilceksayi_reg[2]/Q
                         net (fo=8, routed)           1.042     6.639    gosterilceksayi_reg_n_0_[2]
    SLICE_X61Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.791 r  gosterilceksayi[15]_i_11/O
                         net (fo=4, routed)           0.828     7.619    gosterilceksayi[15]_i_11_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.332     7.951 r  gosterilceksayi[15]_i_4/O
                         net (fo=3, routed)           0.815     8.766    gosterilceksayi[15]_i_4_n_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.890 r  gosterilceksayi[7]_i_1/O
                         net (fo=8, routed)           0.641     9.531    gosterilceksayi[7]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  gosterilceksayi_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  gosterilceksayi_reg[4]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    gosterilceksayi_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  gosterilceksayi_reg[13]/Q
                         net (fo=7, routed)           0.091     1.685    L[13]
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.099     1.784 r  gosterilceksayi[14]_i_1/O
                         net (fo=1, routed)           0.000     1.784    p_2_in[14]
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    gosterilceksayi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  gosterilceksayi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  gosterilceksayi_reg[5]/Q
                         net (fo=9, routed)           0.099     1.692    gosterilceksayi_reg_n_0_[5]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.099     1.791 r  gosterilceksayi[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    p_2_in[6]
    SLICE_X59Y23         FDRE                                         r  gosterilceksayi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  gosterilceksayi_reg[6]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.092     1.557    gosterilceksayi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.631%)  route 0.170ns (47.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  gosterilceksayi_reg[0]/Q
                         net (fo=8, routed)           0.170     1.778    gosterilceksayi_reg_n_0_[0]
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.048     1.826 r  gosterilceksayi[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    p_2_in[3]
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.583    gosterilceksayi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.139%)  route 0.181ns (48.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  gosterilceksayi_reg[3]/Q
                         net (fo=8, routed)           0.181     1.787    gosterilceksayi_reg_n_0_[3]
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.048     1.835 r  gosterilceksayi[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    p_2_in[1]
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.107     1.587    gosterilceksayi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.841%)  route 0.159ns (46.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  gosterilceksayi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  gosterilceksayi_reg[8]/Q
                         net (fo=9, routed)           0.159     1.765    gosterilceksayi_reg_n_0_[8]
    SLICE_X61Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  gosterilceksayi[10]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_2_in[10]
    SLICE_X61Y25         FDRE                                         r  gosterilceksayi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  gosterilceksayi_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.092     1.556    gosterilceksayi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.739%)  route 0.181ns (49.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  gosterilceksayi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  gosterilceksayi_reg[3]/Q
                         net (fo=8, routed)           0.181     1.787    gosterilceksayi_reg_n_0_[3]
    SLICE_X61Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  gosterilceksayi[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    p_2_in[0]
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  gosterilceksayi_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.091     1.571    gosterilceksayi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_1mhz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1mhz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter_1mhz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_1mhz_reg[15]/Q
                         net (fo=2, routed)           0.117     1.726    counter_1mhz_reg__0[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter_1mhz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    counter_1mhz_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  counter_1mhz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter_1mhz_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_1mhz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gosterilceksayi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gosterilceksayi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.389%)  route 0.169ns (47.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gosterilceksayi_reg[12]/Q
                         net (fo=7, routed)           0.169     1.776    L[12]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  gosterilceksayi[15]_i_3/O
                         net (fo=1, routed)           0.000     1.821    p_2_in[15]
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  gosterilceksayi_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    gosterilceksayi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_1mhz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1mhz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter_1mhz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_1mhz_reg[11]/Q
                         net (fo=2, routed)           0.119     1.729    counter_1mhz_reg__0[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter_1mhz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    counter_1mhz_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  counter_1mhz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter_1mhz_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_1mhz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_1mhz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1mhz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter_1mhz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_1mhz_reg[3]/Q
                         net (fo=2, routed)           0.120     1.732    counter_1mhz_reg__0[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  counter_1mhz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    counter_1mhz_reg[0]_i_2_n_4
    SLICE_X63Y18         FDRE                                         r  counter_1mhz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  counter_1mhz_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_1mhz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   counter_1hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   counter_1hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   counter_1hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   counter_1hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   counter_1hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   counter_1hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   counter_1hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   counter_1hz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   counter_1hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   counter_1hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   counter_1hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   counter_1hz_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   counter_1hz_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   counter_1hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   counter_1hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   counter_1hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   counter_1hz_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   counter_1hz_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   counter_1hz_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   counter_1hz_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   counter_1hz_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   counter_1hz_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   counter_1hz_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   counter_1hz_reg[27]/C



