// Seed: 2887419562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = -1;
  assign {-1'b0, id_4} = -1'b0;
  assign id_5 = id_2;
  wire id_7;
  always id_5 = id_2;
  wire id_8, id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always id_3 = 1'd0 == id_2;
  always_ff id_4 <= id_3;
  tri id_5, id_6;
  assign id_5 = -1;
  assign id_4 = id_4;
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
  wire id_8;
endmodule
