//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Oct 25 15:58:16 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v "
// file 1 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v "
// file 6 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FCCC_C0/FCCC_C0.v "
// file 7 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/CCC_0/FineSteeringMirror_sb_CCC_0_FCCC.v "
// file 8 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v "
// file 9 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v "
// file 10 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v "
// file 11 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS.v "
// file 12 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v "
// file 13 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v "
// file 14 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 15 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 16 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v "
// file 17 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v "
// file 18 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/component/work/FineSteeringMirror/FineSteeringMirror.v "
// file 19 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd "
// file 20 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 21 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 22 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 23 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 24 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 25 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd "
// file 26 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 27 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd "
// file 28 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd "
// file 29 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd "
// file 30 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd "
// file 31 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd "
// file 32 "\/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd "
// file 33 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd "
// file 34 "\/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd "
// file 35 "\/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd "
// file 36 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd "
// file 37 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd "
// file 38 "\/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd "
// file 39 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd "
// file 40 "\/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd "
// file 41 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd "
// file 42 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd "
// file 43 "\/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd "
// file 44 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd "
// file 45 "\/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd "
// file 46 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd "
// file 47 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd "
// file 48 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd "
// file 49 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd "
// file 50 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd "
// file 51 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd "
// file 52 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 53 "\/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/Libero/designer/FineSteeringMirror/synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  XO1
)
;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
input XO1 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire XO1 ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire LOCK ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @5:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(XO1)
);
// @5:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @5:18
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@6:193
// @5:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  XO1,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1
)
;
input XO1 ;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
wire XO1 ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
// @6:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.XO1(XO1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module FineSteeringMirror_sb_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA_0;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2_0 ;
wire GL3_0 ;
// @7:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
//@17:187
// @7:20
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
input FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @16:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.B(iPSELS_1[0]),
	.C(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.D(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0004;
// @16:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module CoreResetP_Z2_layer0 (
  INIT_DONE_c,
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  GL0_INST,
  FIC_2_APB_M_PRESET_N,
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output INIT_DONE_c ;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input GL0_INST ;
input FIC_2_APB_M_PRESET_N ;
input FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire INIT_DONE_c ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire GL0_INST ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sm0_areset_n_clk_base_Z ;
wire sm0_areset_n_clk_base_0 ;
wire release_sdif2_core_Z ;
wire VCC ;
wire sdif2_areset_n_rcosc_Z ;
wire GND ;
wire release_sdif1_core_Z ;
wire sdif1_areset_n_rcosc_Z ;
wire release_sdif0_core_Z ;
wire sdif0_areset_n_rcosc_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif3_core_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_q1_Z ;
wire ddr_settled_Z ;
wire sdif3_spll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_rcosc_Z ;
wire sm0_areset_n_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif0_core_clk_base_Z ;
wire ddr_settled_clk_base_Z ;
wire sdif3_areset_n_rcosc_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire MSS_HPMS_READY_int_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire next_sm0_state20_1_Z ;
wire next_sm0_state20_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT sdif0_areset_n_RNIE931 (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sm0_areset_n_clk_base_RNIR7J1 (
	.Y(sm0_areset_n_clk_base_Z),
	.A(sm0_areset_n_clk_base_0)
);
// @13:1549
(* cdc_synchronizer=1 *)  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1517
(* cdc_synchronizer=1 *)  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1485
(* cdc_synchronizer=1 *)  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:963
  SLE sdif3_spll_lock_q2 (
	.Q(sdif3_spll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:929
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:856
  SLE sm0_areset_n_rcosc (
	.Q(sm0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:755
  SLE sm0_areset_n_clk_base (
	.Q(sm0_areset_n_clk_base_0),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(GL0_INST),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1646
(* cdc_synchronizer=1 *)  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1613
(* cdc_synchronizer=1 *)  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1581
(* cdc_synchronizer=1 *)  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_Z),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:912
  SLE sdif3_areset_n_rcosc (
	.Q(sdif3_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:898
  SLE sdif2_areset_n_rcosc (
	.Q(sdif2_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:884
  SLE sdif1_areset_n_rcosc (
	.Q(sdif1_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:870
  SLE sdif0_areset_n_rcosc (
	.Q(sdif0_areset_n_rcosc_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[2]),
	.EN(sdif3_spll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1089
  SLE INIT_DONE_int (
	.Q(INIT_DONE_c),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:1055
  CFG2 next_sm0_state20_1 (
	.A(release_sdif1_core_clk_base_Z),
	.B(release_sdif2_core_clk_base_Z),
	.Y(next_sm0_state20_1_Z)
);
defparam next_sm0_state20_1.INIT=4'h8;
// @13:1089
  CFG2 \sm0_state_ns_a3[6]  (
	.A(sdif3_spll_lock_q2_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @13:641
  CFG2 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(POWER_ON_RESET_N),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @13:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @13:1089
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(sdif3_spll_lock_q2_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @13:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
// @13:1055
  CFG4 next_sm0_state20 (
	.A(release_sdif0_core_clk_base_Z),
	.B(release_sdif3_core_clk_base_Z),
	.C(next_sm0_state20_1_Z),
	.D(ddr_settled_clk_base_Z),
	.Y(next_sm0_state20_Z)
);
defparam next_sm0_state20.INIT=16'h8000;
// @13:1089
  CFG4 \sm0_state_ns[4]  (
	.A(sm0_state_Z[4]),
	.B(sm0_state_Z[3]),
	.C(next_sm0_state20_Z),
	.D(sdif3_spll_lock_q2_Z),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hCE0A;
// @13:1089
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[5]),
	.B(sm0_state_Z[4]),
	.C(sdif3_spll_lock_q2_Z),
	.D(next_sm0_state20_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hCE0A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z2_layer0 */

module FineSteeringMirror_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_O2F
)
;
output FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @9:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(FABOSC_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@17:418
// @9:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @9:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_FABOSC_0_OSC */

module FineSteeringMirror_sb_MSS (
  Main_0_RamBusDataOut_m,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  Main_0_RamBusAck_i_m_i,
  MSS_RESET_N_M2F,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FIC_2_APB_M_PRESET_N
)
;
input [31:0] Main_0_RamBusDataOut_m ;
output [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input Main_0_RamBusAck_i_m_i ;
output MSS_RESET_N_M2F ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
output FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FIC_2_APB_M_PRESET_N ;
wire GL0_INST ;
wire LOCK ;
wire Main_0_RamBusAck_i_m_i ;
wire MSS_RESET_N_M2F ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire NN_1 ;
wire NN_2 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @11:225
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:12], NN_2, NN_1, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.F_HM0_ENABLE(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.F_HM0_WRITE(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(Main_0_RamBusDataOut_m[31:0]),
	.F_HM0_READY(Main_0_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE000000000000010000000000F01C000001FE5FC4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb_MSS */

module FineSteeringMirror_sb (
  AMBA_SLAVE_0_PADDRS_net_0,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  Main_0_RamBusDataOut_m,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  Main_0_RamBusAck_i_m_i,
  INIT_DONE_c,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0,
  DEVRST_N
)
;
output [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
input [31:0] Main_0_RamBusDataOut_m ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
input Main_0_RamBusAck_i_m_i ;
output INIT_DONE_c ;
output FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
input DEVRST_N ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Main_0_RamBusAck_i_m_i ;
wire INIT_DONE_c ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire DEVRST_N ;
wire [15:12] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire POWER_ON_RESET_N ;
wire LOCK ;
wire GL0_INST ;
wire FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_O2F ;
wire N_3527 ;
wire N_3528 ;
wire GND ;
wire VCC ;
// @17:461
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @17:187
  FineSteeringMirror_sb_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @17:234
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0_Z[15:12]),
	.FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0)
);
// @17:347
  CoreResetP_Z2_layer0 CORERESETP_0 (
	.INIT_DONE_c(INIT_DONE_c),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.GL0_INST(GL0_INST),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:418
  FineSteeringMirror_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_O2F(FABOSC_0_RCOSC_25_50MHZ_O2F)
);
// @17:431
  FineSteeringMirror_sb_MSS FineSteeringMirror_sb_MSS_0 (
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:12], N_3528, N_3527, AMBA_SLAVE_0_PADDRS_net_0[9:0]}),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(FineSteeringMirror_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror_sb */

module OneShotPorts_work_main_architecture_main_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL1
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL1 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_266_FCO ;
wire ClkDiv_s_266_S ;
wire ClkDiv_s_266_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @34:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNIOJ31 (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNIIOIE (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNIIOIE.INIT=2'h1;
  CFG1 shot_i_rep_RNIOJ31_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNIOJ31_0.INIT=2'h1;
// @34:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  ARI1 ClkDiv_s_266 (
	.FCO(ClkDiv_s_266_FCO),
	.S(ClkDiv_s_266_S),
	.Y(ClkDiv_s_266_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_266.INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_266_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @34:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @34:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @34:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @34:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @34:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output RamBusCE_i ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire RamBusCE_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  ClkDiv_3,
  ClkDiv,
  N_802_i_1z,
  ReadReq,
  WriteReq,
  RamBusCE_i,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL1
)
;
output [2:1] ClkDiv_3 ;
input [2:0] ClkDiv ;
output N_802_i_1z ;
output ReadReq ;
output WriteReq ;
input RamBusCE_i ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL1 ;
wire N_802_i_1z ;
wire ReadReq ;
wire WriteReq ;
wire RamBusCE_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire RamBusWrnRd_i ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:1324
  CFG2 un1_writereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(WriteReq)
);
defparam un1_writereq.INIT=4'h8;
// @51:1326
  CFG2 un1_readreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(ReadReq)
);
defparam un1_readreq.INIT=4'h2;
// @34:68
  CFG3 \SUM_5[1]  (
	.A(ClkDiv[0]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.Y(ClkDiv_3[1])
);
defparam \SUM_5[1] .INIT=8'hD2;
// @34:58
  CFG2 N_802_i (
	.A(ClkDiv[2]),
	.B(ClkDiv[0]),
	.Y(N_802_i_1z)
);
defparam N_802_i.INIT=4'h9;
// @34:68
  CFG3 \SUM_4[2]  (
	.A(ClkDiv[0]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.Y(ClkDiv_3[2])
);
defparam \SUM_4[2] .INIT=8'hEC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports */

module IBufP1Ports_0 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_0 */

module IBufP1Ports_1 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_1 */

module IBufP1Ports_2 (
  RamBusAddress_i_0,
  AMBA_SLAVE_0_PADDRS_net_0_0,
  FCCC_C0_0_GL1,
  O_rep_1z
)
;
output RamBusAddress_i_0 ;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
input FCCC_C0_0_GL1 ;
output O_rep_1z ;
wire RamBusAddress_i_0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire FCCC_C0_0_GL1 ;
wire O_rep_1z ;
wire VCC ;
wire GND ;
// @29:44
  SLE O_rep (
	.Q(O_rep_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_2 */

module IBufP1Ports_3 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_3 */

module IBufP1Ports_4 (
  RamBusAddress_i_0,
  AMBA_SLAVE_0_PADDRS_net_0_0,
  FCCC_C0_0_GL1,
  O_rep_0
)
;
output RamBusAddress_i_0 ;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
input FCCC_C0_0_GL1 ;
output O_rep_0 ;
wire RamBusAddress_i_0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire FCCC_C0_0_GL1 ;
wire O_rep_0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O_rep (
	.Q(O_rep_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_4 */

module IBufP1Ports_5 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_5 */

module IBufP1Ports_6 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_6 */

module IBufP1Ports_7 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_7 */

module IBufP1Ports_8 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamBusAddress_i_0,
  FCCC_C0_0_GL1
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamBusAddress_i_0 ;
input FCCC_C0_0_GL1 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamBusAddress_i_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamBusAddress_i_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_8 */

module IBufP1Ports_9 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_9 */

module IBufP1Ports_10 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_10 */

module IBufP1Ports_11 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_12 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_12 */

module IBufP1Ports_13 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_13 */

module IBufP1Ports_14 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_15 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_15 */

module IBufP1Ports_16 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_16 */

module IBufP1Ports_17 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_17 */

module IBufP1Ports_18 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_18 */

module IBufP1Ports_19 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_19 */

module IBufP1Ports_20 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_20 */

module IBufP1Ports_21 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_22 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_23 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_25 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_26 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_26 */

module IBufP1Ports_27 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_27 */

module IBufP1Ports_28 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_28 */

module IBufP1Ports_29 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_30 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_30 */

module IBufP1Ports_31 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module IBufP1Ports_32 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_32 */

module IBufP1Ports_33 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_33 */

module IBufP1Ports_34 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_34 */

module IBufP1Ports_35 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_36 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_36 */

module IBufP1Ports_37 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module RegisterSpacePorts_10 (
  Uart1RxFifoData,
  Uart0RxFifoCount,
  ExtReadback,
  ExtAddrExt,
  MonitorAdcSpiDataOut1,
  ClkDacReadback,
  MonitorAdcSpiDataOut0,
  UartLabRxFifoData,
  Uart3RxFifoData,
  Uart0RxFifoData,
  PPSCounter,
  AdcSampleToReadC,
  AdcSampleToReadB,
  AdcSampleToReadD,
  Address_0,
  Address_5,
  Address_8,
  Address_9,
  Main_0_RamBusDataOut_m,
  PPSCount,
  AdcSampleToReadA,
  RamBusAddress_i,
  DacCReadback,
  DacBReadback,
  DacAReadback,
  DacDReadback,
  UartLabRxFifoCount,
  Uart2RxFifoCount,
  Uart3RxFifoCount,
  Uart1RxFifoCount,
  Main_0_RamBusDataOut_0,
  ClkDacWrite,
  DacASetpoint,
  DacBSetpoint,
  DacCSetpoint,
  DacDSetpoint,
  ExtAddr,
  ExtWriteOut,
  Uart0TxFifoData,
  MonitorAdcSpiDataIn,
  Uart2TxFifoData,
  Uart1TxFifoData,
  Uart2ClkDivider,
  RamDataIn,
  UartLabTxFifoData,
  UartLabClkDivider,
  Uart3ClkDivider,
  Uart1ClkDivider,
  Uart0ClkDivider,
  SpiRst,
  Uart0RxFifoEmpty,
  Uart0TxFifoEmpty,
  Uart0RxFifoFull,
  Uart0TxFifoFull,
  nDrdyMonitorAdc1_i,
  nDrdyMonitorAdc0_i,
  MonitorAdcSpiXferDone,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  O_rep,
  O_rep_0,
  shot_i,
  Fault2VD_c,
  PowerCycd_c,
  Fault2VA_c,
  PPSDetected,
  nHVFaultD_c,
  nHVFaultC_c,
  nHVFaultB_c,
  nHVFaultA_c,
  FaultHV_c,
  Fault5V_c,
  Fault3VD_c,
  Fault3VA_c,
  Fault1V_c,
  FaultNegV_c,
  UartLabRxFifoEmpty,
  Uart2RxFifoEmpty,
  Uart3RxFifoEmpty,
  Uart1RxFifoEmpty,
  UartLabTxFifoEmpty,
  Uart2TxFifoEmpty,
  Uart3TxFifoEmpty,
  Uart1TxFifoEmpty,
  UartLabTxFifoFull,
  Uart2TxFifoFull,
  Uart3TxFifoFull,
  Uart1TxFifoFull,
  UartLabRxFifoFull,
  Uart2RxFifoFull,
  Uart3RxFifoFull,
  Uart1RxFifoFull,
  GlobalFaultInhibit_c,
  WriteDacs,
  nHVEn1_c,
  nFaultsClr_c,
  Oe3_c,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  PowernEn_c,
  PowernEnHV_c,
  HVDis2_c,
  ReadUartLab_1z,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  ReadAck_1z,
  ReadAdcSample_1z,
  PPSCountReset_1z,
  ReadReq,
  WriteReq,
  shot_i_arst_i,
  WriteClkDac_1z,
  WriteUart0_1z,
  WriteUart1_1z,
  WriteUart2_1z,
  WriteUart3_1z,
  WriteUartLab_1z,
  nPowerCycClr_c,
  WriteAck_1z,
  MonitorAdcReset_1z,
  MonitorAdcSpiXferStart_1z,
  SetExtAddr_1z,
  Uart0FifoReset_1z,
  Uart1FifoReset_1z,
  Uart2FifoReset_1z,
  Uart3FifoReset_1z,
  UartLabFifoReset_1z,
  PPSCountReset_arst_i,
  MonitorAdcSpiFrameEnable_i_1z,
  PowerEnMax_c_i,
  PowerEnMax_c,
  MasterReset_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart1RxFifoData ;
input [9:0] Uart0RxFifoCount ;
input [7:0] ExtReadback ;
input [7:0] ExtAddrExt ;
input [7:0] MonitorAdcSpiDataOut1 ;
input [15:0] ClkDacReadback ;
input [7:0] MonitorAdcSpiDataOut0 ;
input [7:0] UartLabRxFifoData ;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart0RxFifoData ;
input [31:0] PPSCounter ;
input [23:0] AdcSampleToReadC ;
input [23:0] AdcSampleToReadB ;
input [23:0] AdcSampleToReadD ;
input Address_0 ;
input Address_5 ;
input Address_8 ;
input Address_9 ;
output [31:0] Main_0_RamBusDataOut_m ;
input [31:0] PPSCount ;
input [23:0] AdcSampleToReadA ;
input [7:1] RamBusAddress_i ;
input [23:0] DacCReadback ;
input [23:0] DacBReadback ;
input [23:0] DacAReadback ;
input [23:0] DacDReadback ;
input [9:0] UartLabRxFifoCount ;
input [9:0] Uart2RxFifoCount ;
input [9:0] Uart3RxFifoCount ;
input [9:0] Uart1RxFifoCount ;
output Main_0_RamBusDataOut_0 ;
output [15:0] ClkDacWrite ;
output [23:0] DacASetpoint ;
output [23:0] DacBSetpoint ;
output [23:0] DacCSetpoint ;
output [23:0] DacDSetpoint ;
output [7:0] ExtAddr ;
output [7:0] ExtWriteOut ;
output [7:0] Uart0TxFifoData ;
output [7:0] MonitorAdcSpiDataIn ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart2ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] UartLabTxFifoData ;
output [7:0] UartLabClkDivider ;
output [7:0] Uart3ClkDivider ;
output [7:0] Uart1ClkDivider ;
output [7:0] Uart0ClkDivider ;
input SpiRst ;
input Uart0RxFifoEmpty ;
input Uart0TxFifoEmpty ;
input Uart0RxFifoFull ;
input Uart0TxFifoFull ;
input nDrdyMonitorAdc1_i ;
input nDrdyMonitorAdc0_i ;
input MonitorAdcSpiXferDone ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
input O_rep ;
input O_rep_0 ;
input shot_i ;
input Fault2VD_c ;
input PowerCycd_c ;
input Fault2VA_c ;
input PPSDetected ;
input nHVFaultD_c ;
input nHVFaultC_c ;
input nHVFaultB_c ;
input nHVFaultA_c ;
input FaultHV_c ;
input Fault5V_c ;
input Fault3VD_c ;
input Fault3VA_c ;
input Fault1V_c ;
input FaultNegV_c ;
input UartLabRxFifoEmpty ;
input Uart2RxFifoEmpty ;
input Uart3RxFifoEmpty ;
input Uart1RxFifoEmpty ;
input UartLabTxFifoEmpty ;
input Uart2TxFifoEmpty ;
input Uart3TxFifoEmpty ;
input Uart1TxFifoEmpty ;
input UartLabTxFifoFull ;
input Uart2TxFifoFull ;
input Uart3TxFifoFull ;
input Uart1TxFifoFull ;
input UartLabRxFifoFull ;
input Uart2RxFifoFull ;
input Uart3RxFifoFull ;
input Uart1RxFifoFull ;
output GlobalFaultInhibit_c ;
output WriteDacs ;
output nHVEn1_c ;
output nFaultsClr_c ;
output Oe3_c ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output PowernEn_c ;
output PowernEnHV_c ;
output HVDis2_c ;
output ReadUartLab_1z ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output ReadAck_1z ;
output ReadAdcSample_1z ;
output PPSCountReset_1z ;
input ReadReq ;
input WriteReq ;
input shot_i_arst_i ;
output WriteClkDac_1z ;
output WriteUart0_1z ;
output WriteUart1_1z ;
output WriteUart2_1z ;
output WriteUart3_1z ;
output WriteUartLab_1z ;
output nPowerCycClr_c ;
output WriteAck_1z ;
output MonitorAdcReset_1z ;
output MonitorAdcSpiXferStart_1z ;
output SetExtAddr_1z ;
output Uart0FifoReset_1z ;
output Uart1FifoReset_1z ;
output Uart2FifoReset_1z ;
output Uart3FifoReset_1z ;
output UartLabFifoReset_1z ;
output PPSCountReset_arst_i ;
output MonitorAdcSpiFrameEnable_i_1z ;
output PowerEnMax_c_i ;
output PowerEnMax_c ;
input MasterReset_i ;
input FCCC_C0_0_GL1 ;
wire Address_0 ;
wire Address_5 ;
wire Address_8 ;
wire Address_9 ;
wire Main_0_RamBusDataOut_0 ;
wire SpiRst ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoFull ;
wire nDrdyMonitorAdc1_i ;
wire nDrdyMonitorAdc0_i ;
wire MonitorAdcSpiXferDone ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire O_rep ;
wire O_rep_0 ;
wire shot_i ;
wire Fault2VD_c ;
wire PowerCycd_c ;
wire Fault2VA_c ;
wire PPSDetected ;
wire nHVFaultD_c ;
wire nHVFaultC_c ;
wire nHVFaultB_c ;
wire nHVFaultA_c ;
wire FaultHV_c ;
wire Fault5V_c ;
wire Fault3VD_c ;
wire Fault3VA_c ;
wire Fault1V_c ;
wire FaultNegV_c ;
wire UartLabRxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire UartLabTxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire UartLabTxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart1TxFifoFull ;
wire UartLabRxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart1RxFifoFull ;
wire GlobalFaultInhibit_c ;
wire WriteDacs ;
wire nHVEn1_c ;
wire nFaultsClr_c ;
wire Oe3_c ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire PowernEn_c ;
wire PowernEnHV_c ;
wire HVDis2_c ;
wire ReadUartLab_1z ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire ReadAck_1z ;
wire ReadAdcSample_1z ;
wire PPSCountReset_1z ;
wire ReadReq ;
wire WriteReq ;
wire shot_i_arst_i ;
wire WriteClkDac_1z ;
wire WriteUart0_1z ;
wire WriteUart1_1z ;
wire WriteUart2_1z ;
wire WriteUart3_1z ;
wire WriteUartLab_1z ;
wire nPowerCycClr_c ;
wire WriteAck_1z ;
wire MonitorAdcReset_1z ;
wire MonitorAdcSpiXferStart_1z ;
wire SetExtAddr_1z ;
wire Uart0FifoReset_1z ;
wire Uart1FifoReset_1z ;
wire Uart2FifoReset_1z ;
wire Uart3FifoReset_1z ;
wire UartLabFifoReset_1z ;
wire PPSCountReset_arst_i ;
wire MonitorAdcSpiFrameEnable_i_1z ;
wire PowerEnMax_c_i ;
wire PowerEnMax_c ;
wire MasterReset_i ;
wire FCCC_C0_0_GL1 ;
wire [4:0] MonitorAdcChannelReadIndex_i_Z;
wire [31:0] Main_0_RamBusDataOut;
wire [31:0] un1_serialnumber_Z;
wire [21:15] un1_serialnumber_30_1_0_0_co1;
wire [21:15] un1_serialnumber_30_1_0_wmux_0_S;
wire [21:15] un1_serialnumber_30_1_0_wmux_0_Y;
wire [21:15] un1_serialnumber_30_1_0_0_y0;
wire [21:15] un1_serialnumber_30_1_0_0_co0;
wire [21:15] un1_serialnumber_30_1_0_0_wmux_S;
wire [15:15] un1_serialnumber_30_1_1_co1;
wire [15:15] un1_serialnumber_30_1_1_wmux_0_S;
wire [15:15] un1_serialnumber_30_1_1_wmux_0_Y;
wire [15:15] un1_serialnumber_30_1_1_y0;
wire [15:15] un1_serialnumber_30_1_1_co0;
wire [15:15] un1_serialnumber_30_1_1_wmux_S;
wire [17:0] un1_serialnumber_22_1_0_co1;
wire [17:0] un1_serialnumber_22_1_0_wmux_0_S;
wire [17:0] un1_serialnumber_22_1_0_y0;
wire [17:0] un1_serialnumber_22_1_0_co0;
wire [17:0] un1_serialnumber_22_1_0_wmux_S;
wire [23:0] un1_serialnumber_21_1_0_co1;
wire [23:0] un1_serialnumber_21_1_0_wmux_0_S;
wire [23:0] un1_serialnumber_21_1_0_y0;
wire [23:0] un1_serialnumber_21_1_0_co0;
wire [23:0] un1_serialnumber_21_1_0_wmux_S;
wire [0:0] un1_serialnumber_20_1_0_co1;
wire [0:0] un1_serialnumber_20_1_0_wmux_0_S;
wire [0:0] un1_serialnumber_20_1_0_y0;
wire [0:0] un1_serialnumber_20_1_0_co0;
wire [0:0] un1_serialnumber_20_1_0_wmux_S;
wire [29:24] un1_serialnumber_25_1_0_co1;
wire [29:24] un1_serialnumber_25_1_0_wmux_0_S;
wire [29:24] un1_serialnumber_25_1_0_y0;
wire [29:24] un1_serialnumber_25_1_0_co0;
wire [29:24] un1_serialnumber_25_1_0_wmux_S;
wire [22:0] un1_serialnumber_30_2_1_wmux_3_FCO;
wire [22:0] un1_serialnumber_30_2_1_wmux_3_S;
wire [22:0] un1_serialnumber_30_2_1_0_y1;
wire [22:0] un1_serialnumber_30_2_1_0_y3;
wire [22:0] un1_serialnumber_30_2_1_co1_0;
wire [22:0] un1_serialnumber_30_2_1_wmux_2_S;
wire [22:0] un1_serialnumber_30_2_1_y0_0;
wire [22:0] un1_serialnumber_30_2_1_co0_0;
wire [22:0] un1_serialnumber_30_2_1_wmux_1_S;
wire [22:0] un1_serialnumber_30_2_1_0_co1;
wire [22:0] un1_serialnumber_30_2_1_wmux_0_S;
wire [22:0] un1_serialnumber_30_2_1_0_y0;
wire [22:0] un1_serialnumber_30_2_1_0_co0;
wire [22:0] un1_serialnumber_30_2_1_0_wmux_S;
wire [25:0] un1_serialnumber_1_Z;
wire [24:24] un1_serialnumber_35_0_Z;
wire [21:21] un1_serialnumber_30_1_Z;
wire [15:15] un1_serialnumber_1;
wire [7:0] un1_serialnumber_35_d_Z;
wire [22:22] un1_serialnumber_35_1_Z;
wire [23:18] un1_serialnumber_33_1_Z;
wire [7:0] un1_serialnumber_32_1_Z;
wire [21:21] un1_serialnumber_30_2_Z;
wire [6:6] un1_serialnumber_31_0_Z;
wire PPSCountReset_rep_Z ;
wire VCC ;
wire PPSCountReset_6_iv_i_Z ;
wire GND ;
wire PPSCountReset_arst ;
wire MonitorAdcSpiFrameEnable ;
wire LastWriteReq_1_sqmuxa_RNI8RHO_Z ;
wire N_1696_i ;
wire UartLabFifoReset_RNO_Z ;
wire UartLabFifoResetce_Z ;
wire Uart3FifoReset_RNO_Z ;
wire Uart3FifoResetce_Z ;
wire Uart2FifoReset_RNO_Z ;
wire Uart2FifoResetce_Z ;
wire Uart1FifoReset_RNO_Z ;
wire Uart1FifoResetce_Z ;
wire Uart0FifoReset_RNO_Z ;
wire Uart0FifoResetce_Z ;
wire SetExtAddr_RNO_Z ;
wire SetExtAddrce_Z ;
wire MonitorAdcSpiXferStart_RNO_Z ;
wire MonitorAdcSpiXferStartce_Z ;
wire MonitorAdcReset_RNO_Z ;
wire MonitorAdcResetce_Z ;
wire LastWriteReq_Z ;
wire WriteAck_RNO_Z ;
wire N_2358 ;
wire nPowerCycClr_RNO_Z ;
wire nPowerCycClrce_Z ;
wire WriteUartLab_RNO_Z ;
wire WriteUartLabce_Z ;
wire WriteUart3_RNO_Z ;
wire WriteUart3ce_Z ;
wire WriteUart2_RNO_Z ;
wire WriteUart2ce_Z ;
wire WriteUart1_RNO_Z ;
wire WriteUart1ce_Z ;
wire WriteUart0_RNO_Z ;
wire WriteUart0ce_Z ;
wire WriteClkDac_RNO_Z ;
wire WriteClkDacce_Z ;
wire LastReadReq_Z ;
wire ReadAdcSample_5 ;
wire ReadAck_4 ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire ReadUartLab_5 ;
wire DacSelectMaxti_i_1_sqmuxa ;
wire LedB_i_Z ;
wire LedG_i_Z ;
wire LedR_i_Z ;
wire MonitorAdcSpiFrameEnable_i_1_sqmuxa ;
wire Ux1SelJmp_i_Z ;
wire LastWriteReq_1_sqmuxa_Z ;
wire WriteDacs_i_0_sqmuxa_i_Z ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire UartLabClkDivider_i_1_sqmuxa ;
wire Uart2TxFifoData_1_sqmuxa_Z ;
wire UartLabTxFifoData_1_sqmuxa_Z ;
wire Uart0TxFifoData_1_sqmuxa ;
wire Uart1TxFifoData_1_sqmuxa_Z ;
wire MonitorAdcSpiDataIn_1_sqmuxa ;
wire ExtAddr_i_1_sqmuxa_Z ;
wire WriteExt_1_sqmuxa_Z ;
wire DacDSetpoint_i_1_sqmuxa ;
wire ReadMonitorAdcSample_1_sqmuxa ;
wire DacCSetpoint_i_1_sqmuxa_Z ;
wire DacBSetpoint_i_1_sqmuxa_Z ;
wire DacASetpoint_i_0_sqmuxa_Z ;
wire ClkDacWrite_1_sqmuxa ;
wire N_108 ;
wire N_1788 ;
wire N_1787 ;
wire N_1803 ;
wire N_1801 ;
wire N_1800 ;
wire N_1797 ;
wire N_1814 ;
wire N_1810 ;
wire N_2465 ;
wire N_2488 ;
wire N_2459 ;
wire N_2482 ;
wire N_2656 ;
wire N_2653 ;
wire N_2654 ;
wire N_2680 ;
wire N_2663 ;
wire N_2650 ;
wire N_2649 ;
wire N_2655 ;
wire N_2644 ;
wire N_2660 ;
wire N_2647 ;
wire N_2664 ;
wire N_2652 ;
wire N_2665 ;
wire N_2646 ;
wire N_2648 ;
wire N_1366 ;
wire N_2657 ;
wire N_2645 ;
wire N_2651 ;
wire N_2679 ;
wire N_2677 ;
wire N_2681 ;
wire N_2662 ;
wire N_2661 ;
wire N_2659 ;
wire N_2668 ;
wire N_2667 ;
wire N_1508 ;
wire N_2671 ;
wire N_2658 ;
wire N_1506 ;
wire N_1507 ;
wire N_2666 ;
wire N_1505 ;
wire N_1503 ;
wire N_2675 ;
wire N_2674 ;
wire N_2672 ;
wire N_2669 ;
wire N_1504 ;
wire N_2670 ;
wire N_2678 ;
wire N_2676 ;
wire N_2673 ;
wire N_1603 ;
wire un1_serialnumber_sn_N_27 ;
wire N_2444 ;
wire N_2467 ;
wire N_1604 ;
wire N_2445 ;
wire N_2468 ;
wire N_1607 ;
wire N_2448 ;
wire N_2471 ;
wire N_1608 ;
wire N_2449 ;
wire N_2472 ;
wire N_1609 ;
wire N_2450 ;
wire N_2473 ;
wire N_1610 ;
wire N_2451 ;
wire N_2474 ;
wire N_1611 ;
wire N_2452 ;
wire N_2475 ;
wire N_1612 ;
wire N_2453 ;
wire N_2476 ;
wire N_1613 ;
wire N_2454 ;
wire N_2477 ;
wire N_1614 ;
wire N_2455 ;
wire N_2478 ;
wire N_1616 ;
wire N_2457 ;
wire N_2480 ;
wire N_1617 ;
wire N_2458 ;
wire N_2481 ;
wire N_1620 ;
wire N_2461 ;
wire N_2484 ;
wire N_1622 ;
wire N_2463 ;
wire N_2486 ;
wire N_1623 ;
wire N_2464 ;
wire N_2487 ;
wire N_1625 ;
wire N_2466 ;
wire N_2489 ;
wire N_1605 ;
wire N_2446 ;
wire N_2469 ;
wire N_1615 ;
wire N_2456 ;
wire N_2479 ;
wire N_1606 ;
wire N_2447 ;
wire N_2470 ;
wire N_1621 ;
wire N_2462 ;
wire N_2485 ;
wire N_1619 ;
wire N_2460 ;
wire N_2483 ;
wire un1_serialnumber_sn_N_54 ;
wire N_1680 ;
wire un1_serialnumber_sn_N_76 ;
wire N_1678 ;
wire un1_serialnumber_sn_N_25 ;
wire N_2355 ;
wire un1_serialnumber_sn_N_7 ;
wire N_109 ;
wire un1_serialnumber_sn_m38_0_i_1_0 ;
wire N_110 ;
wire un1_serialnumber_sn_N_44 ;
wire un78_readreq_Z ;
wire un72_readreq_Z ;
wire DacSelectMaxti_i_0_sqmuxa ;
wire N_2352 ;
wire un1_serialnumber_sn_m42_0_2_1_Z ;
wire un1_serialnumber_sn_N_36_0 ;
wire un1_serialnumber_sn_i4_mux_3 ;
wire un1_serialnumber_sn_N_71_mux ;
wire un1_serialnumber_sn_m48_0_1 ;
wire un1_serialnumber_sn_N_78_mux_0 ;
wire N_1722 ;
wire N_1637 ;
wire N_105 ;
wire N_2142 ;
wire N_1729 ;
wire un1_serialnumber_11_Z ;
wire un1_serialnumber_12_1_Z ;
wire N_1662 ;
wire N_1723 ;
wire N_1638 ;
wire N_1725 ;
wire N_1640 ;
wire N_1724 ;
wire N_1639 ;
wire N_2140 ;
wire N_1727 ;
wire N_2139 ;
wire N_1726 ;
wire N_50 ;
wire un60_readreq_2 ;
wire un1_serialnumber_sn_m38_0_i_a2_1_1_Z ;
wire un1_serialnumber_1_0_Z ;
wire N_1771 ;
wire un1_serialnumber_sn_m58_N_2L1_Z ;
wire un1_serialnumber_sn_m35_0_0_a2_RNI1G1H1_Z ;
wire un1_serialnumber_sn_N_79_mux_0 ;
wire un1_serialnumber_sn_N_40 ;
wire un1_serialnumber_47_1_Z ;
wire N_1713 ;
wire N_1712 ;
wire N_1711 ;
wire N_1624 ;
wire N_1714 ;
wire N_1709 ;
wire N_1715_2 ;
wire N_1778 ;
wire un14_readreq_2 ;
wire un1_serialnumber_sn_N_29 ;
wire un1_serialnumber_sn_N_24 ;
wire un1_serialnumber_33_17_1_Z ;
wire un1_serialnumber_33_25_1_Z ;
wire un1_serialnumber_33_5_1_Z ;
wire un1_serialnumber_33_9_1_Z ;
wire N_1716 ;
wire un1_serialnumber_33_13_1_Z ;
wire N_1438_1 ;
wire un1_serialnumber_sn_N_87_mux ;
wire N_1673 ;
wire N_1431_1 ;
wire N_1666 ;
wire un1_serialnumber_sn_m17_0_RNIP10G1_Z ;
wire un1_serialnumber_sn_m29_2_1 ;
wire un1_serialnumber_sn_m17_0_RNIPDOC2_Z ;
wire un1_serialnumber_sn_m29_2_0_1_0_Z ;
wire un1_serialnumber_sn_m29_2_0_Z ;
wire un1_serialnumber_sn_N_30_0 ;
wire un1_serialnumber_sn_N_18_0 ;
wire un1_serialnumber_sn_N_16_0_i_Z ;
wire N_1811_1 ;
wire N_1653 ;
wire N_1509_2 ;
wire N_1509 ;
wire un1_serialnumber_sn_N_44_1 ;
wire N_1502_2 ;
wire N_1502 ;
wire N_1510_2 ;
wire N_1510 ;
wire N_1470_1 ;
wire un1_serialnumber_24_10_1_Z ;
wire un1_serialnumber_24_2_1_Z ;
wire un1_serialnumber_24_22_1_Z ;
wire un1_serialnumber_24_18_1_Z ;
wire UartLabClkDivider_i_1_sqmuxa_0_a2_0_Z ;
wire UartLabFifoReset_1_sqmuxa ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire Uart0FifoReset_1_sqmuxa ;
wire SetExtAddr_1_sqmuxa_Z ;
wire MonitorAdcSpiXferStart_1_sqmuxa ;
wire MonitorAdcReset_1_sqmuxa ;
wire PPSCountReset_2_sqmuxa ;
wire WriteUartLab_1_sqmuxa_Z ;
wire WriteUart3_1_sqmuxa_Z ;
wire WriteUart2_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa ;
wire PPSCountReset_1_sqmuxa ;
wire N_66 ;
wire un1_serialnumber_sn_N_5 ;
wire un1_serialnumber_sn_N_6_0 ;
wire un60_readreq_1_Z ;
wire LastReadReq_1_sqmuxa ;
wire N_64 ;
wire N_53_i ;
wire PPSCountReset_data_i_m ;
wire N_65 ;
wire N_1037 ;
wire N_998 ;
wire N_2116 ;
wire N_2117 ;
wire N_2120 ;
wire N_2123 ;
wire N_2124 ;
wire N_2125 ;
wire N_1032 ;
wire N_1033 ;
wire N_1034 ;
wire N_1038 ;
wire N_1039 ;
wire N_2121 ;
wire N_1035 ;
wire N_2122 ;
wire N_2118 ;
wire un1_serialnumber_24_3 ;
wire DacBSetpoint_i_1_sqmuxa_1_Z ;
wire DacCSetpoint_i_1_sqmuxa_1_Z ;
wire DacCSetpoint_i_1_sqmuxa_0_Z ;
wire ReadUart0_1_sqmuxa_0_a2_1_Z ;
wire un72_readreq_1_Z ;
wire un78_readreq_1_Z ;
wire DacASetpoint_i_0_sqmuxa_0_Z ;
wire un68_readreq_0_Z ;
wire N_2357 ;
wire Uart1FifoReset_1_sqmuxa_i_3_0 ;
wire N_1595 ;
wire un78_readreq_2_0 ;
wire ReadAdcSample_1_sqmuxa ;
wire ReadUart0_1_sqmuxa ;
wire ReadUart1_1_sqmuxa_Z ;
wire ReadUart2_1_sqmuxa_Z ;
wire ReadUart3_1_sqmuxa_Z ;
wire ReadUartLab_1_sqmuxa_Z ;
wire N_1578 ;
wire N_1579 ;
wire N_1580 ;
wire N_1582 ;
wire N_1583 ;
wire N_1585 ;
wire N_1586 ;
wire N_1587 ;
wire N_1588 ;
wire N_1589 ;
wire N_1591 ;
wire N_1592 ;
wire un1_serialnumber_sn_i4_mux ;
wire un1_serialnumber_sn_N_23 ;
wire N_1593 ;
wire N_1590 ;
wire N_1581 ;
wire N_1476_2 ;
wire N_1473_2 ;
wire N_1477_2 ;
wire N_1478_2 ;
wire N_1475_2 ;
wire N_1524_2 ;
wire N_1524_1 ;
wire N_1515_2 ;
wire N_1515_1 ;
wire N_1513_2 ;
wire N_1513_1 ;
wire N_1527_2 ;
wire N_1527_1 ;
wire N_1514_2 ;
wire N_1514_1 ;
wire N_1520_2 ;
wire N_1520_1 ;
wire N_1523_2 ;
wire N_1523_1 ;
wire N_1356_1 ;
wire N_1352_2 ;
wire N_1352_1 ;
wire N_1521_2 ;
wire N_1521_1 ;
wire N_1522_2 ;
wire N_1522_1 ;
wire N_1351_2 ;
wire N_1351_1 ;
wire N_1355_1 ;
wire N_1353_1 ;
wire N_1354_1 ;
wire N_1525_2 ;
wire N_1525_1 ;
wire N_1349_2 ;
wire N_1349_1 ;
wire N_1362_1 ;
wire N_1350_2 ;
wire N_1350_1 ;
wire N_1512_2 ;
wire N_1512_1 ;
wire N_1526_2 ;
wire N_1526_1 ;
wire Uart2FifoReset_1_sqmuxa_1_Z ;
wire un60_readreq_1_0 ;
wire Uart3FifoReset_1_sqmuxa_2_Z ;
wire UartLabFifoReset_1_sqmuxa_0_a2_2_Z ;
wire Uart1FifoReset_1_sqmuxa_0 ;
wire un1_serialnumber_sn_m12_0_3_1 ;
wire N_2360 ;
wire un14_readreq_2_0 ;
wire DacBSetpoint_i_1_sqmuxa_2_0 ;
wire N_1358 ;
wire N_1359 ;
wire N_1360 ;
wire N_1361 ;
wire N_1356 ;
wire N_1355 ;
wire N_1353 ;
wire N_1354 ;
wire N_1362_2 ;
wire ReadAdcSample_1_sqmuxa_0_a2_1 ;
wire un66_readreq_0_Z ;
wire N_2367 ;
wire N_2362 ;
wire N_1654 ;
wire N_1661 ;
wire N_1551 ;
wire N_1470 ;
wire N_1472 ;
wire N_1474 ;
wire N_1471 ;
wire N_1569 ;
wire N_1570 ;
wire N_1574 ;
wire N_1575 ;
wire N_1576 ;
wire N_1645 ;
wire N_1646 ;
wire N_1647 ;
wire N_1648 ;
wire N_1650 ;
wire N_1651 ;
wire N_1571 ;
wire N_1652 ;
wire N_1649 ;
wire N_1572 ;
wire N_1544 ;
wire N_1546 ;
wire N_1548 ;
wire N_1547 ;
wire N_1543 ;
wire N_1545 ;
wire N_1573 ;
wire N_1689 ;
wire N_1699_2 ;
wire N_1699_1 ;
wire N_1629 ;
wire N_1631 ;
wire N_1633 ;
wire N_1634 ;
wire N_1677 ;
wire N_1707 ;
wire N_1674 ;
wire N_1632 ;
wire N_1667 ;
wire N_1670 ;
wire N_1671 ;
wire N_1672 ;
wire N_1773 ;
wire N_1668 ;
wire N_1669 ;
wire un1_serialnumber_4_1_Z ;
wire un1_serialnumber_0_1_Z ;
wire N_1746 ;
wire N_1764 ;
wire N_1765 ;
wire N_1766 ;
wire N_1767 ;
wire N_1769 ;
wire N_1768 ;
wire N_1736 ;
wire N_1728 ;
wire N_1762 ;
wire N_1812_2 ;
wire N_1793_1 ;
wire N_1795_1 ;
wire N_1798_1 ;
wire N_1808_2 ;
wire N_433 ;
// @36:346
  SLE PPSCountReset_rep (
	.Q(PPSCountReset_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT PPSCountReset_rep_RNI6IM1 (
	.Y(PPSCountReset_arst),
	.A(PPSCountReset_rep_Z)
);
  CFG1 DacSelectMaxti_i_RNIKIF7 (
	.A(PowerEnMax_c),
	.Y(PowerEnMax_c_i)
);
defparam DacSelectMaxti_i_RNIKIF7.INIT=2'h1;
  CFG1 MonitorAdcSpiFrameEnable_i_RNINVF2 (
	.A(MonitorAdcSpiFrameEnable),
	.Y(MonitorAdcSpiFrameEnable_i_1z)
);
defparam MonitorAdcSpiFrameEnable_i_RNINVF2.INIT=2'h1;
  CFG1 PPSCountReset_rep_RNI6IM1_0 (
	.A(PPSCountReset_arst),
	.Y(PPSCountReset_arst_i)
);
defparam PPSCountReset_rep_RNI6IM1_0.INIT=2'h1;
  CFG1 LastWriteReq_1_sqmuxa_RNI8RHO_0 (
	.A(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(N_1696_i)
);
defparam LastWriteReq_1_sqmuxa_RNI8RHO_0.INIT=2'h1;
// @36:346
  SLE UartLabFifoReset (
	.Q(UartLabFifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(UartLabFifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 UartLabFifoReset_RNO (
	.A(UartLabFifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(UartLabFifoReset_RNO_Z)
);
defparam UartLabFifoReset_RNO.INIT=4'hE;
// @36:346
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart3FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 Uart3FifoReset_RNO (
	.A(Uart3FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart3FifoReset_RNO_Z)
);
defparam Uart3FifoReset_RNO.INIT=4'hE;
// @36:346
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart2FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 Uart2FifoReset_RNO (
	.A(Uart2FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart2FifoReset_RNO_Z)
);
defparam Uart2FifoReset_RNO.INIT=4'hE;
// @36:346
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart1FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 Uart1FifoReset_RNO (
	.A(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.B(Uart1FifoResetce_Z),
	.Y(Uart1FifoReset_RNO_Z)
);
defparam Uart1FifoReset_RNO.INIT=4'hE;
// @36:346
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(Uart0FifoReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 Uart0FifoReset_RNO (
	.A(Uart0FifoResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(Uart0FifoReset_RNO_Z)
);
defparam Uart0FifoReset_RNO.INIT=4'hE;
// @36:346
  SLE SetExtAddr (
	.Q(SetExtAddr_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(SetExtAddr_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 SetExtAddr_RNO (
	.A(SetExtAddrce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(SetExtAddr_RNO_Z)
);
defparam SetExtAddr_RNO.INIT=4'hE;
// @36:346
  SLE MonitorAdcSpiXferStart (
	.Q(MonitorAdcSpiXferStart_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(MonitorAdcSpiXferStart_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 MonitorAdcSpiXferStart_RNO (
	.A(MonitorAdcSpiXferStartce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(MonitorAdcSpiXferStart_RNO_Z)
);
defparam MonitorAdcSpiXferStart_RNO.INIT=4'hE;
// @36:346
  SLE MonitorAdcReset (
	.Q(MonitorAdcReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(MonitorAdcReset_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 MonitorAdcReset_RNO (
	.A(MonitorAdcResetce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(MonitorAdcReset_RNO_Z)
);
defparam MonitorAdcReset_RNO.INIT=4'hE;
// @36:346
  SLE WriteAck (
	.Q(WriteAck_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(LastWriteReq_Z),
	.EN(WriteAck_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteAck_RNO (
	.A(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.B(N_2358),
	.Y(WriteAck_RNO_Z)
);
defparam WriteAck_RNO.INIT=4'hE;
// @36:346
  SLE nPowerCycClr (
	.Q(nPowerCycClr_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(nPowerCycClr_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 nPowerCycClr_RNO (
	.A(nPowerCycClrce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(nPowerCycClr_RNO_Z)
);
defparam nPowerCycClr_RNO.INIT=4'hE;
// @36:346
  SLE WriteUartLab (
	.Q(WriteUartLab_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUartLab_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteUartLab_RNO (
	.A(WriteUartLabce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUartLab_RNO_Z)
);
defparam WriteUartLab_RNO.INIT=4'hE;
// @36:346
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart3_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteUart3_RNO (
	.A(WriteUart3ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart3_RNO_Z)
);
defparam WriteUart3_RNO.INIT=4'hE;
// @36:346
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart2_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteUart2_RNO (
	.A(WriteUart2ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart2_RNO_Z)
);
defparam WriteUart2_RNO.INIT=4'hE;
// @36:346
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart1_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteUart1_RNO (
	.A(WriteUart1ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart1_RNO_Z)
);
defparam WriteUart1_RNO.INIT=4'hE;
// @36:346
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteUart0_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteUart0_RNO (
	.A(WriteUart0ce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteUart0_RNO_Z)
);
defparam WriteUart0_RNO.INIT=4'hE;
// @36:346
  SLE WriteClkDac (
	.Q(WriteClkDac_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(WriteClkDac_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1696_i)
);
  CFG2 WriteClkDac_RNO (
	.A(WriteClkDacce_Z),
	.B(LastWriteReq_1_sqmuxa_RNI8RHO_Z),
	.Y(WriteClkDac_RNO_Z)
);
defparam WriteClkDac_RNO.INIT=4'hE;
// @36:346
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE PPSCountReset (
	.Q(PPSCountReset_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSCountReset_6_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadAdcSample (
	.Q(ReadAdcSample_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAdcSample_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadAck (
	.Q(ReadAck_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE ReadUartLab (
	.Q(ReadUartLab_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUartLab_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE HVDis2_i (
	.Q(HVDis2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE LedB_i (
	.Q(LedB_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE LedG_i (
	.Q(LedG_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE LedR_i (
	.Q(LedR_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE MonitorAdcSpiFrameEnable_i (
	.Q(MonitorAdcSpiFrameEnable),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiFrameEnable_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE PowernEnHV_i (
	.Q(PowernEnHV_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE PowernEn_i (
	.Q(PowernEn_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE Uart3OE_i (
	.Q(Oe3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE nFaultsClr_i (
	.Q(nFaultsClr_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[29]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE nHVEn1_i (
	.Q(nHVEn1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE WriteDacs_i (
	.Q(WriteDacs),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(LastWriteReq_1_sqmuxa_Z),
	.EN(WriteDacs_i_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE DacSelectMaxti_i (
	.Q(PowerEnMax_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[27]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE GlobalFaultInhibit_i (
	.Q(GlobalFaultInhibit_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[28]),
	.EN(DacSelectMaxti_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[3]  (
	.Q(UartLabClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[2]  (
	.Q(UartLabClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[1]  (
	.Q(UartLabClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[0]  (
	.Q(UartLabClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[7]  (
	.Q(UartLabClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[6]  (
	.Q(UartLabClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[5]  (
	.Q(UartLabClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabClkDivider_i[4]  (
	.Q(UartLabClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(UartLabClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[7]  (
	.Q(UartLabTxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[6]  (
	.Q(UartLabTxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[5]  (
	.Q(UartLabTxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[4]  (
	.Q(UartLabTxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[3]  (
	.Q(UartLabTxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[2]  (
	.Q(UartLabTxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[1]  (
	.Q(UartLabTxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \UartLabTxFifoData_Z[0]  (
	.Q(UartLabTxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(UartLabTxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[7]  (
	.Q(MonitorAdcSpiDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[6]  (
	.Q(MonitorAdcSpiDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[5]  (
	.Q(MonitorAdcSpiDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[4]  (
	.Q(MonitorAdcSpiDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[3]  (
	.Q(MonitorAdcSpiDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[2]  (
	.Q(MonitorAdcSpiDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[1]  (
	.Q(MonitorAdcSpiDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcSpiDataIn_Z[0]  (
	.Q(MonitorAdcSpiDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(MonitorAdcSpiDataIn_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[6]  (
	.Q(ExtAddr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[5]  (
	.Q(ExtAddr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[4]  (
	.Q(ExtAddr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[3]  (
	.Q(ExtAddr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[2]  (
	.Q(ExtAddr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[1]  (
	.Q(ExtAddr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[0]  (
	.Q(ExtAddr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[7]  (
	.Q(ExtWriteOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[6]  (
	.Q(ExtWriteOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[5]  (
	.Q(ExtWriteOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[4]  (
	.Q(ExtWriteOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[3]  (
	.Q(ExtWriteOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[2]  (
	.Q(ExtWriteOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[1]  (
	.Q(ExtWriteOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtWriteData[0]  (
	.Q(ExtWriteOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(WriteExt_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[8]  (
	.Q(DacDSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[7]  (
	.Q(DacDSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[6]  (
	.Q(DacDSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[5]  (
	.Q(DacDSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[4]  (
	.Q(DacDSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[3]  (
	.Q(DacDSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[2]  (
	.Q(DacDSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[1]  (
	.Q(DacDSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[0]  (
	.Q(DacDSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcChannelReadIndex_i[4]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(ReadMonitorAdcSample_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcChannelReadIndex_i[3]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(ReadMonitorAdcSample_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcChannelReadIndex_i[2]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(ReadMonitorAdcSample_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcChannelReadIndex_i[1]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(ReadMonitorAdcSample_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \MonitorAdcChannelReadIndex_i[0]  (
	.Q(MonitorAdcChannelReadIndex_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(ReadMonitorAdcSample_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ExtAddr_i[7]  (
	.Q(ExtAddr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(ExtAddr_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[23]  (
	.Q(DacDSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[22]  (
	.Q(DacDSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[21]  (
	.Q(DacDSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[20]  (
	.Q(DacDSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[19]  (
	.Q(DacDSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[18]  (
	.Q(DacDSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[17]  (
	.Q(DacDSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[16]  (
	.Q(DacDSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[15]  (
	.Q(DacDSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[14]  (
	.Q(DacDSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[13]  (
	.Q(DacDSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[12]  (
	.Q(DacDSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[11]  (
	.Q(DacDSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[10]  (
	.Q(DacDSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacDSetpoint_i[9]  (
	.Q(DacDSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacDSetpoint_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[14]  (
	.Q(DacCSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[13]  (
	.Q(DacCSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[12]  (
	.Q(DacCSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[11]  (
	.Q(DacCSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[10]  (
	.Q(DacCSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[9]  (
	.Q(DacCSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[8]  (
	.Q(DacCSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[7]  (
	.Q(DacCSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[6]  (
	.Q(DacCSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[5]  (
	.Q(DacCSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[4]  (
	.Q(DacCSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[3]  (
	.Q(DacCSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[2]  (
	.Q(DacCSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[1]  (
	.Q(DacCSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[0]  (
	.Q(DacCSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[5]  (
	.Q(DacBSetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[4]  (
	.Q(DacBSetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[3]  (
	.Q(DacBSetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[2]  (
	.Q(DacBSetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[1]  (
	.Q(DacBSetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[0]  (
	.Q(DacBSetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[23]  (
	.Q(DacCSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[22]  (
	.Q(DacCSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[21]  (
	.Q(DacCSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[20]  (
	.Q(DacCSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[19]  (
	.Q(DacCSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[18]  (
	.Q(DacCSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[17]  (
	.Q(DacCSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[16]  (
	.Q(DacCSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacCSetpoint_i[15]  (
	.Q(DacCSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacCSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[20]  (
	.Q(DacBSetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[19]  (
	.Q(DacBSetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[18]  (
	.Q(DacBSetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[17]  (
	.Q(DacBSetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[16]  (
	.Q(DacBSetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[15]  (
	.Q(DacBSetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[14]  (
	.Q(DacBSetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[13]  (
	.Q(DacBSetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[12]  (
	.Q(DacBSetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[11]  (
	.Q(DacBSetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[10]  (
	.Q(DacBSetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[9]  (
	.Q(DacBSetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[8]  (
	.Q(DacBSetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[7]  (
	.Q(DacBSetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[6]  (
	.Q(DacBSetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[11]  (
	.Q(DacASetpoint[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[10]  (
	.Q(DacASetpoint[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[9]  (
	.Q(DacASetpoint[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[8]  (
	.Q(DacASetpoint[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[7]  (
	.Q(DacASetpoint[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[6]  (
	.Q(DacASetpoint[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[5]  (
	.Q(DacASetpoint[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[4]  (
	.Q(DacASetpoint[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[3]  (
	.Q(DacASetpoint[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[2]  (
	.Q(DacASetpoint[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[1]  (
	.Q(DacASetpoint[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[0]  (
	.Q(DacASetpoint[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[23]  (
	.Q(DacBSetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[22]  (
	.Q(DacBSetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacBSetpoint_i[21]  (
	.Q(DacBSetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacBSetpoint_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[2]  (
	.Q(ClkDacWrite[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[1]  (
	.Q(ClkDacWrite[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[0]  (
	.Q(ClkDacWrite[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[23]  (
	.Q(DacASetpoint[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[22]  (
	.Q(DacASetpoint[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[21]  (
	.Q(DacASetpoint[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[20]  (
	.Q(DacASetpoint[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[19]  (
	.Q(DacASetpoint[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[18]  (
	.Q(DacASetpoint[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[17]  (
	.Q(DacASetpoint[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[16]  (
	.Q(DacASetpoint[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[15]  (
	.Q(DacASetpoint[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[14]  (
	.Q(DacASetpoint[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[13]  (
	.Q(DacASetpoint[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DacASetpoint_i[12]  (
	.Q(DacASetpoint[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(DacASetpoint_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[15]  (
	.Q(ClkDacWrite[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[14]  (
	.Q(ClkDacWrite[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[13]  (
	.Q(ClkDacWrite[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[12]  (
	.Q(ClkDacWrite[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[11]  (
	.Q(ClkDacWrite[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[10]  (
	.Q(ClkDacWrite[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[9]  (
	.Q(ClkDacWrite[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[8]  (
	.Q(ClkDacWrite[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[7]  (
	.Q(ClkDacWrite[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[6]  (
	.Q(ClkDacWrite[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[5]  (
	.Q(ClkDacWrite[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[4]  (
	.Q(ClkDacWrite[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \ClkDacWrite_Z[3]  (
	.Q(ClkDacWrite[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(ClkDacWrite_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[8]  (
	.Q(Main_0_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[8]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[7]  (
	.Q(Main_0_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[7]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[6]  (
	.Q(Main_0_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[6]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[5]  (
	.Q(Main_0_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[5]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[4]  (
	.Q(Main_0_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[4]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[3]  (
	.Q(Main_0_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1788),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[2]  (
	.Q(Main_0_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1787),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[1]  (
	.Q(Main_0_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[1]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[0]  (
	.Q(Main_0_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[0]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[23]  (
	.Q(Main_0_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[23]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[22]  (
	.Q(Main_0_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[22]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[21]  (
	.Q(Main_0_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[21]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[20]  (
	.Q(Main_0_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[20]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[19]  (
	.Q(Main_0_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[19]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[18]  (
	.Q(Main_0_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1803),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[17]  (
	.Q(Main_0_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[17]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[16]  (
	.Q(Main_0_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1801),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[15]  (
	.Q(Main_0_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1800),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[14]  (
	.Q(Main_0_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[14]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[13]  (
	.Q(Main_0_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[13]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[12]  (
	.Q(Main_0_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1797),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[11]  (
	.Q(Main_0_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[11]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[10]  (
	.Q(Main_0_RamBusDataOut_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[10]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[9]  (
	.Q(Main_0_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[9]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[31]  (
	.Q(Main_0_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[31]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[30]  (
	.Q(Main_0_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[30]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[29]  (
	.Q(Main_0_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1814),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[28]  (
	.Q(Main_0_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[28]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[27]  (
	.Q(Main_0_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[27]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[26]  (
	.Q(Main_0_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[26]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[25]  (
	.Q(Main_0_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1810),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  SLE \DataOut[24]  (
	.Q(Main_0_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_Z[24]),
	.EN(N_108),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:346
  ARI1 \un1_serialnumber_30_1_0_wmux_0[21]  (
	.FCO(un1_serialnumber_30_1_0_0_co1[21]),
	.S(un1_serialnumber_30_1_0_wmux_0_S[21]),
	.Y(un1_serialnumber_30_1_0_wmux_0_Y[21]),
	.B(RamBusAddress_i[2]),
	.C(N_2465),
	.D(N_2488),
	.A(un1_serialnumber_30_1_0_0_y0[21]),
	.FCI(un1_serialnumber_30_1_0_0_co0[21])
);
defparam \un1_serialnumber_30_1_0_wmux_0[21] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_30_1_0_0_wmux[21]  (
	.FCO(un1_serialnumber_30_1_0_0_co0[21]),
	.S(un1_serialnumber_30_1_0_0_wmux_S[21]),
	.Y(un1_serialnumber_30_1_0_0_y0[21]),
	.B(RamBusAddress_i[2]),
	.C(N_2465),
	.D(N_2488),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_1_0_0_wmux[21] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_30_1_0_wmux_0[15]  (
	.FCO(un1_serialnumber_30_1_0_0_co1[15]),
	.S(un1_serialnumber_30_1_0_wmux_0_S[15]),
	.Y(un1_serialnumber_30_1_0_wmux_0_Y[15]),
	.B(RamBusAddress_i[2]),
	.C(N_2459),
	.D(N_2482),
	.A(un1_serialnumber_30_1_0_0_y0[15]),
	.FCI(un1_serialnumber_30_1_0_0_co0[15])
);
defparam \un1_serialnumber_30_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_30_1_0_0_wmux[15]  (
	.FCO(un1_serialnumber_30_1_0_0_co0[15]),
	.S(un1_serialnumber_30_1_0_0_wmux_S[15]),
	.Y(un1_serialnumber_30_1_0_0_y0[15]),
	.B(RamBusAddress_i[2]),
	.C(N_2459),
	.D(N_2482),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_1_0_0_wmux[15] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_30_1_1_wmux_0[15]  (
	.FCO(un1_serialnumber_30_1_1_co1[15]),
	.S(un1_serialnumber_30_1_1_wmux_0_S[15]),
	.Y(un1_serialnumber_30_1_1_wmux_0_Y[15]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[7]),
	.D(AdcSampleToReadA[15]),
	.A(un1_serialnumber_30_1_1_y0[15]),
	.FCI(un1_serialnumber_30_1_1_co0[15])
);
defparam \un1_serialnumber_30_1_1_wmux_0[15] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_30_1_1_wmux[15]  (
	.FCO(un1_serialnumber_30_1_1_co0[15]),
	.S(un1_serialnumber_30_1_1_wmux_S[15]),
	.Y(un1_serialnumber_30_1_1_y0[15]),
	.B(RamBusAddress_i[2]),
	.C(LedB_i_Z),
	.D(PPSCount[15]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_1_1_wmux[15] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[1]  (
	.FCO(un1_serialnumber_22_1_0_co1[1]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[1]),
	.Y(N_2656),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoFull),
	.D(Uart3RxFifoFull),
	.A(un1_serialnumber_22_1_0_y0[1]),
	.FCI(un1_serialnumber_22_1_0_co0[1])
);
defparam \un1_serialnumber_22_1_0_wmux_0[1] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[1]  (
	.FCO(un1_serialnumber_22_1_0_co0[1]),
	.S(un1_serialnumber_22_1_0_wmux_S[1]),
	.Y(un1_serialnumber_22_1_0_y0[1]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoFull),
	.D(UartLabRxFifoFull),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[1] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[8]  (
	.FCO(un1_serialnumber_22_1_0_co1[8]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[8]),
	.Y(N_2653),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[0]),
	.D(Uart3RxFifoCount[0]),
	.A(un1_serialnumber_22_1_0_y0[8]),
	.FCI(un1_serialnumber_22_1_0_co0[8])
);
defparam \un1_serialnumber_22_1_0_wmux_0[8] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[8]  (
	.FCO(un1_serialnumber_22_1_0_co0[8]),
	.S(un1_serialnumber_22_1_0_wmux_S[8]),
	.Y(un1_serialnumber_22_1_0_y0[8]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[0]),
	.D(UartLabRxFifoCount[0]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[8] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[3]  (
	.FCO(un1_serialnumber_22_1_0_co1[3]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[3]),
	.Y(N_2654),
	.B(RamBusAddress_i[2]),
	.C(Uart1TxFifoFull),
	.D(Uart3TxFifoFull),
	.A(un1_serialnumber_22_1_0_y0[3]),
	.FCI(un1_serialnumber_22_1_0_co0[3])
);
defparam \un1_serialnumber_22_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[3]  (
	.FCO(un1_serialnumber_22_1_0_co0[3]),
	.S(un1_serialnumber_22_1_0_wmux_S[3]),
	.Y(un1_serialnumber_22_1_0_y0[3]),
	.B(RamBusAddress_i[2]),
	.C(Uart2TxFifoFull),
	.D(UartLabTxFifoFull),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[3] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[1]  (
	.FCO(un1_serialnumber_21_1_0_co1[1]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[1]),
	.Y(N_2680),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[1]),
	.D(DacAReadback[1]),
	.A(un1_serialnumber_21_1_0_y0[1]),
	.FCI(un1_serialnumber_21_1_0_co0[1])
);
defparam \un1_serialnumber_21_1_0_wmux_0[1] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[1]  (
	.FCO(un1_serialnumber_21_1_0_co0[1]),
	.S(un1_serialnumber_21_1_0_wmux_S[1]),
	.Y(un1_serialnumber_21_1_0_y0[1]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[1]),
	.D(DacCReadback[1]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[1] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[18]  (
	.FCO(un1_serialnumber_21_1_0_co1[18]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[18]),
	.Y(N_2663),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[18]),
	.D(DacAReadback[18]),
	.A(un1_serialnumber_21_1_0_y0[18]),
	.FCI(un1_serialnumber_21_1_0_co0[18])
);
defparam \un1_serialnumber_21_1_0_wmux_0[18] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[18]  (
	.FCO(un1_serialnumber_21_1_0_co0[18]),
	.S(un1_serialnumber_21_1_0_wmux_S[18]),
	.Y(un1_serialnumber_21_1_0_y0[18]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[18]),
	.D(DacCReadback[18]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[18] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[11]  (
	.FCO(un1_serialnumber_22_1_0_co1[11]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[11]),
	.Y(N_2650),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[3]),
	.D(Uart3RxFifoCount[3]),
	.A(un1_serialnumber_22_1_0_y0[11]),
	.FCI(un1_serialnumber_22_1_0_co0[11])
);
defparam \un1_serialnumber_22_1_0_wmux_0[11] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[11]  (
	.FCO(un1_serialnumber_22_1_0_co0[11]),
	.S(un1_serialnumber_22_1_0_wmux_S[11]),
	.Y(un1_serialnumber_22_1_0_y0[11]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[3]),
	.D(UartLabRxFifoCount[3]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[11] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[12]  (
	.FCO(un1_serialnumber_22_1_0_co1[12]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[12]),
	.Y(N_2649),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[4]),
	.D(Uart3RxFifoCount[4]),
	.A(un1_serialnumber_22_1_0_y0[12]),
	.FCI(un1_serialnumber_22_1_0_co0[12])
);
defparam \un1_serialnumber_22_1_0_wmux_0[12] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[12]  (
	.FCO(un1_serialnumber_22_1_0_co0[12]),
	.S(un1_serialnumber_22_1_0_wmux_S[12]),
	.Y(un1_serialnumber_22_1_0_y0[12]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[4]),
	.D(UartLabRxFifoCount[4]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[12] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[2]  (
	.FCO(un1_serialnumber_22_1_0_co1[2]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[2]),
	.Y(N_2655),
	.B(RamBusAddress_i[2]),
	.C(Uart1TxFifoEmpty),
	.D(Uart3TxFifoEmpty),
	.A(un1_serialnumber_22_1_0_y0[2]),
	.FCI(un1_serialnumber_22_1_0_co0[2])
);
defparam \un1_serialnumber_22_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[2]  (
	.FCO(un1_serialnumber_22_1_0_co0[2]),
	.S(un1_serialnumber_22_1_0_wmux_S[2]),
	.Y(un1_serialnumber_22_1_0_y0[2]),
	.B(RamBusAddress_i[2]),
	.C(Uart2TxFifoEmpty),
	.D(UartLabTxFifoEmpty),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[2] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[17]  (
	.FCO(un1_serialnumber_22_1_0_co1[17]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[17]),
	.Y(N_2644),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[9]),
	.D(Uart3RxFifoCount[9]),
	.A(un1_serialnumber_22_1_0_y0[17]),
	.FCI(un1_serialnumber_22_1_0_co0[17])
);
defparam \un1_serialnumber_22_1_0_wmux_0[17] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[17]  (
	.FCO(un1_serialnumber_22_1_0_co0[17]),
	.S(un1_serialnumber_22_1_0_wmux_S[17]),
	.Y(un1_serialnumber_22_1_0_y0[17]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[9]),
	.D(UartLabRxFifoCount[9]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[17] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[21]  (
	.FCO(un1_serialnumber_21_1_0_co1[21]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[21]),
	.Y(N_2660),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[21]),
	.D(DacAReadback[21]),
	.A(un1_serialnumber_21_1_0_y0[21]),
	.FCI(un1_serialnumber_21_1_0_co0[21])
);
defparam \un1_serialnumber_21_1_0_wmux_0[21] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[21]  (
	.FCO(un1_serialnumber_21_1_0_co0[21]),
	.S(un1_serialnumber_21_1_0_wmux_S[21]),
	.Y(un1_serialnumber_21_1_0_y0[21]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[21]),
	.D(DacCReadback[21]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[21] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[14]  (
	.FCO(un1_serialnumber_22_1_0_co1[14]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[14]),
	.Y(N_2647),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[6]),
	.D(Uart3RxFifoCount[6]),
	.A(un1_serialnumber_22_1_0_y0[14]),
	.FCI(un1_serialnumber_22_1_0_co0[14])
);
defparam \un1_serialnumber_22_1_0_wmux_0[14] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[14]  (
	.FCO(un1_serialnumber_22_1_0_co0[14]),
	.S(un1_serialnumber_22_1_0_wmux_S[14]),
	.Y(un1_serialnumber_22_1_0_y0[14]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[6]),
	.D(UartLabRxFifoCount[6]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[14] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[17]  (
	.FCO(un1_serialnumber_21_1_0_co1[17]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[17]),
	.Y(N_2664),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[17]),
	.D(DacAReadback[17]),
	.A(un1_serialnumber_21_1_0_y0[17]),
	.FCI(un1_serialnumber_21_1_0_co0[17])
);
defparam \un1_serialnumber_21_1_0_wmux_0[17] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[17]  (
	.FCO(un1_serialnumber_21_1_0_co0[17]),
	.S(un1_serialnumber_21_1_0_wmux_S[17]),
	.Y(un1_serialnumber_21_1_0_y0[17]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[17]),
	.D(DacCReadback[17]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[17] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[9]  (
	.FCO(un1_serialnumber_22_1_0_co1[9]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[9]),
	.Y(N_2652),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[1]),
	.D(Uart3RxFifoCount[1]),
	.A(un1_serialnumber_22_1_0_y0[9]),
	.FCI(un1_serialnumber_22_1_0_co0[9])
);
defparam \un1_serialnumber_22_1_0_wmux_0[9] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[9]  (
	.FCO(un1_serialnumber_22_1_0_co0[9]),
	.S(un1_serialnumber_22_1_0_wmux_S[9]),
	.Y(un1_serialnumber_22_1_0_y0[9]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[1]),
	.D(UartLabRxFifoCount[1]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[9] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[16]  (
	.FCO(un1_serialnumber_21_1_0_co1[16]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[16]),
	.Y(N_2665),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[16]),
	.D(DacAReadback[16]),
	.A(un1_serialnumber_21_1_0_y0[16]),
	.FCI(un1_serialnumber_21_1_0_co0[16])
);
defparam \un1_serialnumber_21_1_0_wmux_0[16] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[16]  (
	.FCO(un1_serialnumber_21_1_0_co0[16]),
	.S(un1_serialnumber_21_1_0_wmux_S[16]),
	.Y(un1_serialnumber_21_1_0_y0[16]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[16]),
	.D(DacCReadback[16]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[16] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[15]  (
	.FCO(un1_serialnumber_22_1_0_co1[15]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[15]),
	.Y(N_2646),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[7]),
	.D(Uart3RxFifoCount[7]),
	.A(un1_serialnumber_22_1_0_y0[15]),
	.FCI(un1_serialnumber_22_1_0_co0[15])
);
defparam \un1_serialnumber_22_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[15]  (
	.FCO(un1_serialnumber_22_1_0_co0[15]),
	.S(un1_serialnumber_22_1_0_wmux_S[15]),
	.Y(un1_serialnumber_22_1_0_y0[15]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[7]),
	.D(UartLabRxFifoCount[7]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[15] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[13]  (
	.FCO(un1_serialnumber_22_1_0_co1[13]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[13]),
	.Y(N_2648),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[5]),
	.D(Uart3RxFifoCount[5]),
	.A(un1_serialnumber_22_1_0_y0[13]),
	.FCI(un1_serialnumber_22_1_0_co0[13])
);
defparam \un1_serialnumber_22_1_0_wmux_0[13] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[13]  (
	.FCO(un1_serialnumber_22_1_0_co0[13]),
	.S(un1_serialnumber_22_1_0_wmux_S[13]),
	.Y(un1_serialnumber_22_1_0_y0[13]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[5]),
	.D(UartLabRxFifoCount[5]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[13] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_20_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_20_1_0_co1[0]),
	.S(un1_serialnumber_20_1_0_wmux_0_S[0]),
	.Y(N_1366),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadB[23]),
	.D(AdcSampleToReadD[23]),
	.A(un1_serialnumber_20_1_0_y0[0]),
	.FCI(un1_serialnumber_20_1_0_co0[0])
);
defparam \un1_serialnumber_20_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_20_1_0_wmux[0]  (
	.FCO(un1_serialnumber_20_1_0_co0[0]),
	.S(un1_serialnumber_20_1_0_wmux_S[0]),
	.Y(un1_serialnumber_20_1_0_y0[0]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadA[23]),
	.D(AdcSampleToReadC[23]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_20_1_0_wmux[0] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_22_1_0_co1[0]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[0]),
	.Y(N_2657),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoEmpty),
	.D(Uart3RxFifoEmpty),
	.A(un1_serialnumber_22_1_0_y0[0]),
	.FCI(un1_serialnumber_22_1_0_co0[0])
);
defparam \un1_serialnumber_22_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[0]  (
	.FCO(un1_serialnumber_22_1_0_co0[0]),
	.S(un1_serialnumber_22_1_0_wmux_S[0]),
	.Y(un1_serialnumber_22_1_0_y0[0]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoEmpty),
	.D(UartLabRxFifoEmpty),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[0] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[16]  (
	.FCO(un1_serialnumber_22_1_0_co1[16]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[16]),
	.Y(N_2645),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[8]),
	.D(Uart3RxFifoCount[8]),
	.A(un1_serialnumber_22_1_0_y0[16]),
	.FCI(un1_serialnumber_22_1_0_co0[16])
);
defparam \un1_serialnumber_22_1_0_wmux_0[16] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[16]  (
	.FCO(un1_serialnumber_22_1_0_co0[16]),
	.S(un1_serialnumber_22_1_0_wmux_S[16]),
	.Y(un1_serialnumber_22_1_0_y0[16]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[8]),
	.D(UartLabRxFifoCount[8]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[16] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux_0[10]  (
	.FCO(un1_serialnumber_22_1_0_co1[10]),
	.S(un1_serialnumber_22_1_0_wmux_0_S[10]),
	.Y(N_2651),
	.B(RamBusAddress_i[2]),
	.C(Uart1RxFifoCount[2]),
	.D(Uart3RxFifoCount[2]),
	.A(un1_serialnumber_22_1_0_y0[10]),
	.FCI(un1_serialnumber_22_1_0_co0[10])
);
defparam \un1_serialnumber_22_1_0_wmux_0[10] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_22_1_0_wmux[10]  (
	.FCO(un1_serialnumber_22_1_0_co0[10]),
	.S(un1_serialnumber_22_1_0_wmux_S[10]),
	.Y(un1_serialnumber_22_1_0_y0[10]),
	.B(RamBusAddress_i[2]),
	.C(Uart2RxFifoCount[2]),
	.D(UartLabRxFifoCount[2]),
	.A(RamBusAddress_i[3]),
	.FCI(VCC)
);
defparam \un1_serialnumber_22_1_0_wmux[10] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[2]  (
	.FCO(un1_serialnumber_21_1_0_co1[2]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[2]),
	.Y(N_2679),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[2]),
	.D(DacAReadback[2]),
	.A(un1_serialnumber_21_1_0_y0[2]),
	.FCI(un1_serialnumber_21_1_0_co0[2])
);
defparam \un1_serialnumber_21_1_0_wmux_0[2] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[2]  (
	.FCO(un1_serialnumber_21_1_0_co0[2]),
	.S(un1_serialnumber_21_1_0_wmux_S[2]),
	.Y(un1_serialnumber_21_1_0_y0[2]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[2]),
	.D(DacCReadback[2]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[2] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[4]  (
	.FCO(un1_serialnumber_21_1_0_co1[4]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[4]),
	.Y(N_2677),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[4]),
	.D(DacAReadback[4]),
	.A(un1_serialnumber_21_1_0_y0[4]),
	.FCI(un1_serialnumber_21_1_0_co0[4])
);
defparam \un1_serialnumber_21_1_0_wmux_0[4] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[4]  (
	.FCO(un1_serialnumber_21_1_0_co0[4]),
	.S(un1_serialnumber_21_1_0_wmux_S[4]),
	.Y(un1_serialnumber_21_1_0_y0[4]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[4]),
	.D(DacCReadback[4]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[4] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[0]  (
	.FCO(un1_serialnumber_21_1_0_co1[0]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[0]),
	.Y(N_2681),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[0]),
	.D(DacAReadback[0]),
	.A(un1_serialnumber_21_1_0_y0[0]),
	.FCI(un1_serialnumber_21_1_0_co0[0])
);
defparam \un1_serialnumber_21_1_0_wmux_0[0] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[0]  (
	.FCO(un1_serialnumber_21_1_0_co0[0]),
	.S(un1_serialnumber_21_1_0_wmux_S[0]),
	.Y(un1_serialnumber_21_1_0_y0[0]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[0]),
	.D(DacCReadback[0]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[0] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[19]  (
	.FCO(un1_serialnumber_21_1_0_co1[19]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[19]),
	.Y(N_2662),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[19]),
	.D(DacAReadback[19]),
	.A(un1_serialnumber_21_1_0_y0[19]),
	.FCI(un1_serialnumber_21_1_0_co0[19])
);
defparam \un1_serialnumber_21_1_0_wmux_0[19] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[19]  (
	.FCO(un1_serialnumber_21_1_0_co0[19]),
	.S(un1_serialnumber_21_1_0_wmux_S[19]),
	.Y(un1_serialnumber_21_1_0_y0[19]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[19]),
	.D(DacCReadback[19]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[19] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[20]  (
	.FCO(un1_serialnumber_21_1_0_co1[20]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[20]),
	.Y(N_2661),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[20]),
	.D(DacAReadback[20]),
	.A(un1_serialnumber_21_1_0_y0[20]),
	.FCI(un1_serialnumber_21_1_0_co0[20])
);
defparam \un1_serialnumber_21_1_0_wmux_0[20] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[20]  (
	.FCO(un1_serialnumber_21_1_0_co0[20]),
	.S(un1_serialnumber_21_1_0_wmux_S[20]),
	.Y(un1_serialnumber_21_1_0_y0[20]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[20]),
	.D(DacCReadback[20]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[20] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[22]  (
	.FCO(un1_serialnumber_21_1_0_co1[22]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[22]),
	.Y(N_2659),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[22]),
	.D(DacAReadback[22]),
	.A(un1_serialnumber_21_1_0_y0[22]),
	.FCI(un1_serialnumber_21_1_0_co0[22])
);
defparam \un1_serialnumber_21_1_0_wmux_0[22] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[22]  (
	.FCO(un1_serialnumber_21_1_0_co0[22]),
	.S(un1_serialnumber_21_1_0_wmux_S[22]),
	.Y(un1_serialnumber_21_1_0_y0[22]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[22]),
	.D(DacCReadback[22]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[22] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[13]  (
	.FCO(un1_serialnumber_21_1_0_co1[13]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[13]),
	.Y(N_2668),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[13]),
	.D(DacAReadback[13]),
	.A(un1_serialnumber_21_1_0_y0[13]),
	.FCI(un1_serialnumber_21_1_0_co0[13])
);
defparam \un1_serialnumber_21_1_0_wmux_0[13] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[13]  (
	.FCO(un1_serialnumber_21_1_0_co0[13]),
	.S(un1_serialnumber_21_1_0_wmux_S[13]),
	.Y(un1_serialnumber_21_1_0_y0[13]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[13]),
	.D(DacCReadback[13]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[13] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[14]  (
	.FCO(un1_serialnumber_21_1_0_co1[14]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[14]),
	.Y(N_2667),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[14]),
	.D(DacAReadback[14]),
	.A(un1_serialnumber_21_1_0_y0[14]),
	.FCI(un1_serialnumber_21_1_0_co0[14])
);
defparam \un1_serialnumber_21_1_0_wmux_0[14] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[14]  (
	.FCO(un1_serialnumber_21_1_0_co0[14]),
	.S(un1_serialnumber_21_1_0_wmux_S[14]),
	.Y(un1_serialnumber_21_1_0_y0[14]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[14]),
	.D(DacCReadback[14]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[14] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[29]  (
	.FCO(un1_serialnumber_25_1_0_co1[29]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[29]),
	.Y(N_1508),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[5]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[29]),
	.FCI(un1_serialnumber_25_1_0_co0[29])
);
defparam \un1_serialnumber_25_1_0_wmux_0[29] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[29]  (
	.FCO(un1_serialnumber_25_1_0_co0[29]),
	.S(un1_serialnumber_25_1_0_wmux_S[29]),
	.Y(un1_serialnumber_25_1_0_y0[29]),
	.B(RamBusAddress_i[2]),
	.C(nFaultsClr_c),
	.D(PPSCount[29]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[29] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[10]  (
	.FCO(un1_serialnumber_21_1_0_co1[10]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[10]),
	.Y(N_2671),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[10]),
	.D(DacAReadback[10]),
	.A(un1_serialnumber_21_1_0_y0[10]),
	.FCI(un1_serialnumber_21_1_0_co0[10])
);
defparam \un1_serialnumber_21_1_0_wmux_0[10] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[10]  (
	.FCO(un1_serialnumber_21_1_0_co0[10]),
	.S(un1_serialnumber_21_1_0_wmux_S[10]),
	.Y(un1_serialnumber_21_1_0_y0[10]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[10]),
	.D(DacCReadback[10]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[10] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[23]  (
	.FCO(un1_serialnumber_21_1_0_co1[23]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[23]),
	.Y(N_2658),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[23]),
	.D(DacAReadback[23]),
	.A(un1_serialnumber_21_1_0_y0[23]),
	.FCI(un1_serialnumber_21_1_0_co0[23])
);
defparam \un1_serialnumber_21_1_0_wmux_0[23] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[23]  (
	.FCO(un1_serialnumber_21_1_0_co0[23]),
	.S(un1_serialnumber_21_1_0_wmux_S[23]),
	.Y(un1_serialnumber_21_1_0_y0[23]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[23]),
	.D(DacCReadback[23]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[23] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[27]  (
	.FCO(un1_serialnumber_25_1_0_co1[27]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[27]),
	.Y(N_1506),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[3]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[27]),
	.FCI(un1_serialnumber_25_1_0_co0[27])
);
defparam \un1_serialnumber_25_1_0_wmux_0[27] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[27]  (
	.FCO(un1_serialnumber_25_1_0_co0[27]),
	.S(un1_serialnumber_25_1_0_wmux_S[27]),
	.Y(un1_serialnumber_25_1_0_y0[27]),
	.B(RamBusAddress_i[2]),
	.C(PowerEnMax_c),
	.D(PPSCount[27]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[27] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[28]  (
	.FCO(un1_serialnumber_25_1_0_co1[28]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[28]),
	.Y(N_1507),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[4]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[28]),
	.FCI(un1_serialnumber_25_1_0_co0[28])
);
defparam \un1_serialnumber_25_1_0_wmux_0[28] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[28]  (
	.FCO(un1_serialnumber_25_1_0_co0[28]),
	.S(un1_serialnumber_25_1_0_wmux_S[28]),
	.Y(un1_serialnumber_25_1_0_y0[28]),
	.B(RamBusAddress_i[2]),
	.C(GlobalFaultInhibit_c),
	.D(PPSCount[28]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[28] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[15]  (
	.FCO(un1_serialnumber_21_1_0_co1[15]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[15]),
	.Y(N_2666),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[15]),
	.D(DacAReadback[15]),
	.A(un1_serialnumber_21_1_0_y0[15]),
	.FCI(un1_serialnumber_21_1_0_co0[15])
);
defparam \un1_serialnumber_21_1_0_wmux_0[15] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[15]  (
	.FCO(un1_serialnumber_21_1_0_co0[15]),
	.S(un1_serialnumber_21_1_0_wmux_S[15]),
	.Y(un1_serialnumber_21_1_0_y0[15]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[15]),
	.D(DacCReadback[15]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[15] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[26]  (
	.FCO(un1_serialnumber_25_1_0_co1[26]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[26]),
	.Y(N_1505),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[2]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[26]),
	.FCI(un1_serialnumber_25_1_0_co0[26])
);
defparam \un1_serialnumber_25_1_0_wmux_0[26] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[26]  (
	.FCO(un1_serialnumber_25_1_0_co0[26]),
	.S(un1_serialnumber_25_1_0_wmux_S[26]),
	.Y(un1_serialnumber_25_1_0_y0[26]),
	.B(RamBusAddress_i[2]),
	.C(HVDis2_c),
	.D(PPSCount[26]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[26] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[24]  (
	.FCO(un1_serialnumber_25_1_0_co1[24]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[24]),
	.Y(N_1503),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[0]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[24]),
	.FCI(un1_serialnumber_25_1_0_co0[24])
);
defparam \un1_serialnumber_25_1_0_wmux_0[24] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[24]  (
	.FCO(un1_serialnumber_25_1_0_co0[24]),
	.S(un1_serialnumber_25_1_0_wmux_S[24]),
	.Y(un1_serialnumber_25_1_0_y0[24]),
	.B(RamBusAddress_i[2]),
	.C(PowernEnHV_c),
	.D(PPSCount[24]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[24] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[6]  (
	.FCO(un1_serialnumber_21_1_0_co1[6]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[6]),
	.Y(N_2675),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[6]),
	.D(DacAReadback[6]),
	.A(un1_serialnumber_21_1_0_y0[6]),
	.FCI(un1_serialnumber_21_1_0_co0[6])
);
defparam \un1_serialnumber_21_1_0_wmux_0[6] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[6]  (
	.FCO(un1_serialnumber_21_1_0_co0[6]),
	.S(un1_serialnumber_21_1_0_wmux_S[6]),
	.Y(un1_serialnumber_21_1_0_y0[6]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[6]),
	.D(DacCReadback[6]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[6] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[7]  (
	.FCO(un1_serialnumber_21_1_0_co1[7]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[7]),
	.Y(N_2674),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[7]),
	.D(DacAReadback[7]),
	.A(un1_serialnumber_21_1_0_y0[7]),
	.FCI(un1_serialnumber_21_1_0_co0[7])
);
defparam \un1_serialnumber_21_1_0_wmux_0[7] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[7]  (
	.FCO(un1_serialnumber_21_1_0_co0[7]),
	.S(un1_serialnumber_21_1_0_wmux_S[7]),
	.Y(un1_serialnumber_21_1_0_y0[7]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[7]),
	.D(DacCReadback[7]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[7] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[9]  (
	.FCO(un1_serialnumber_21_1_0_co1[9]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[9]),
	.Y(N_2672),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[9]),
	.D(DacAReadback[9]),
	.A(un1_serialnumber_21_1_0_y0[9]),
	.FCI(un1_serialnumber_21_1_0_co0[9])
);
defparam \un1_serialnumber_21_1_0_wmux_0[9] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[9]  (
	.FCO(un1_serialnumber_21_1_0_co0[9]),
	.S(un1_serialnumber_21_1_0_wmux_S[9]),
	.Y(un1_serialnumber_21_1_0_y0[9]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[9]),
	.D(DacCReadback[9]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[9] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[12]  (
	.FCO(un1_serialnumber_21_1_0_co1[12]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[12]),
	.Y(N_2669),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[12]),
	.D(DacAReadback[12]),
	.A(un1_serialnumber_21_1_0_y0[12]),
	.FCI(un1_serialnumber_21_1_0_co0[12])
);
defparam \un1_serialnumber_21_1_0_wmux_0[12] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[12]  (
	.FCO(un1_serialnumber_21_1_0_co0[12]),
	.S(un1_serialnumber_21_1_0_wmux_S[12]),
	.Y(un1_serialnumber_21_1_0_y0[12]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[12]),
	.D(DacCReadback[12]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[12] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux_0[25]  (
	.FCO(un1_serialnumber_25_1_0_co1[25]),
	.S(un1_serialnumber_25_1_0_wmux_0_S[25]),
	.Y(N_1504),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[1]),
	.D(AdcSampleToReadA[23]),
	.A(un1_serialnumber_25_1_0_y0[25]),
	.FCI(un1_serialnumber_25_1_0_co0[25])
);
defparam \un1_serialnumber_25_1_0_wmux_0[25] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_25_1_0_wmux[25]  (
	.FCO(un1_serialnumber_25_1_0_co0[25]),
	.S(un1_serialnumber_25_1_0_wmux_S[25]),
	.Y(un1_serialnumber_25_1_0_y0[25]),
	.B(RamBusAddress_i[2]),
	.C(nHVEn1_c),
	.D(PPSCount[25]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_25_1_0_wmux[25] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[11]  (
	.FCO(un1_serialnumber_21_1_0_co1[11]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[11]),
	.Y(N_2670),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[11]),
	.D(DacAReadback[11]),
	.A(un1_serialnumber_21_1_0_y0[11]),
	.FCI(un1_serialnumber_21_1_0_co0[11])
);
defparam \un1_serialnumber_21_1_0_wmux_0[11] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[11]  (
	.FCO(un1_serialnumber_21_1_0_co0[11]),
	.S(un1_serialnumber_21_1_0_wmux_S[11]),
	.Y(un1_serialnumber_21_1_0_y0[11]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[11]),
	.D(DacCReadback[11]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[11] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[3]  (
	.FCO(un1_serialnumber_21_1_0_co1[3]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[3]),
	.Y(N_2678),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[3]),
	.D(DacAReadback[3]),
	.A(un1_serialnumber_21_1_0_y0[3]),
	.FCI(un1_serialnumber_21_1_0_co0[3])
);
defparam \un1_serialnumber_21_1_0_wmux_0[3] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[3]  (
	.FCO(un1_serialnumber_21_1_0_co0[3]),
	.S(un1_serialnumber_21_1_0_wmux_S[3]),
	.Y(un1_serialnumber_21_1_0_y0[3]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[3]),
	.D(DacCReadback[3]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[3] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[5]  (
	.FCO(un1_serialnumber_21_1_0_co1[5]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[5]),
	.Y(N_2676),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[5]),
	.D(DacAReadback[5]),
	.A(un1_serialnumber_21_1_0_y0[5]),
	.FCI(un1_serialnumber_21_1_0_co0[5])
);
defparam \un1_serialnumber_21_1_0_wmux_0[5] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[5]  (
	.FCO(un1_serialnumber_21_1_0_co0[5]),
	.S(un1_serialnumber_21_1_0_wmux_S[5]),
	.Y(un1_serialnumber_21_1_0_y0[5]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[5]),
	.D(DacCReadback[5]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[5] .INIT=20'h0FA44;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux_0[8]  (
	.FCO(un1_serialnumber_21_1_0_co1[8]),
	.S(un1_serialnumber_21_1_0_wmux_0_S[8]),
	.Y(N_2673),
	.B(RamBusAddress_i[3]),
	.C(DacDReadback[8]),
	.D(DacAReadback[8]),
	.A(un1_serialnumber_21_1_0_y0[8]),
	.FCI(un1_serialnumber_21_1_0_co0[8])
);
defparam \un1_serialnumber_21_1_0_wmux_0[8] .INIT=20'h0F588;
// @36:346
  ARI1 \un1_serialnumber_21_1_0_wmux[8]  (
	.FCO(un1_serialnumber_21_1_0_co0[8]),
	.S(un1_serialnumber_21_1_0_wmux_S[8]),
	.Y(un1_serialnumber_21_1_0_y0[8]),
	.B(RamBusAddress_i[3]),
	.C(DacBReadback[8]),
	.D(DacCReadback[8]),
	.A(RamBusAddress_i[2]),
	.FCI(VCC)
);
defparam \un1_serialnumber_21_1_0_wmux[8] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[0]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[0]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[0]),
	.Y(N_1603),
	.B(un1_serialnumber_30_2_1_0_y1[0]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[0]),
	.FCI(un1_serialnumber_30_2_1_co1_0[0])
);
defparam \un1_serialnumber_30_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[0]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[0]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[0]),
	.Y(un1_serialnumber_30_2_1_0_y3[0]),
	.B(RamBusAddress_i[2]),
	.C(N_2444),
	.D(N_2467),
	.A(un1_serialnumber_30_2_1_y0_0[0]),
	.FCI(un1_serialnumber_30_2_1_co0_0[0])
);
defparam \un1_serialnumber_30_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[0]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[0]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[0]),
	.Y(un1_serialnumber_30_2_1_y0_0[0]),
	.B(RamBusAddress_i[2]),
	.C(N_2444),
	.D(N_2467),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[0])
);
defparam \un1_serialnumber_30_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[0]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[0]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[0]),
	.Y(un1_serialnumber_30_2_1_0_y1[0]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[0]),
	.D(AdcSampleToReadA[0]),
	.A(un1_serialnumber_30_2_1_0_y0[0]),
	.FCI(un1_serialnumber_30_2_1_0_co0[0])
);
defparam \un1_serialnumber_30_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[0]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[0]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[0]),
	.Y(un1_serialnumber_30_2_1_0_y0[0]),
	.B(RamBusAddress_i[2]),
	.C(FaultNegV_c),
	.D(PPSCount[0]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[1]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[1]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[1]),
	.Y(N_1604),
	.B(un1_serialnumber_30_2_1_0_y1[1]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[1]),
	.FCI(un1_serialnumber_30_2_1_co1_0[1])
);
defparam \un1_serialnumber_30_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[1]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[1]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[1]),
	.Y(un1_serialnumber_30_2_1_0_y3[1]),
	.B(RamBusAddress_i[2]),
	.C(N_2445),
	.D(N_2468),
	.A(un1_serialnumber_30_2_1_y0_0[1]),
	.FCI(un1_serialnumber_30_2_1_co0_0[1])
);
defparam \un1_serialnumber_30_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[1]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[1]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[1]),
	.Y(un1_serialnumber_30_2_1_y0_0[1]),
	.B(RamBusAddress_i[2]),
	.C(N_2445),
	.D(N_2468),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[1])
);
defparam \un1_serialnumber_30_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[1]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[1]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[1]),
	.Y(un1_serialnumber_30_2_1_0_y1[1]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[1]),
	.D(AdcSampleToReadA[1]),
	.A(un1_serialnumber_30_2_1_0_y0[1]),
	.FCI(un1_serialnumber_30_2_1_0_co0[1])
);
defparam \un1_serialnumber_30_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[1]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[1]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[1]),
	.Y(un1_serialnumber_30_2_1_0_y0[1]),
	.B(RamBusAddress_i[2]),
	.C(Fault1V_c),
	.D(PPSCount[1]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[4]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[4]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[4]),
	.Y(N_1607),
	.B(un1_serialnumber_30_2_1_0_y1[4]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[4]),
	.FCI(un1_serialnumber_30_2_1_co1_0[4])
);
defparam \un1_serialnumber_30_2_1_wmux_3[4] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[4]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[4]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[4]),
	.Y(un1_serialnumber_30_2_1_0_y3[4]),
	.B(RamBusAddress_i[2]),
	.C(N_2448),
	.D(N_2471),
	.A(un1_serialnumber_30_2_1_y0_0[4]),
	.FCI(un1_serialnumber_30_2_1_co0_0[4])
);
defparam \un1_serialnumber_30_2_1_wmux_2[4] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[4]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[4]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[4]),
	.Y(un1_serialnumber_30_2_1_y0_0[4]),
	.B(RamBusAddress_i[2]),
	.C(N_2448),
	.D(N_2471),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[4])
);
defparam \un1_serialnumber_30_2_1_wmux_1[4] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[4]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[4]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[4]),
	.Y(un1_serialnumber_30_2_1_0_y1[4]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[4]),
	.D(AdcSampleToReadA[4]),
	.A(un1_serialnumber_30_2_1_0_y0[4]),
	.FCI(un1_serialnumber_30_2_1_0_co0[4])
);
defparam \un1_serialnumber_30_2_1_wmux_0[4] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[4]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[4]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[4]),
	.Y(un1_serialnumber_30_2_1_0_y0[4]),
	.B(RamBusAddress_i[2]),
	.C(Fault3VA_c),
	.D(PPSCount[4]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[4] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[5]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[5]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[5]),
	.Y(N_1608),
	.B(un1_serialnumber_30_2_1_0_y1[5]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[5]),
	.FCI(un1_serialnumber_30_2_1_co1_0[5])
);
defparam \un1_serialnumber_30_2_1_wmux_3[5] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[5]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[5]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[5]),
	.Y(un1_serialnumber_30_2_1_0_y3[5]),
	.B(RamBusAddress_i[2]),
	.C(N_2449),
	.D(N_2472),
	.A(un1_serialnumber_30_2_1_y0_0[5]),
	.FCI(un1_serialnumber_30_2_1_co0_0[5])
);
defparam \un1_serialnumber_30_2_1_wmux_2[5] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[5]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[5]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[5]),
	.Y(un1_serialnumber_30_2_1_y0_0[5]),
	.B(RamBusAddress_i[2]),
	.C(N_2449),
	.D(N_2472),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[5])
);
defparam \un1_serialnumber_30_2_1_wmux_1[5] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[5]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[5]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[5]),
	.Y(un1_serialnumber_30_2_1_0_y1[5]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[5]),
	.D(AdcSampleToReadA[5]),
	.A(un1_serialnumber_30_2_1_0_y0[5]),
	.FCI(un1_serialnumber_30_2_1_0_co0[5])
);
defparam \un1_serialnumber_30_2_1_wmux_0[5] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[5]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[5]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[5]),
	.Y(un1_serialnumber_30_2_1_0_y0[5]),
	.B(RamBusAddress_i[2]),
	.C(Fault3VD_c),
	.D(PPSCount[5]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[5] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[6]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[6]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[6]),
	.Y(N_1609),
	.B(un1_serialnumber_30_2_1_0_y1[6]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[6]),
	.FCI(un1_serialnumber_30_2_1_co1_0[6])
);
defparam \un1_serialnumber_30_2_1_wmux_3[6] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[6]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[6]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[6]),
	.Y(un1_serialnumber_30_2_1_0_y3[6]),
	.B(RamBusAddress_i[2]),
	.C(N_2450),
	.D(N_2473),
	.A(un1_serialnumber_30_2_1_y0_0[6]),
	.FCI(un1_serialnumber_30_2_1_co0_0[6])
);
defparam \un1_serialnumber_30_2_1_wmux_2[6] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[6]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[6]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[6]),
	.Y(un1_serialnumber_30_2_1_y0_0[6]),
	.B(RamBusAddress_i[2]),
	.C(N_2450),
	.D(N_2473),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[6])
);
defparam \un1_serialnumber_30_2_1_wmux_1[6] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[6]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[6]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[6]),
	.Y(un1_serialnumber_30_2_1_0_y1[6]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[6]),
	.D(AdcSampleToReadA[6]),
	.A(un1_serialnumber_30_2_1_0_y0[6]),
	.FCI(un1_serialnumber_30_2_1_0_co0[6])
);
defparam \un1_serialnumber_30_2_1_wmux_0[6] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[6]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[6]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[6]),
	.Y(un1_serialnumber_30_2_1_0_y0[6]),
	.B(RamBusAddress_i[2]),
	.C(Fault5V_c),
	.D(PPSCount[6]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[6] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[7]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[7]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[7]),
	.Y(N_1610),
	.B(un1_serialnumber_30_2_1_0_y1[7]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[7]),
	.FCI(un1_serialnumber_30_2_1_co1_0[7])
);
defparam \un1_serialnumber_30_2_1_wmux_3[7] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[7]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[7]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[7]),
	.Y(un1_serialnumber_30_2_1_0_y3[7]),
	.B(RamBusAddress_i[2]),
	.C(N_2451),
	.D(N_2474),
	.A(un1_serialnumber_30_2_1_y0_0[7]),
	.FCI(un1_serialnumber_30_2_1_co0_0[7])
);
defparam \un1_serialnumber_30_2_1_wmux_2[7] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[7]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[7]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[7]),
	.Y(un1_serialnumber_30_2_1_y0_0[7]),
	.B(RamBusAddress_i[2]),
	.C(N_2451),
	.D(N_2474),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[7])
);
defparam \un1_serialnumber_30_2_1_wmux_1[7] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[7]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[7]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[7]),
	.Y(un1_serialnumber_30_2_1_0_y1[7]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[7]),
	.D(AdcSampleToReadA[7]),
	.A(un1_serialnumber_30_2_1_0_y0[7]),
	.FCI(un1_serialnumber_30_2_1_0_co0[7])
);
defparam \un1_serialnumber_30_2_1_wmux_0[7] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[7]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[7]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[7]),
	.Y(un1_serialnumber_30_2_1_0_y0[7]),
	.B(RamBusAddress_i[2]),
	.C(FaultHV_c),
	.D(PPSCount[7]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[7] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[8]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[8]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[8]),
	.Y(N_1611),
	.B(un1_serialnumber_30_2_1_0_y1[8]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[8]),
	.FCI(un1_serialnumber_30_2_1_co1_0[8])
);
defparam \un1_serialnumber_30_2_1_wmux_3[8] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[8]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[8]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[8]),
	.Y(un1_serialnumber_30_2_1_0_y3[8]),
	.B(RamBusAddress_i[2]),
	.C(N_2452),
	.D(N_2475),
	.A(un1_serialnumber_30_2_1_y0_0[8]),
	.FCI(un1_serialnumber_30_2_1_co0_0[8])
);
defparam \un1_serialnumber_30_2_1_wmux_2[8] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[8]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[8]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[8]),
	.Y(un1_serialnumber_30_2_1_y0_0[8]),
	.B(RamBusAddress_i[2]),
	.C(N_2452),
	.D(N_2475),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[8])
);
defparam \un1_serialnumber_30_2_1_wmux_1[8] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[8]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[8]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[8]),
	.Y(un1_serialnumber_30_2_1_0_y1[8]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[0]),
	.D(AdcSampleToReadA[8]),
	.A(un1_serialnumber_30_2_1_0_y0[8]),
	.FCI(un1_serialnumber_30_2_1_0_co0[8])
);
defparam \un1_serialnumber_30_2_1_wmux_0[8] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[8]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[8]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[8]),
	.Y(un1_serialnumber_30_2_1_0_y0[8]),
	.B(RamBusAddress_i[2]),
	.C(nHVFaultA_c),
	.D(PPSCount[8]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[8] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[9]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[9]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[9]),
	.Y(N_1612),
	.B(un1_serialnumber_30_2_1_0_y1[9]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[9]),
	.FCI(un1_serialnumber_30_2_1_co1_0[9])
);
defparam \un1_serialnumber_30_2_1_wmux_3[9] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[9]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[9]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[9]),
	.Y(un1_serialnumber_30_2_1_0_y3[9]),
	.B(RamBusAddress_i[2]),
	.C(N_2453),
	.D(N_2476),
	.A(un1_serialnumber_30_2_1_y0_0[9]),
	.FCI(un1_serialnumber_30_2_1_co0_0[9])
);
defparam \un1_serialnumber_30_2_1_wmux_2[9] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[9]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[9]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[9]),
	.Y(un1_serialnumber_30_2_1_y0_0[9]),
	.B(RamBusAddress_i[2]),
	.C(N_2453),
	.D(N_2476),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[9])
);
defparam \un1_serialnumber_30_2_1_wmux_1[9] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[9]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[9]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[9]),
	.Y(un1_serialnumber_30_2_1_0_y1[9]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[1]),
	.D(AdcSampleToReadA[9]),
	.A(un1_serialnumber_30_2_1_0_y0[9]),
	.FCI(un1_serialnumber_30_2_1_0_co0[9])
);
defparam \un1_serialnumber_30_2_1_wmux_0[9] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[9]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[9]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[9]),
	.Y(un1_serialnumber_30_2_1_0_y0[9]),
	.B(RamBusAddress_i[2]),
	.C(nHVFaultB_c),
	.D(PPSCount[9]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[9] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[10]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[10]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[10]),
	.Y(N_1613),
	.B(un1_serialnumber_30_2_1_0_y1[10]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[10]),
	.FCI(un1_serialnumber_30_2_1_co1_0[10])
);
defparam \un1_serialnumber_30_2_1_wmux_3[10] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[10]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[10]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[10]),
	.Y(un1_serialnumber_30_2_1_0_y3[10]),
	.B(RamBusAddress_i[2]),
	.C(N_2454),
	.D(N_2477),
	.A(un1_serialnumber_30_2_1_y0_0[10]),
	.FCI(un1_serialnumber_30_2_1_co0_0[10])
);
defparam \un1_serialnumber_30_2_1_wmux_2[10] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[10]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[10]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[10]),
	.Y(un1_serialnumber_30_2_1_y0_0[10]),
	.B(RamBusAddress_i[2]),
	.C(N_2454),
	.D(N_2477),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[10])
);
defparam \un1_serialnumber_30_2_1_wmux_1[10] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[10]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[10]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[10]),
	.Y(un1_serialnumber_30_2_1_0_y1[10]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[2]),
	.D(AdcSampleToReadA[10]),
	.A(un1_serialnumber_30_2_1_0_y0[10]),
	.FCI(un1_serialnumber_30_2_1_0_co0[10])
);
defparam \un1_serialnumber_30_2_1_wmux_0[10] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[10]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[10]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[10]),
	.Y(un1_serialnumber_30_2_1_0_y0[10]),
	.B(RamBusAddress_i[2]),
	.C(nHVFaultC_c),
	.D(PPSCount[10]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[10] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[11]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[11]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[11]),
	.Y(N_1614),
	.B(un1_serialnumber_30_2_1_0_y1[11]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[11]),
	.FCI(un1_serialnumber_30_2_1_co1_0[11])
);
defparam \un1_serialnumber_30_2_1_wmux_3[11] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[11]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[11]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[11]),
	.Y(un1_serialnumber_30_2_1_0_y3[11]),
	.B(RamBusAddress_i[2]),
	.C(N_2455),
	.D(N_2478),
	.A(un1_serialnumber_30_2_1_y0_0[11]),
	.FCI(un1_serialnumber_30_2_1_co0_0[11])
);
defparam \un1_serialnumber_30_2_1_wmux_2[11] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[11]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[11]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[11]),
	.Y(un1_serialnumber_30_2_1_y0_0[11]),
	.B(RamBusAddress_i[2]),
	.C(N_2455),
	.D(N_2478),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[11])
);
defparam \un1_serialnumber_30_2_1_wmux_1[11] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[11]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[11]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[11]),
	.Y(un1_serialnumber_30_2_1_0_y1[11]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[3]),
	.D(AdcSampleToReadA[11]),
	.A(un1_serialnumber_30_2_1_0_y0[11]),
	.FCI(un1_serialnumber_30_2_1_0_co0[11])
);
defparam \un1_serialnumber_30_2_1_wmux_0[11] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[11]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[11]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[11]),
	.Y(un1_serialnumber_30_2_1_0_y0[11]),
	.B(RamBusAddress_i[2]),
	.C(nHVFaultD_c),
	.D(PPSCount[11]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[11] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[13]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[13]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[13]),
	.Y(N_1616),
	.B(un1_serialnumber_30_2_1_0_y1[13]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[13]),
	.FCI(un1_serialnumber_30_2_1_co1_0[13])
);
defparam \un1_serialnumber_30_2_1_wmux_3[13] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[13]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[13]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[13]),
	.Y(un1_serialnumber_30_2_1_0_y3[13]),
	.B(RamBusAddress_i[2]),
	.C(N_2457),
	.D(N_2480),
	.A(un1_serialnumber_30_2_1_y0_0[13]),
	.FCI(un1_serialnumber_30_2_1_co0_0[13])
);
defparam \un1_serialnumber_30_2_1_wmux_2[13] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[13]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[13]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[13]),
	.Y(un1_serialnumber_30_2_1_y0_0[13]),
	.B(RamBusAddress_i[2]),
	.C(N_2457),
	.D(N_2480),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[13])
);
defparam \un1_serialnumber_30_2_1_wmux_1[13] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[13]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[13]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[13]),
	.Y(un1_serialnumber_30_2_1_0_y1[13]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[5]),
	.D(AdcSampleToReadA[13]),
	.A(un1_serialnumber_30_2_1_0_y0[13]),
	.FCI(un1_serialnumber_30_2_1_0_co0[13])
);
defparam \un1_serialnumber_30_2_1_wmux_0[13] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[13]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[13]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[13]),
	.Y(un1_serialnumber_30_2_1_0_y0[13]),
	.B(RamBusAddress_i[2]),
	.C(LedR_i_Z),
	.D(PPSCount[13]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[13] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[14]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[14]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[14]),
	.Y(N_1617),
	.B(un1_serialnumber_30_2_1_0_y1[14]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[14]),
	.FCI(un1_serialnumber_30_2_1_co1_0[14])
);
defparam \un1_serialnumber_30_2_1_wmux_3[14] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[14]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[14]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[14]),
	.Y(un1_serialnumber_30_2_1_0_y3[14]),
	.B(RamBusAddress_i[2]),
	.C(N_2458),
	.D(N_2481),
	.A(un1_serialnumber_30_2_1_y0_0[14]),
	.FCI(un1_serialnumber_30_2_1_co0_0[14])
);
defparam \un1_serialnumber_30_2_1_wmux_2[14] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[14]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[14]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[14]),
	.Y(un1_serialnumber_30_2_1_y0_0[14]),
	.B(RamBusAddress_i[2]),
	.C(N_2458),
	.D(N_2481),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[14])
);
defparam \un1_serialnumber_30_2_1_wmux_1[14] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[14]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[14]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[14]),
	.Y(un1_serialnumber_30_2_1_0_y1[14]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[6]),
	.D(AdcSampleToReadA[14]),
	.A(un1_serialnumber_30_2_1_0_y0[14]),
	.FCI(un1_serialnumber_30_2_1_0_co0[14])
);
defparam \un1_serialnumber_30_2_1_wmux_0[14] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[14]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[14]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[14]),
	.Y(un1_serialnumber_30_2_1_0_y0[14]),
	.B(RamBusAddress_i[2]),
	.C(LedG_i_Z),
	.D(PPSCount[14]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[14] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[17]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[17]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[17]),
	.Y(N_1620),
	.B(un1_serialnumber_30_2_1_0_y1[17]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[17]),
	.FCI(un1_serialnumber_30_2_1_co1_0[17])
);
defparam \un1_serialnumber_30_2_1_wmux_3[17] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[17]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[17]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[17]),
	.Y(un1_serialnumber_30_2_1_0_y3[17]),
	.B(RamBusAddress_i[2]),
	.C(N_2461),
	.D(N_2484),
	.A(un1_serialnumber_30_2_1_y0_0[17]),
	.FCI(un1_serialnumber_30_2_1_co0_0[17])
);
defparam \un1_serialnumber_30_2_1_wmux_2[17] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[17]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[17]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[17]),
	.Y(un1_serialnumber_30_2_1_y0_0[17]),
	.B(RamBusAddress_i[2]),
	.C(N_2461),
	.D(N_2484),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[17])
);
defparam \un1_serialnumber_30_2_1_wmux_1[17] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[17]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[17]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[17]),
	.Y(un1_serialnumber_30_2_1_0_y1[17]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[1]),
	.D(AdcSampleToReadA[17]),
	.A(un1_serialnumber_30_2_1_0_y0[17]),
	.FCI(un1_serialnumber_30_2_1_0_co0[17])
);
defparam \un1_serialnumber_30_2_1_wmux_0[17] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[17]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[17]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[17]),
	.Y(un1_serialnumber_30_2_1_0_y0[17]),
	.B(RamBusAddress_i[2]),
	.C(Oe1_c),
	.D(PPSCount[17]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[17] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[19]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[19]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[19]),
	.Y(N_1622),
	.B(un1_serialnumber_30_2_1_0_y1[19]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[19]),
	.FCI(un1_serialnumber_30_2_1_co1_0[19])
);
defparam \un1_serialnumber_30_2_1_wmux_3[19] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[19]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[19]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[19]),
	.Y(un1_serialnumber_30_2_1_0_y3[19]),
	.B(RamBusAddress_i[2]),
	.C(N_2463),
	.D(N_2486),
	.A(un1_serialnumber_30_2_1_y0_0[19]),
	.FCI(un1_serialnumber_30_2_1_co0_0[19])
);
defparam \un1_serialnumber_30_2_1_wmux_2[19] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[19]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[19]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[19]),
	.Y(un1_serialnumber_30_2_1_y0_0[19]),
	.B(RamBusAddress_i[2]),
	.C(N_2463),
	.D(N_2486),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[19])
);
defparam \un1_serialnumber_30_2_1_wmux_1[19] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[19]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[19]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[19]),
	.Y(un1_serialnumber_30_2_1_0_y1[19]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[3]),
	.D(AdcSampleToReadA[19]),
	.A(un1_serialnumber_30_2_1_0_y0[19]),
	.FCI(un1_serialnumber_30_2_1_0_co0[19])
);
defparam \un1_serialnumber_30_2_1_wmux_0[19] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[19]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[19]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[19]),
	.Y(un1_serialnumber_30_2_1_0_y0[19]),
	.B(RamBusAddress_i[2]),
	.C(Oe3_c),
	.D(PPSCount[19]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[19] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[20]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[20]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[20]),
	.Y(N_1623),
	.B(un1_serialnumber_30_2_1_0_y1[20]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[20]),
	.FCI(un1_serialnumber_30_2_1_co1_0[20])
);
defparam \un1_serialnumber_30_2_1_wmux_3[20] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[20]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[20]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[20]),
	.Y(un1_serialnumber_30_2_1_0_y3[20]),
	.B(RamBusAddress_i[2]),
	.C(N_2464),
	.D(N_2487),
	.A(un1_serialnumber_30_2_1_y0_0[20]),
	.FCI(un1_serialnumber_30_2_1_co0_0[20])
);
defparam \un1_serialnumber_30_2_1_wmux_2[20] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[20]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[20]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[20]),
	.Y(un1_serialnumber_30_2_1_y0_0[20]),
	.B(RamBusAddress_i[2]),
	.C(N_2464),
	.D(N_2487),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[20])
);
defparam \un1_serialnumber_30_2_1_wmux_1[20] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[20]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[20]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[20]),
	.Y(un1_serialnumber_30_2_1_0_y1[20]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[4]),
	.D(AdcSampleToReadA[20]),
	.A(un1_serialnumber_30_2_1_0_y0[20]),
	.FCI(un1_serialnumber_30_2_1_0_co0[20])
);
defparam \un1_serialnumber_30_2_1_wmux_0[20] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[20]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[20]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[20]),
	.Y(un1_serialnumber_30_2_1_0_y0[20]),
	.B(RamBusAddress_i[2]),
	.C(Ux1SelJmp_i_Z),
	.D(PPSCount[20]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[20] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[22]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[22]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[22]),
	.Y(N_1625),
	.B(un1_serialnumber_30_2_1_0_y1[22]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[22]),
	.FCI(un1_serialnumber_30_2_1_co1_0[22])
);
defparam \un1_serialnumber_30_2_1_wmux_3[22] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[22]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[22]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[22]),
	.Y(un1_serialnumber_30_2_1_0_y3[22]),
	.B(RamBusAddress_i[2]),
	.C(N_2466),
	.D(N_2489),
	.A(un1_serialnumber_30_2_1_y0_0[22]),
	.FCI(un1_serialnumber_30_2_1_co0_0[22])
);
defparam \un1_serialnumber_30_2_1_wmux_2[22] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[22]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[22]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[22]),
	.Y(un1_serialnumber_30_2_1_y0_0[22]),
	.B(RamBusAddress_i[2]),
	.C(N_2466),
	.D(N_2489),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[22])
);
defparam \un1_serialnumber_30_2_1_wmux_1[22] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[22]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[22]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[22]),
	.Y(un1_serialnumber_30_2_1_0_y1[22]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[6]),
	.D(AdcSampleToReadA[22]),
	.A(un1_serialnumber_30_2_1_0_y0[22]),
	.FCI(un1_serialnumber_30_2_1_0_co0[22])
);
defparam \un1_serialnumber_30_2_1_wmux_0[22] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[22]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[22]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[22]),
	.Y(un1_serialnumber_30_2_1_0_y0[22]),
	.B(RamBusAddress_i[2]),
	.C(PPSDetected),
	.D(PPSCount[22]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[22] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[2]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[2]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[2]),
	.Y(N_1605),
	.B(un1_serialnumber_30_2_1_0_y1[2]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[2]),
	.FCI(un1_serialnumber_30_2_1_co1_0[2])
);
defparam \un1_serialnumber_30_2_1_wmux_3[2] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[2]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[2]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[2]),
	.Y(un1_serialnumber_30_2_1_0_y3[2]),
	.B(RamBusAddress_i[2]),
	.C(N_2446),
	.D(N_2469),
	.A(un1_serialnumber_30_2_1_y0_0[2]),
	.FCI(un1_serialnumber_30_2_1_co0_0[2])
);
defparam \un1_serialnumber_30_2_1_wmux_2[2] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[2]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[2]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[2]),
	.Y(un1_serialnumber_30_2_1_y0_0[2]),
	.B(RamBusAddress_i[2]),
	.C(N_2446),
	.D(N_2469),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[2])
);
defparam \un1_serialnumber_30_2_1_wmux_1[2] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[2]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[2]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[2]),
	.Y(un1_serialnumber_30_2_1_0_y1[2]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[2]),
	.D(AdcSampleToReadA[2]),
	.A(un1_serialnumber_30_2_1_0_y0[2]),
	.FCI(un1_serialnumber_30_2_1_0_co0[2])
);
defparam \un1_serialnumber_30_2_1_wmux_0[2] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[2]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[2]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[2]),
	.Y(un1_serialnumber_30_2_1_0_y0[2]),
	.B(RamBusAddress_i[2]),
	.C(Fault2VA_c),
	.D(PPSCount[2]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[2] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[12]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[12]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[12]),
	.Y(N_1615),
	.B(un1_serialnumber_30_2_1_0_y1[12]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[12]),
	.FCI(un1_serialnumber_30_2_1_co1_0[12])
);
defparam \un1_serialnumber_30_2_1_wmux_3[12] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[12]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[12]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[12]),
	.Y(un1_serialnumber_30_2_1_0_y3[12]),
	.B(RamBusAddress_i[2]),
	.C(N_2456),
	.D(N_2479),
	.A(un1_serialnumber_30_2_1_y0_0[12]),
	.FCI(un1_serialnumber_30_2_1_co0_0[12])
);
defparam \un1_serialnumber_30_2_1_wmux_2[12] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[12]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[12]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[12]),
	.Y(un1_serialnumber_30_2_1_y0_0[12]),
	.B(RamBusAddress_i[2]),
	.C(N_2456),
	.D(N_2479),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[12])
);
defparam \un1_serialnumber_30_2_1_wmux_1[12] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[12]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[12]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[12]),
	.Y(un1_serialnumber_30_2_1_0_y1[12]),
	.B(RamBusAddress_i[2]),
	.C(Uart1ClkDivider[4]),
	.D(AdcSampleToReadA[12]),
	.A(un1_serialnumber_30_2_1_0_y0[12]),
	.FCI(un1_serialnumber_30_2_1_0_co0[12])
);
defparam \un1_serialnumber_30_2_1_wmux_0[12] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[12]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[12]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[12]),
	.Y(un1_serialnumber_30_2_1_0_y0[12]),
	.B(RamBusAddress_i[2]),
	.C(PowerCycd_c),
	.D(PPSCount[12]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[12] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[3]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[3]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[3]),
	.Y(N_1606),
	.B(un1_serialnumber_30_2_1_0_y1[3]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[3]),
	.FCI(un1_serialnumber_30_2_1_co1_0[3])
);
defparam \un1_serialnumber_30_2_1_wmux_3[3] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[3]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[3]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[3]),
	.Y(un1_serialnumber_30_2_1_0_y3[3]),
	.B(RamBusAddress_i[2]),
	.C(N_2447),
	.D(N_2470),
	.A(un1_serialnumber_30_2_1_y0_0[3]),
	.FCI(un1_serialnumber_30_2_1_co0_0[3])
);
defparam \un1_serialnumber_30_2_1_wmux_2[3] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[3]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[3]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[3]),
	.Y(un1_serialnumber_30_2_1_y0_0[3]),
	.B(RamBusAddress_i[2]),
	.C(N_2447),
	.D(N_2470),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[3])
);
defparam \un1_serialnumber_30_2_1_wmux_1[3] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[3]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[3]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[3]),
	.Y(un1_serialnumber_30_2_1_0_y1[3]),
	.B(RamBusAddress_i[2]),
	.C(Uart0ClkDivider[3]),
	.D(AdcSampleToReadA[3]),
	.A(un1_serialnumber_30_2_1_0_y0[3]),
	.FCI(un1_serialnumber_30_2_1_0_co0[3])
);
defparam \un1_serialnumber_30_2_1_wmux_0[3] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[3]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[3]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[3]),
	.Y(un1_serialnumber_30_2_1_0_y0[3]),
	.B(RamBusAddress_i[2]),
	.C(Fault2VD_c),
	.D(PPSCount[3]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[3] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[18]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[18]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[18]),
	.Y(N_1621),
	.B(un1_serialnumber_30_2_1_0_y1[18]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[18]),
	.FCI(un1_serialnumber_30_2_1_co1_0[18])
);
defparam \un1_serialnumber_30_2_1_wmux_3[18] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[18]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[18]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[18]),
	.Y(un1_serialnumber_30_2_1_0_y3[18]),
	.B(RamBusAddress_i[2]),
	.C(N_2462),
	.D(N_2485),
	.A(un1_serialnumber_30_2_1_y0_0[18]),
	.FCI(un1_serialnumber_30_2_1_co0_0[18])
);
defparam \un1_serialnumber_30_2_1_wmux_2[18] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[18]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[18]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[18]),
	.Y(un1_serialnumber_30_2_1_y0_0[18]),
	.B(RamBusAddress_i[2]),
	.C(N_2462),
	.D(N_2485),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[18])
);
defparam \un1_serialnumber_30_2_1_wmux_1[18] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[18]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[18]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[18]),
	.Y(un1_serialnumber_30_2_1_0_y1[18]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[2]),
	.D(AdcSampleToReadA[18]),
	.A(un1_serialnumber_30_2_1_0_y0[18]),
	.FCI(un1_serialnumber_30_2_1_0_co0[18])
);
defparam \un1_serialnumber_30_2_1_wmux_0[18] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[18]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[18]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[18]),
	.Y(un1_serialnumber_30_2_1_0_y0[18]),
	.B(RamBusAddress_i[2]),
	.C(Oe2_c),
	.D(PPSCount[18]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[18] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_3[16]  (
	.FCO(un1_serialnumber_30_2_1_wmux_3_FCO[16]),
	.S(un1_serialnumber_30_2_1_wmux_3_S[16]),
	.Y(N_1619),
	.B(un1_serialnumber_30_2_1_0_y1[16]),
	.C(un1_serialnumber_sn_N_27),
	.D(VCC),
	.A(un1_serialnumber_30_2_1_0_y3[16]),
	.FCI(un1_serialnumber_30_2_1_co1_0[16])
);
defparam \un1_serialnumber_30_2_1_wmux_3[16] .INIT=20'h0EC2C;
  ARI1 \un1_serialnumber_30_2_1_wmux_2[16]  (
	.FCO(un1_serialnumber_30_2_1_co1_0[16]),
	.S(un1_serialnumber_30_2_1_wmux_2_S[16]),
	.Y(un1_serialnumber_30_2_1_0_y3[16]),
	.B(RamBusAddress_i[2]),
	.C(N_2460),
	.D(N_2483),
	.A(un1_serialnumber_30_2_1_y0_0[16]),
	.FCI(un1_serialnumber_30_2_1_co0_0[16])
);
defparam \un1_serialnumber_30_2_1_wmux_2[16] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_wmux_1[16]  (
	.FCO(un1_serialnumber_30_2_1_co0_0[16]),
	.S(un1_serialnumber_30_2_1_wmux_1_S[16]),
	.Y(un1_serialnumber_30_2_1_y0_0[16]),
	.B(RamBusAddress_i[2]),
	.C(N_2460),
	.D(N_2483),
	.A(RamBusAddress_i[4]),
	.FCI(un1_serialnumber_30_2_1_0_co1[16])
);
defparam \un1_serialnumber_30_2_1_wmux_1[16] .INIT=20'h0FA44;
  ARI1 \un1_serialnumber_30_2_1_wmux_0[16]  (
	.FCO(un1_serialnumber_30_2_1_0_co1[16]),
	.S(un1_serialnumber_30_2_1_wmux_0_S[16]),
	.Y(un1_serialnumber_30_2_1_0_y1[16]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[0]),
	.D(AdcSampleToReadA[16]),
	.A(un1_serialnumber_30_2_1_0_y0[16]),
	.FCI(un1_serialnumber_30_2_1_0_co0[16])
);
defparam \un1_serialnumber_30_2_1_wmux_0[16] .INIT=20'h0F588;
  ARI1 \un1_serialnumber_30_2_1_0_wmux[16]  (
	.FCO(un1_serialnumber_30_2_1_0_co0[16]),
	.S(un1_serialnumber_30_2_1_0_wmux_S[16]),
	.Y(un1_serialnumber_30_2_1_0_y0[16]),
	.B(RamBusAddress_i[2]),
	.C(Oe0_c),
	.D(PPSCount[16]),
	.A(RamBusAddress_i[4]),
	.FCI(VCC)
);
defparam \un1_serialnumber_30_2_1_0_wmux[16] .INIT=20'h0FA44;
// @36:346
  CFG4 \un1_serialnumber[18]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1680),
	.C(un1_serialnumber_sn_N_76),
	.D(un1_serialnumber_1_Z[18]),
	.Y(N_1803)
);
defparam \un1_serialnumber[18] .INIT=16'hF40E;
// @36:346
  CFG4 \un1_serialnumber[21]  (
	.A(un1_serialnumber_sn_N_54),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1678),
	.D(un1_serialnumber_1_Z[21]),
	.Y(un1_serialnumber_Z[21])
);
defparam \un1_serialnumber[21] .INIT=16'hDC32;
// @36:346
  CFG4 \un1_serialnumber[19]  (
	.A(un1_serialnumber_sn_N_54),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1678),
	.D(un1_serialnumber_1_Z[19]),
	.Y(un1_serialnumber_Z[19])
);
defparam \un1_serialnumber[19] .INIT=16'hDC32;
// @36:346
  CFG4 \un1_serialnumber[16]  (
	.A(un1_serialnumber_sn_N_54),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1678),
	.D(un1_serialnumber_1_Z[16]),
	.Y(N_1801)
);
defparam \un1_serialnumber[16] .INIT=16'hDC32;
// @36:254
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2 (
	.A(un1_serialnumber_sn_N_25),
	.B(N_2355),
	.C(WriteReq),
	.D(un1_serialnumber_sn_N_7),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h8000;
// @36:346
  CFG4 \un1_serialnumber_35_0[24]  (
	.A(N_109),
	.B(un1_serialnumber_sn_m38_0_i_1_0),
	.C(N_110),
	.D(un1_serialnumber_sn_N_44),
	.Y(un1_serialnumber_35_0_Z[24])
);
defparam \un1_serialnumber_35_0[24] .INIT=16'h0004;
// @36:822
  CFG4 UartLabTxFifoData_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(shot_i),
	.C(WriteReq),
	.D(un78_readreq_Z),
	.Y(UartLabTxFifoData_1_sqmuxa_Z)
);
defparam UartLabTxFifoData_1_sqmuxa.INIT=16'h1000;
// @36:822
  CFG4 WriteExt_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(shot_i),
	.C(WriteReq),
	.D(un72_readreq_Z),
	.Y(WriteExt_1_sqmuxa_Z)
);
defparam WriteExt_1_sqmuxa.INIT=16'h1000;
// @36:822
  CFG3 DacSelectMaxti_i_0_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.C(shot_i),
	.Y(DacSelectMaxti_i_0_sqmuxa)
);
defparam DacSelectMaxti_i_0_sqmuxa_0_a2.INIT=8'h02;
// @36:254
  CFG3 DacASetpoint_i_0_sqmuxa_3_0_a2_0 (
	.A(Address_0),
	.B(RamBusAddress_i[1]),
	.C(RamBusAddress_i[7]),
	.Y(N_2352)
);
defparam DacASetpoint_i_0_sqmuxa_3_0_a2_0.INIT=8'h01;
// @36:346
  CFG4 \un1_serialnumber_30_1[21]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[2]),
	.C(PPSCount[21]),
	.D(O_rep_0),
	.Y(un1_serialnumber_30_1_Z[21])
);
defparam \un1_serialnumber_30_1[21] .INIT=16'hB888;
// @36:346
  CFG4 \un1_serialnumber_1_0[15]  (
	.A(un1_serialnumber_30_1_1_wmux_0_Y[15]),
	.B(un1_serialnumber_30_1_0_wmux_0_Y[15]),
	.C(un1_serialnumber_sn_N_27),
	.D(un1_serialnumber_sn_N_54),
	.Y(un1_serialnumber_1[15])
);
defparam \un1_serialnumber_1_0[15] .INIT=16'h35FF;
// @36:602
  CFG4 un1_serialnumber_sn_m35_0_0_a2_RNIDNMH1 (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_sn_m42_0_2_1_Z),
	.C(Address_5),
	.D(un1_serialnumber_sn_N_36_0),
	.Y(un1_serialnumber_sn_i4_mux_3)
);
defparam un1_serialnumber_sn_m35_0_0_a2_RNIDNMH1.INIT=16'hCD89;
// @36:602
  CFG4 un1_serialnumber_sn_m42_0_2_1 (
	.A(O_rep_0),
	.B(Address_5),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_m42_0_2_1_Z)
);
defparam un1_serialnumber_sn_m42_0_2_1.INIT=16'h580F;
// @36:602
  CFG4 un1_serialnumber_sn_m68_e_RNIACKB4 (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(RamBusAddress_i[2]),
	.C(un1_serialnumber_sn_m48_0_1),
	.D(un1_serialnumber_sn_i4_mux_3),
	.Y(un1_serialnumber_sn_N_54)
);
defparam un1_serialnumber_sn_m68_e_RNIACKB4.INIT=16'hA020;
// @36:602
  CFG4 un1_serialnumber_sn_m17_0_RNIE1GU1 (
	.A(RamBusAddress_i[1]),
	.B(RamBusAddress_i[7]),
	.C(RamBusAddress_i[2]),
	.D(un1_serialnumber_sn_N_78_mux_0),
	.Y(un1_serialnumber_sn_m48_0_1)
);
defparam un1_serialnumber_sn_m17_0_RNIE1GU1.INIT=16'h1510;
// @36:346
  CFG4 \un1_serialnumber[0]  (
	.A(un1_serialnumber_35_d_Z[0]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[0]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(un1_serialnumber_Z[0])
);
defparam \un1_serialnumber[0] .INIT=16'h0F8B;
// @36:346
  CFG3 \un1_serialnumber_1[0]  (
	.A(N_1722),
	.B(N_1637),
	.C(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[0])
);
defparam \un1_serialnumber_1[0] .INIT=8'h35;
// @36:346
  CFG4 \un1_serialnumber[7]  (
	.A(un1_serialnumber_35_d_Z[7]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[7]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(un1_serialnumber_Z[7])
);
defparam \un1_serialnumber[7] .INIT=16'h0F8B;
// @36:346
  CFG4 \un1_serialnumber_1[7]  (
	.A(N_105),
	.B(N_2142),
	.C(N_1729),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[7])
);
defparam \un1_serialnumber_1[7] .INIT=16'h770F;
// @36:346
  CFG4 \un1_serialnumber[25]  (
	.A(un1_serialnumber_sn_N_76),
	.B(un1_serialnumber_11_Z),
	.C(un1_serialnumber_35_0_Z[24]),
	.D(un1_serialnumber_1_Z[25]),
	.Y(N_1810)
);
defparam \un1_serialnumber[25] .INIT=16'hCCFD;
// @36:346
  CFG3 \un1_serialnumber_1[25]  (
	.A(un1_serialnumber_12_1_Z),
	.B(N_1662),
	.C(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[25])
);
defparam \un1_serialnumber_1[25] .INIT=8'h35;
// @36:346
  CFG4 \un1_serialnumber[1]  (
	.A(un1_serialnumber_35_d_Z[1]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[1]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(un1_serialnumber_Z[1])
);
defparam \un1_serialnumber[1] .INIT=16'h0F8B;
// @36:346
  CFG3 \un1_serialnumber_1[1]  (
	.A(N_1723),
	.B(N_1638),
	.C(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[1])
);
defparam \un1_serialnumber_1[1] .INIT=8'h35;
// @36:346
  CFG4 \un1_serialnumber[3]  (
	.A(un1_serialnumber_35_d_Z[3]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[3]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(N_1788)
);
defparam \un1_serialnumber[3] .INIT=16'h0F8B;
// @36:346
  CFG3 \un1_serialnumber_1[3]  (
	.A(N_1725),
	.B(N_1640),
	.C(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[3])
);
defparam \un1_serialnumber_1[3] .INIT=8'h35;
// @36:346
  CFG4 \un1_serialnumber[2]  (
	.A(un1_serialnumber_35_d_Z[2]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[2]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(N_1787)
);
defparam \un1_serialnumber[2] .INIT=16'h0F8B;
// @36:346
  CFG3 \un1_serialnumber_1[2]  (
	.A(N_1724),
	.B(N_1639),
	.C(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[2])
);
defparam \un1_serialnumber_1[2] .INIT=8'h35;
// @36:346
  CFG4 \un1_serialnumber[5]  (
	.A(un1_serialnumber_35_d_Z[5]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[5]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(un1_serialnumber_Z[5])
);
defparam \un1_serialnumber[5] .INIT=16'h0F8B;
// @36:346
  CFG4 \un1_serialnumber_1[5]  (
	.A(N_105),
	.B(N_2140),
	.C(N_1727),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[5])
);
defparam \un1_serialnumber_1[5] .INIT=16'h770F;
// @36:346
  CFG4 \un1_serialnumber[4]  (
	.A(un1_serialnumber_35_d_Z[4]),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_Z[4]),
	.D(un1_serialnumber_35_0_Z[24]),
	.Y(un1_serialnumber_Z[4])
);
defparam \un1_serialnumber[4] .INIT=16'h0F8B;
// @36:346
  CFG4 \un1_serialnumber_1[4]  (
	.A(N_105),
	.B(N_2139),
	.C(N_1726),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_1_Z[4])
);
defparam \un1_serialnumber_1[4] .INIT=16'h770F;
// @36:625
  CFG3 un60_readreq_2_0_a2_RNI3U393 (
	.A(N_110),
	.B(N_109),
	.C(un1_serialnumber_sn_m38_0_i_1_0),
	.Y(N_50)
);
defparam un60_readreq_2_0_a2_RNI3U393.INIT=8'hEF;
// @36:625
  CFG4 un60_readreq_2_0_a2_RNIQKH71 (
	.A(RamBusAddress_i[3]),
	.B(un60_readreq_2),
	.C(Address_5),
	.D(un1_serialnumber_sn_m38_0_i_a2_1_1_Z),
	.Y(un1_serialnumber_sn_m38_0_i_1_0)
);
defparam un60_readreq_2_0_a2_RNIQKH71.INIT=16'h15BF;
// @36:346
  CFG4 \un1_serialnumber[15]  (
	.A(un1_serialnumber_1[15]),
	.B(un1_serialnumber_1_0_Z),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1771),
	.Y(N_1800)
);
defparam \un1_serialnumber[15] .INIT=16'hFD0D;
// @36:574
  CFG2 un1_serialnumber_sn_m58_N_2L1 (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[7]),
	.Y(un1_serialnumber_sn_m58_N_2L1_Z)
);
defparam un1_serialnumber_sn_m58_N_2L1.INIT=4'h4;
// @36:574
  CFG4 un1_serialnumber_sn_m35_0_0_a2_RNI1G1H1 (
	.A(O_rep),
	.B(un1_serialnumber_sn_m58_N_2L1_Z),
	.C(un1_serialnumber_sn_N_36_0),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_m35_0_0_a2_RNI1G1H1_Z)
);
defparam un1_serialnumber_sn_m35_0_0_a2_RNI1G1H1.INIT=16'h4080;
// @36:574
  CFG4 un1_serialnumber_sn_m68_e_RNIDJ1L3 (
	.A(RamBusAddress_i[1]),
	.B(un1_serialnumber_sn_N_71_mux),
	.C(un1_serialnumber_sn_N_79_mux_0),
	.D(un1_serialnumber_sn_m35_0_0_a2_RNI1G1H1_Z),
	.Y(un1_serialnumber_sn_N_40)
);
defparam un1_serialnumber_sn_m68_e_RNIDJ1L3.INIT=16'hC840;
// @36:346
  CFG4 \un1_serialnumber[20]  (
	.A(un1_serialnumber_sn_N_76),
	.B(un1_serialnumber_sn_N_54),
	.C(un1_serialnumber_1_Z[20]),
	.D(un1_serialnumber_47_1_Z),
	.Y(un1_serialnumber_Z[20])
);
defparam \un1_serialnumber[20] .INIT=16'hF5A4;
// @36:346
  CFG4 \un1_serialnumber_1[20]  (
	.A(N_1623),
	.B(N_50),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1713),
	.Y(un1_serialnumber_1_Z[20])
);
defparam \un1_serialnumber_1[20] .INIT=16'h3505;
// @36:346
  CFG4 \un1_serialnumber_1[19]  (
	.A(N_1622),
	.B(N_50),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1712),
	.Y(un1_serialnumber_1_Z[19])
);
defparam \un1_serialnumber_1[19] .INIT=16'h3505;
// @36:346
  CFG4 \un1_serialnumber_1[18]  (
	.A(N_1621),
	.B(N_50),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1711),
	.Y(un1_serialnumber_1_Z[18])
);
defparam \un1_serialnumber_1[18] .INIT=16'h3505;
// @36:346
  CFG4 \un1_serialnumber_1[21]  (
	.A(N_1624),
	.B(N_50),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1714),
	.Y(un1_serialnumber_1_Z[21])
);
defparam \un1_serialnumber_1[21] .INIT=16'h3505;
// @36:346
  CFG4 \un1_serialnumber_1[16]  (
	.A(N_50),
	.B(N_1619),
	.C(un1_serialnumber_sn_N_76),
	.D(N_1709),
	.Y(un1_serialnumber_1_Z[16])
);
defparam \un1_serialnumber_1[16] .INIT=16'h5303;
// @36:346
  CFG4 \un1_serialnumber_35[22]  (
	.A(un1_serialnumber_sn_N_44),
	.B(un1_serialnumber_35_1_Z[22]),
	.C(N_1715_2),
	.D(N_50),
	.Y(N_1778)
);
defparam \un1_serialnumber_35[22] .INIT=16'h00F1;
// @36:346
  CFG4 \un1_serialnumber_35_1[22]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[4]),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2649),
	.Y(un1_serialnumber_35_1_Z[22])
);
defparam \un1_serialnumber_35_1[22] .INIT=16'h707F;
// @36:346
  CFG4 \un1_serialnumber_33[18]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2663),
	.C(un1_serialnumber_sn_N_44),
	.D(un1_serialnumber_33_1_Z[18]),
	.Y(N_1711)
);
defparam \un1_serialnumber_33[18] .INIT=16'h404F;
// @36:346
  CFG3 \un1_serialnumber_33_1[18]  (
	.A(un1_serialnumber_33_17_1_Z),
	.B(N_2653),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_1_Z[18])
);
defparam \un1_serialnumber_33_1[18] .INIT=8'h51;
// @36:346
  CFG4 \un1_serialnumber_33[20]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2661),
	.C(un1_serialnumber_sn_N_44),
	.D(un1_serialnumber_33_1_Z[20]),
	.Y(N_1713)
);
defparam \un1_serialnumber_33[20] .INIT=16'h404F;
// @36:346
  CFG3 \un1_serialnumber_33_1[20]  (
	.A(un1_serialnumber_33_25_1_Z),
	.B(N_2651),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_1_Z[20])
);
defparam \un1_serialnumber_33_1[20] .INIT=8'h51;
// @36:346
  CFG4 \un1_serialnumber_33[21]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2660),
	.C(un1_serialnumber_sn_N_44),
	.D(un1_serialnumber_33_1_Z[21]),
	.Y(N_1714)
);
defparam \un1_serialnumber_33[21] .INIT=16'h404F;
// @36:346
  CFG3 \un1_serialnumber_33_1[21]  (
	.A(un1_serialnumber_33_5_1_Z),
	.B(N_2650),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_1_Z[21])
);
defparam \un1_serialnumber_33_1[21] .INIT=8'h51;
// @36:346
  CFG4 \un1_serialnumber_33[19]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2662),
	.C(un1_serialnumber_sn_N_44),
	.D(un1_serialnumber_33_1_Z[19]),
	.Y(N_1712)
);
defparam \un1_serialnumber_33[19] .INIT=16'h404F;
// @36:346
  CFG3 \un1_serialnumber_33_1[19]  (
	.A(un1_serialnumber_33_9_1_Z),
	.B(N_2652),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_1_Z[19])
);
defparam \un1_serialnumber_33_1[19] .INIT=8'h51;
// @36:346
  CFG4 \un1_serialnumber_33[23]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2658),
	.C(un1_serialnumber_sn_N_44),
	.D(un1_serialnumber_33_1_Z[23]),
	.Y(N_1716)
);
defparam \un1_serialnumber_33[23] .INIT=16'h404F;
// @36:346
  CFG3 \un1_serialnumber_33_1[23]  (
	.A(un1_serialnumber_33_13_1_Z),
	.B(N_2648),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_1_Z[23])
);
defparam \un1_serialnumber_33_1[23] .INIT=8'h51;
// @36:346
  CFG4 \un1_serialnumber_32[7]  (
	.A(un1_serialnumber_sn_N_40),
	.B(un1_serialnumber_32_1_Z[7]),
	.C(N_1438_1),
	.D(un1_serialnumber_sn_N_87_mux),
	.Y(N_1673)
);
defparam \un1_serialnumber_32[7] .INIT=16'hB3F7;
// @36:346
  CFG4 \un1_serialnumber_32_1[7]  (
	.A(un1_serialnumber_sn_N_7),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_N_40),
	.D(Uart1RxFifoData[7]),
	.Y(un1_serialnumber_32_1_Z[7])
);
defparam \un1_serialnumber_32_1[7] .INIT=16'h737F;
// @36:346
  CFG4 \un1_serialnumber_32[0]  (
	.A(un1_serialnumber_sn_N_40),
	.B(un1_serialnumber_32_1_Z[0]),
	.C(N_1431_1),
	.D(un1_serialnumber_sn_N_87_mux),
	.Y(N_1666)
);
defparam \un1_serialnumber_32[0] .INIT=16'hB9A8;
// @36:346
  CFG4 \un1_serialnumber_32_1[0]  (
	.A(un1_serialnumber_sn_N_7),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_N_40),
	.D(Uart1RxFifoData[0]),
	.Y(un1_serialnumber_32_1_Z[0])
);
defparam \un1_serialnumber_32_1[0] .INIT=16'h202C;
// @36:698
  CFG4 un1_serialnumber_sn_m17_0_RNIPDOC2 (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_sn_m17_0_RNIP10G1_Z),
	.C(Address_5),
	.D(un1_serialnumber_sn_m29_2_1),
	.Y(un1_serialnumber_sn_m17_0_RNIPDOC2_Z)
);
defparam un1_serialnumber_sn_m17_0_RNIPDOC2.INIT=16'hC466;
// @36:698
  CFG2 un1_serialnumber_sn_m29_2_1_0 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.Y(un1_serialnumber_sn_m29_2_1)
);
defparam un1_serialnumber_sn_m29_2_1_0.INIT=4'h1;
// @36:698
  CFG4 un1_serialnumber_sn_m29_2_0 (
	.A(Address_5),
	.B(RamBusAddress_i[7]),
	.C(un1_serialnumber_sn_m29_2_0_1_0_Z),
	.D(RamBusAddress_i[6]),
	.Y(un1_serialnumber_sn_m29_2_0_Z)
);
defparam un1_serialnumber_sn_m29_2_0.INIT=16'h02A4;
// @36:698
  CFG3 un1_serialnumber_sn_m29_2_0_1_0 (
	.A(O_rep_0),
	.B(RamBusAddress_i[3]),
	.C(RamBusAddress_i[7]),
	.Y(un1_serialnumber_sn_m29_2_0_1_0_Z)
);
defparam un1_serialnumber_sn_m29_2_0_1_0.INIT=8'h46;
  CFG3 un1_serialnumber_sn_m17_0_RNIVCK64 (
	.A(RamBusAddress_i[2]),
	.B(un1_serialnumber_sn_m17_0_RNIPDOC2_Z),
	.C(un1_serialnumber_sn_m29_2_0_Z),
	.Y(un1_serialnumber_sn_N_30_0)
);
defparam un1_serialnumber_sn_m17_0_RNIVCK64.INIT=8'hE4;
// @36:698
  CFG4 un1_serialnumber_sn_m17_0_RNIP10G1 (
	.A(un1_serialnumber_sn_N_18_0),
	.B(RamBusAddress_i[3]),
	.C(RamBusAddress_i[7]),
	.D(un1_serialnumber_sn_N_16_0_i_Z),
	.Y(un1_serialnumber_sn_m17_0_RNIP10G1_Z)
);
defparam un1_serialnumber_sn_m17_0_RNIP10G1.INIT=16'hE3E0;
  CFG3 \un1_serialnumber_1_RNO[21]  (
	.A(un1_serialnumber_30_1_0_wmux_0_Y[21]),
	.B(un1_serialnumber_sn_N_27),
	.C(un1_serialnumber_30_2_Z[21]),
	.Y(N_1624)
);
defparam \un1_serialnumber_1_RNO[21] .INIT=8'hB8;
// @36:346
  CFG4 \un1_serialnumber_30_2[21]  (
	.A(AdcSampleToReadA[21]),
	.B(Uart2ClkDivider[5]),
	.C(RamBusAddress_i[2]),
	.D(un1_serialnumber_30_1_Z[21]),
	.Y(un1_serialnumber_30_2_Z[21])
);
defparam \un1_serialnumber_30_2[21] .INIT=16'hAFC0;
// @36:346
  CFG4 \un1_serialnumber[26]  (
	.A(un1_serialnumber_35_0_Z[24]),
	.B(N_1811_1),
	.C(N_1653),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[26])
);
defparam \un1_serialnumber[26] .INIT=16'hECCC;
// @36:346
  CFG4 \un1_serialnumber_25[30]  (
	.A(RamBusAddress_i[2]),
	.B(N_1509_2),
	.C(PPSCount[30]),
	.D(O_rep_0),
	.Y(N_1509)
);
defparam \un1_serialnumber_25[30] .INIT=16'hDCCC;
// @36:597
  CFG4 un1_serialnumber_sn_m43 (
	.A(RamBusAddress_i[3]),
	.B(O_rep_0),
	.C(un1_serialnumber_sn_N_44_1),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_sn_N_44)
);
defparam un1_serialnumber_sn_m43.INIT=16'hF6F0;
// @36:346
  CFG4 \un1_serialnumber_25[23]  (
	.A(RamBusAddress_i[2]),
	.B(N_1502_2),
	.C(PPSCount[23]),
	.D(O_rep_0),
	.Y(N_1502)
);
defparam \un1_serialnumber_25[23] .INIT=16'hDCCC;
// @36:346
  CFG4 \un1_serialnumber_25[31]  (
	.A(RamBusAddress_i[2]),
	.B(N_1510_2),
	.C(PPSCount[31]),
	.D(O_rep_0),
	.Y(N_1510)
);
defparam \un1_serialnumber_25[31] .INIT=16'hDCCC;
// @36:346
  CFG4 \un1_serialnumber_24_1[23]  (
	.A(AdcSampleToReadC[23]),
	.B(AdcSampleToReadB[23]),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(N_1470_1)
);
defparam \un1_serialnumber_24_1[23] .INIT=16'h0A0C;
// @36:346
  CFG2 un1_serialnumber_24_10_1 (
	.A(RamBusAddress_i[6]),
	.B(PPSCounter[23]),
	.Y(un1_serialnumber_24_10_1_Z)
);
defparam un1_serialnumber_24_10_1.INIT=4'h4;
// @36:346
  CFG2 un1_serialnumber_24_2_1 (
	.A(RamBusAddress_i[6]),
	.B(PPSCounter[25]),
	.Y(un1_serialnumber_24_2_1_Z)
);
defparam un1_serialnumber_24_2_1.INIT=4'h4;
// @36:346
  CFG2 un1_serialnumber_24_22_1 (
	.A(RamBusAddress_i[6]),
	.B(PPSCounter[27]),
	.Y(un1_serialnumber_24_22_1_Z)
);
defparam un1_serialnumber_24_22_1.INIT=4'h4;
// @36:346
  CFG2 un1_serialnumber_24_18_1 (
	.A(RamBusAddress_i[6]),
	.B(PPSCounter[24]),
	.Y(un1_serialnumber_24_18_1_Z)
);
defparam un1_serialnumber_24_18_1.INIT=4'h4;
// @36:254
  CFG2 UartLabClkDivider_i_1_sqmuxa_0_a2_0_0 (
	.A(O_rep_0),
	.B(O_rep),
	.Y(UartLabClkDivider_i_1_sqmuxa_0_a2_0_Z)
);
defparam UartLabClkDivider_i_1_sqmuxa_0_a2_0_0.INIT=4'h2;
// @36:346
  CFG2 UartLabFifoResetce (
	.A(UartLabFifoReset_1_sqmuxa),
	.B(shot_i),
	.Y(UartLabFifoResetce_Z)
);
defparam UartLabFifoResetce.INIT=4'h2;
// @36:346
  CFG2 Uart3FifoResetce (
	.A(Uart3FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart3FifoResetce_Z)
);
defparam Uart3FifoResetce.INIT=4'h2;
// @36:346
  CFG2 Uart2FifoResetce (
	.A(Uart2FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart2FifoResetce_Z)
);
defparam Uart2FifoResetce.INIT=4'h2;
// @36:346
  CFG2 Uart1FifoResetce (
	.A(Uart1FifoReset_1_sqmuxa_Z),
	.B(shot_i),
	.Y(Uart1FifoResetce_Z)
);
defparam Uart1FifoResetce.INIT=4'h2;
// @36:346
  CFG2 Uart0FifoResetce (
	.A(Uart0FifoReset_1_sqmuxa),
	.B(shot_i),
	.Y(Uart0FifoResetce_Z)
);
defparam Uart0FifoResetce.INIT=4'h2;
// @36:346
  CFG2 SetExtAddrce (
	.A(SetExtAddr_1_sqmuxa_Z),
	.B(shot_i),
	.Y(SetExtAddrce_Z)
);
defparam SetExtAddrce.INIT=4'h2;
// @36:346
  CFG2 MonitorAdcSpiXferStartce (
	.A(MonitorAdcSpiXferStart_1_sqmuxa),
	.B(shot_i),
	.Y(MonitorAdcSpiXferStartce_Z)
);
defparam MonitorAdcSpiXferStartce.INIT=4'h2;
// @36:346
  CFG2 MonitorAdcResetce (
	.A(MonitorAdcReset_1_sqmuxa),
	.B(shot_i),
	.Y(MonitorAdcResetce_Z)
);
defparam MonitorAdcResetce.INIT=4'h2;
// @36:346
  CFG2 WriteAckce (
	.A(WriteReq),
	.B(shot_i),
	.Y(N_2358)
);
defparam WriteAckce.INIT=4'h2;
// @36:346
  CFG2 nPowerCycClrce (
	.A(PPSCountReset_2_sqmuxa),
	.B(shot_i),
	.Y(nPowerCycClrce_Z)
);
defparam nPowerCycClrce.INIT=4'h2;
// @36:346
  CFG2 WriteUartLabce (
	.A(WriteUartLab_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUartLabce_Z)
);
defparam WriteUartLabce.INIT=4'h2;
// @36:346
  CFG2 WriteUart3ce (
	.A(WriteUart3_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart3ce_Z)
);
defparam WriteUart3ce.INIT=4'h2;
// @36:346
  CFG2 WriteUart2ce (
	.A(WriteUart2_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart2ce_Z)
);
defparam WriteUart2ce.INIT=4'h2;
// @36:346
  CFG2 WriteUart1ce (
	.A(WriteUart1_1_sqmuxa_Z),
	.B(shot_i),
	.Y(WriteUart1ce_Z)
);
defparam WriteUart1ce.INIT=4'h2;
// @36:346
  CFG2 WriteUart0ce (
	.A(WriteUart0_1_sqmuxa),
	.B(shot_i),
	.Y(WriteUart0ce_Z)
);
defparam WriteUart0ce.INIT=4'h2;
// @36:346
  CFG2 WriteClkDacce (
	.A(PPSCountReset_1_sqmuxa),
	.B(shot_i),
	.Y(WriteClkDacce_Z)
);
defparam WriteClkDacce.INIT=4'h2;
  CFG2 LastWriteReq_1_sqmuxa_RNI8RHO (
	.A(LastWriteReq_1_sqmuxa_Z),
	.B(shot_i),
	.Y(LastWriteReq_1_sqmuxa_RNI8RHO_Z)
);
defparam LastWriteReq_1_sqmuxa_RNI8RHO.INIT=4'h1;
// @36:562
  CFG2 un60_readreq_2_0_a2 (
	.A(O_rep_0),
	.B(O_rep),
	.Y(un60_readreq_2)
);
defparam un60_readreq_2_0_a2.INIT=4'h1;
// @36:254
  CFG2 DacASetpoint_i_0_sqmuxa_5_i_o2 (
	.A(RamBusAddress_i[1]),
	.B(Address_0),
	.Y(N_66)
);
defparam DacASetpoint_i_0_sqmuxa_5_i_o2.INIT=4'hE;
// @36:254
  CFG2 Uart0ClkDivider_i_1_sqmuxa_0_a2_1 (
	.A(O_rep_0),
	.B(O_rep),
	.Y(un1_serialnumber_sn_N_7)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_1.INIT=4'h4;
// @36:254
  CFG2 DacASetpoint_i_0_sqmuxa_2 (
	.A(RamBusAddress_i[3]),
	.B(Address_5),
	.Y(un1_serialnumber_sn_N_25)
);
defparam DacASetpoint_i_0_sqmuxa_2.INIT=4'h8;
// @36:1052
  CFG2 LastWriteReq_1_sqmuxa (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa_Z)
);
defparam LastWriteReq_1_sqmuxa.INIT=4'hE;
// @36:512
  CFG2 un1_serialnumber_sn_m4 (
	.A(RamBusAddress_i[3]),
	.B(O_rep),
	.Y(un1_serialnumber_sn_N_5)
);
defparam un1_serialnumber_sn_m4.INIT=4'h4;
// @14:89
  CFG2 \DataOut_RNIEKPE[0]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[0]),
	.Y(Main_0_RamBusDataOut_m[0])
);
defparam \DataOut_RNIEKPE[0] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIFLPE[1]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[1]),
	.Y(Main_0_RamBusDataOut_m[1])
);
defparam \DataOut_RNIFLPE[1] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIGMPE[2]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[2]),
	.Y(Main_0_RamBusDataOut_m[2])
);
defparam \DataOut_RNIGMPE[2] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIHNPE[3]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[3]),
	.Y(Main_0_RamBusDataOut_m[3])
);
defparam \DataOut_RNIHNPE[3] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIIOPE[4]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[4]),
	.Y(Main_0_RamBusDataOut_m[4])
);
defparam \DataOut_RNIIOPE[4] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIJPPE[5]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[5]),
	.Y(Main_0_RamBusDataOut_m[5])
);
defparam \DataOut_RNIJPPE[5] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIKQPE[6]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[6]),
	.Y(Main_0_RamBusDataOut_m[6])
);
defparam \DataOut_RNIKQPE[6] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNILRPE[7]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[7]),
	.Y(Main_0_RamBusDataOut_m[7])
);
defparam \DataOut_RNILRPE[7] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNIMSPE[8]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[8]),
	.Y(Main_0_RamBusDataOut_m[8])
);
defparam \DataOut_RNIMSPE[8] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNINTPE[9]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[9]),
	.Y(Main_0_RamBusDataOut_m[9])
);
defparam \DataOut_RNINTPE[9] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI07R6[11]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[11]),
	.Y(Main_0_RamBusDataOut_m[11])
);
defparam \DataOut_RNI07R6[11] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI18R6[12]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[12]),
	.Y(Main_0_RamBusDataOut_m[12])
);
defparam \DataOut_RNI18R6[12] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI29R6[13]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[13]),
	.Y(Main_0_RamBusDataOut_m[13])
);
defparam \DataOut_RNI29R6[13] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI3AR6[14]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[14]),
	.Y(Main_0_RamBusDataOut_m[14])
);
defparam \DataOut_RNI3AR6[14] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI4BR6[15]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[15]),
	.Y(Main_0_RamBusDataOut_m[15])
);
defparam \DataOut_RNI4BR6[15] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI5CR6[16]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[16]),
	.Y(Main_0_RamBusDataOut_m[16])
);
defparam \DataOut_RNI5CR6[16] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI6DR6[17]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[17]),
	.Y(Main_0_RamBusDataOut_m[17])
);
defparam \DataOut_RNI6DR6[17] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI7ER6[18]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[18]),
	.Y(Main_0_RamBusDataOut_m[18])
);
defparam \DataOut_RNI7ER6[18] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI8FR6[19]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[19]),
	.Y(Main_0_RamBusDataOut_m[19])
);
defparam \DataOut_RNI8FR6[19] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI08S6[20]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[20]),
	.Y(Main_0_RamBusDataOut_m[20])
);
defparam \DataOut_RNI08S6[20] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI19S6[21]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[21]),
	.Y(Main_0_RamBusDataOut_m[21])
);
defparam \DataOut_RNI19S6[21] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI2AS6[22]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[22]),
	.Y(Main_0_RamBusDataOut_m[22])
);
defparam \DataOut_RNI2AS6[22] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI3BS6[23]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[23]),
	.Y(Main_0_RamBusDataOut_m[23])
);
defparam \DataOut_RNI3BS6[23] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI4CS6[24]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[24]),
	.Y(Main_0_RamBusDataOut_m[24])
);
defparam \DataOut_RNI4CS6[24] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI5DS6[25]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[25]),
	.Y(Main_0_RamBusDataOut_m[25])
);
defparam \DataOut_RNI5DS6[25] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI6ES6[26]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[26]),
	.Y(Main_0_RamBusDataOut_m[26])
);
defparam \DataOut_RNI6ES6[26] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI7FS6[27]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[27]),
	.Y(Main_0_RamBusDataOut_m[27])
);
defparam \DataOut_RNI7FS6[27] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI8GS6[28]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[28]),
	.Y(Main_0_RamBusDataOut_m[28])
);
defparam \DataOut_RNI8GS6[28] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI9HS6[29]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[29]),
	.Y(Main_0_RamBusDataOut_m[29])
);
defparam \DataOut_RNI9HS6[29] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI1AT6[30]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[30]),
	.Y(Main_0_RamBusDataOut_m[30])
);
defparam \DataOut_RNI1AT6[30] .INIT=4'h8;
// @14:89
  CFG2 \DataOut_RNI2BT6[31]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut[31]),
	.Y(Main_0_RamBusDataOut_m[31])
);
defparam \DataOut_RNI2BT6[31] .INIT=4'h8;
// @36:346
  CFG2 un1_serialnumber_sn_m35_0_0_a2 (
	.A(Address_5),
	.B(O_rep_0),
	.Y(un1_serialnumber_sn_N_36_0)
);
defparam un1_serialnumber_sn_m35_0_0_a2.INIT=4'h4;
// @36:574
  CFG2 un1_serialnumber_sn_m5_0 (
	.A(Address_5),
	.B(O_rep_0),
	.Y(un1_serialnumber_sn_N_6_0)
);
defparam un1_serialnumber_sn_m5_0.INIT=4'h1;
// @36:562
  CFG2 un60_readreq_1_1_a2 (
	.A(RamBusAddress_i[3]),
	.B(RamBusAddress_i[7]),
	.Y(un60_readreq_1_Z)
);
defparam un60_readreq_1_1_a2.INIT=4'h4;
// @36:796
  CFG2 LastReadReq_1_sqmuxa_0_a2 (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa)
);
defparam LastReadReq_1_sqmuxa_0_a2.INIT=4'h1;
// @36:424
  CFG2 un14_readreq_1_i_o2 (
	.A(RamBusAddress_i[3]),
	.B(O_rep_0),
	.Y(N_64)
);
defparam un14_readreq_1_i_o2.INIT=4'h7;
// @36:1049
  CFG2 PPSCountReset_6_iv_i_RNO (
	.A(N_53_i),
	.B(PPSCountReset_1z),
	.Y(PPSCountReset_data_i_m)
);
defparam PPSCountReset_6_iv_i_RNO.INIT=4'h2;
// @36:254
  CFG2 DacASetpoint_i_0_sqmuxa_4_i_o2 (
	.A(Address_8),
	.B(Address_9),
	.Y(N_65)
);
defparam DacASetpoint_i_0_sqmuxa_4_i_o2.INIT=4'hE;
// @36:381
  CFG2 un1_serialnumber_sn_m23 (
	.A(Address_5),
	.B(O_rep),
	.Y(un1_serialnumber_sn_N_24)
);
defparam un1_serialnumber_sn_m23.INIT=4'h1;
// @36:424
  CFG2 un14_readreq_2_0_a2 (
	.A(Address_5),
	.B(O_rep),
	.Y(un14_readreq_2)
);
defparam un14_readreq_2_0_a2.INIT=4'h2;
// @36:346
  CFG3 \un1_serialnumber_4[5]  (
	.A(Uart0RxFifoData[5]),
	.B(UartLabClkDivider[5]),
	.C(RamBusAddress_i[2]),
	.Y(N_1037)
);
defparam \un1_serialnumber_4[5] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_14[0]  (
	.A(AdcSampleToReadB[0]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[0]),
	.Y(N_2444)
);
defparam \un1_serialnumber_14[0] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[1]  (
	.A(AdcSampleToReadB[1]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[1]),
	.Y(N_2445)
);
defparam \un1_serialnumber_14[1] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[4]  (
	.A(AdcSampleToReadB[4]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[4]),
	.Y(N_2448)
);
defparam \un1_serialnumber_14[4] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[5]  (
	.A(AdcSampleToReadB[5]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[5]),
	.Y(N_2449)
);
defparam \un1_serialnumber_14[5] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[6]  (
	.A(AdcSampleToReadB[6]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[6]),
	.Y(N_2450)
);
defparam \un1_serialnumber_14[6] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[7]  (
	.A(AdcSampleToReadB[7]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[7]),
	.Y(N_2451)
);
defparam \un1_serialnumber_14[7] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[8]  (
	.A(AdcSampleToReadB[8]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[8]),
	.Y(N_2452)
);
defparam \un1_serialnumber_14[8] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[9]  (
	.A(AdcSampleToReadB[9]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[9]),
	.Y(N_2453)
);
defparam \un1_serialnumber_14[9] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[11]  (
	.A(AdcSampleToReadB[11]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[11]),
	.Y(N_2455)
);
defparam \un1_serialnumber_14[11] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[13]  (
	.A(AdcSampleToReadB[13]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[13]),
	.Y(N_2457)
);
defparam \un1_serialnumber_14[13] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[14]  (
	.A(AdcSampleToReadB[14]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[14]),
	.Y(N_2458)
);
defparam \un1_serialnumber_14[14] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[17]  (
	.A(AdcSampleToReadB[17]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[17]),
	.Y(N_2461)
);
defparam \un1_serialnumber_14[17] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[19]  (
	.A(AdcSampleToReadB[19]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[19]),
	.Y(N_2463)
);
defparam \un1_serialnumber_14[19] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[20]  (
	.A(AdcSampleToReadB[20]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[20]),
	.Y(N_2464)
);
defparam \un1_serialnumber_14[20] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[21]  (
	.A(AdcSampleToReadB[21]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[21]),
	.Y(N_2465)
);
defparam \un1_serialnumber_14[21] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[22]  (
	.A(AdcSampleToReadB[22]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[22]),
	.Y(N_2466)
);
defparam \un1_serialnumber_14[22] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_15[0]  (
	.A(AdcSampleToReadD[0]),
	.B(PPSCounter[0]),
	.C(RamBusAddress_i[6]),
	.Y(N_2467)
);
defparam \un1_serialnumber_15[0] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[1]  (
	.A(AdcSampleToReadD[1]),
	.B(PPSCounter[1]),
	.C(RamBusAddress_i[6]),
	.Y(N_2468)
);
defparam \un1_serialnumber_15[1] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[4]  (
	.A(AdcSampleToReadD[4]),
	.B(PPSCounter[4]),
	.C(RamBusAddress_i[6]),
	.Y(N_2471)
);
defparam \un1_serialnumber_15[4] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[5]  (
	.A(AdcSampleToReadD[5]),
	.B(PPSCounter[5]),
	.C(RamBusAddress_i[6]),
	.Y(N_2472)
);
defparam \un1_serialnumber_15[5] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[6]  (
	.A(AdcSampleToReadD[6]),
	.B(PPSCounter[6]),
	.C(RamBusAddress_i[6]),
	.Y(N_2473)
);
defparam \un1_serialnumber_15[6] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[7]  (
	.A(AdcSampleToReadD[7]),
	.B(PPSCounter[7]),
	.C(RamBusAddress_i[6]),
	.Y(N_2474)
);
defparam \un1_serialnumber_15[7] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[8]  (
	.A(AdcSampleToReadD[8]),
	.B(PPSCounter[8]),
	.C(RamBusAddress_i[6]),
	.Y(N_2475)
);
defparam \un1_serialnumber_15[8] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[9]  (
	.A(AdcSampleToReadD[9]),
	.B(PPSCounter[9]),
	.C(RamBusAddress_i[6]),
	.Y(N_2476)
);
defparam \un1_serialnumber_15[9] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[10]  (
	.A(AdcSampleToReadD[10]),
	.B(PPSCounter[10]),
	.C(RamBusAddress_i[6]),
	.Y(N_2477)
);
defparam \un1_serialnumber_15[10] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[11]  (
	.A(AdcSampleToReadD[11]),
	.B(PPSCounter[11]),
	.C(RamBusAddress_i[6]),
	.Y(N_2478)
);
defparam \un1_serialnumber_15[11] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[13]  (
	.A(AdcSampleToReadD[13]),
	.B(PPSCounter[13]),
	.C(RamBusAddress_i[6]),
	.Y(N_2480)
);
defparam \un1_serialnumber_15[13] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[14]  (
	.A(AdcSampleToReadD[14]),
	.B(PPSCounter[14]),
	.C(RamBusAddress_i[6]),
	.Y(N_2481)
);
defparam \un1_serialnumber_15[14] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[17]  (
	.A(AdcSampleToReadD[17]),
	.B(PPSCounter[17]),
	.C(RamBusAddress_i[6]),
	.Y(N_2484)
);
defparam \un1_serialnumber_15[17] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[19]  (
	.A(AdcSampleToReadD[19]),
	.B(PPSCounter[19]),
	.C(RamBusAddress_i[6]),
	.Y(N_2486)
);
defparam \un1_serialnumber_15[19] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[20]  (
	.A(AdcSampleToReadD[20]),
	.B(PPSCounter[20]),
	.C(RamBusAddress_i[6]),
	.Y(N_2487)
);
defparam \un1_serialnumber_15[20] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[21]  (
	.A(AdcSampleToReadD[21]),
	.B(PPSCounter[21]),
	.C(RamBusAddress_i[6]),
	.Y(N_2488)
);
defparam \un1_serialnumber_15[21] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[22]  (
	.A(AdcSampleToReadD[22]),
	.B(PPSCounter[22]),
	.C(RamBusAddress_i[6]),
	.Y(N_2489)
);
defparam \un1_serialnumber_15[22] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_0[0]  (
	.A(RamBusAddress_i[3]),
	.B(MonitorAdcChannelReadIndex_i_Z[0]),
	.C(MonitorAdcSpiFrameEnable),
	.Y(N_998)
);
defparam \un1_serialnumber_0[0] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_0[1]  (
	.A(RamBusAddress_i[3]),
	.B(MonitorAdcChannelReadIndex_i_Z[1]),
	.C(MonitorAdcSpiXferDone),
	.Y(N_2116)
);
defparam \un1_serialnumber_0[1] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_0[2]  (
	.A(nDrdyMonitorAdc0_i),
	.B(MonitorAdcChannelReadIndex_i_Z[2]),
	.C(RamBusAddress_i[3]),
	.Y(N_2117)
);
defparam \un1_serialnumber_0[2] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_3[1]  (
	.A(ExtAddrExt[1]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[1]),
	.Y(N_2120)
);
defparam \un1_serialnumber_3[1] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_3[4]  (
	.A(ExtAddrExt[4]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[4]),
	.Y(N_2123)
);
defparam \un1_serialnumber_3[4] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_3[5]  (
	.A(ExtAddrExt[5]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[5]),
	.Y(N_2124)
);
defparam \un1_serialnumber_3[5] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_3[6]  (
	.A(ExtAddrExt[6]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[6]),
	.Y(N_2125)
);
defparam \un1_serialnumber_3[6] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_4[0]  (
	.A(Uart0RxFifoData[0]),
	.B(UartLabClkDivider[0]),
	.C(RamBusAddress_i[2]),
	.Y(N_1032)
);
defparam \un1_serialnumber_4[0] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_4[1]  (
	.A(Uart0RxFifoData[1]),
	.B(UartLabClkDivider[1]),
	.C(RamBusAddress_i[2]),
	.Y(N_1033)
);
defparam \un1_serialnumber_4[1] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_4[2]  (
	.A(Uart0RxFifoData[2]),
	.B(UartLabClkDivider[2]),
	.C(RamBusAddress_i[2]),
	.Y(N_1034)
);
defparam \un1_serialnumber_4[2] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_4[6]  (
	.A(Uart0RxFifoData[6]),
	.B(UartLabClkDivider[6]),
	.C(RamBusAddress_i[2]),
	.Y(N_1038)
);
defparam \un1_serialnumber_4[6] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_4[7]  (
	.A(Uart0RxFifoData[7]),
	.B(UartLabClkDivider[7]),
	.C(RamBusAddress_i[2]),
	.Y(N_1039)
);
defparam \un1_serialnumber_4[7] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_8[4]  (
	.A(ClkDacReadback[4]),
	.B(RamBusAddress_i[2]),
	.C(MonitorAdcSpiDataOut0[4]),
	.Y(N_2139)
);
defparam \un1_serialnumber_8[4] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_8[5]  (
	.A(ClkDacReadback[5]),
	.B(RamBusAddress_i[2]),
	.C(MonitorAdcSpiDataOut0[5]),
	.Y(N_2140)
);
defparam \un1_serialnumber_8[5] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_8[7]  (
	.A(ClkDacReadback[7]),
	.B(RamBusAddress_i[2]),
	.C(MonitorAdcSpiDataOut0[7]),
	.Y(N_2142)
);
defparam \un1_serialnumber_8[7] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_3[2]  (
	.A(ExtAddrExt[2]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[2]),
	.Y(N_2121)
);
defparam \un1_serialnumber_3[2] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_15[2]  (
	.A(AdcSampleToReadD[2]),
	.B(PPSCounter[2]),
	.C(RamBusAddress_i[6]),
	.Y(N_2469)
);
defparam \un1_serialnumber_15[2] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_14[2]  (
	.A(AdcSampleToReadB[2]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[2]),
	.Y(N_2446)
);
defparam \un1_serialnumber_14[2] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_4[3]  (
	.A(Uart0RxFifoData[3]),
	.B(UartLabClkDivider[3]),
	.C(RamBusAddress_i[2]),
	.Y(N_1035)
);
defparam \un1_serialnumber_4[3] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_3[3]  (
	.A(ExtAddrExt[3]),
	.B(RamBusAddress_i[2]),
	.C(ExtReadback[3]),
	.Y(N_2122)
);
defparam \un1_serialnumber_3[3] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_0[3]  (
	.A(nDrdyMonitorAdc1_i),
	.B(MonitorAdcChannelReadIndex_i_Z[3]),
	.C(RamBusAddress_i[3]),
	.Y(N_2118)
);
defparam \un1_serialnumber_0[3] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[18]  (
	.A(AdcSampleToReadD[18]),
	.B(PPSCounter[18]),
	.C(RamBusAddress_i[6]),
	.Y(N_2485)
);
defparam \un1_serialnumber_15[18] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[16]  (
	.A(AdcSampleToReadD[16]),
	.B(PPSCounter[16]),
	.C(RamBusAddress_i[6]),
	.Y(N_2483)
);
defparam \un1_serialnumber_15[16] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[15]  (
	.A(AdcSampleToReadD[15]),
	.B(PPSCounter[15]),
	.C(RamBusAddress_i[6]),
	.Y(N_2482)
);
defparam \un1_serialnumber_15[15] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[12]  (
	.A(AdcSampleToReadD[12]),
	.B(PPSCounter[12]),
	.C(RamBusAddress_i[6]),
	.Y(N_2479)
);
defparam \un1_serialnumber_15[12] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_15[3]  (
	.A(AdcSampleToReadD[3]),
	.B(PPSCounter[3]),
	.C(RamBusAddress_i[6]),
	.Y(N_2470)
);
defparam \un1_serialnumber_15[3] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_14[18]  (
	.A(AdcSampleToReadB[18]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[18]),
	.Y(N_2462)
);
defparam \un1_serialnumber_14[18] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[16]  (
	.A(AdcSampleToReadB[16]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[16]),
	.Y(N_2460)
);
defparam \un1_serialnumber_14[16] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[15]  (
	.A(AdcSampleToReadB[15]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[15]),
	.Y(N_2459)
);
defparam \un1_serialnumber_14[15] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[12]  (
	.A(AdcSampleToReadB[12]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[12]),
	.Y(N_2456)
);
defparam \un1_serialnumber_14[12] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[10]  (
	.A(AdcSampleToReadB[10]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[10]),
	.Y(N_2454)
);
defparam \un1_serialnumber_14[10] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_14[3]  (
	.A(AdcSampleToReadB[3]),
	.B(RamBusAddress_i[3]),
	.C(AdcSampleToReadC[3]),
	.Y(N_2447)
);
defparam \un1_serialnumber_14[3] .INIT=8'hE2;
// @36:346
  CFG3 un1_serialnumber_24_11 (
	.A(RamBusAddress_i[4]),
	.B(AdcSampleToReadD[23]),
	.C(RamBusAddress_i[6]),
	.Y(un1_serialnumber_24_3)
);
defparam un1_serialnumber_24_11.INIT=8'h80;
// @36:254
  CFG4 DacBSetpoint_i_1_sqmuxa_1 (
	.A(O_rep_0),
	.B(Address_5),
	.C(WriteReq),
	.D(RamBusAddress_i[3]),
	.Y(DacBSetpoint_i_1_sqmuxa_1_Z)
);
defparam DacBSetpoint_i_1_sqmuxa_1.INIT=16'h0080;
// @36:254
  CFG4 DacCSetpoint_i_1_sqmuxa_1 (
	.A(O_rep),
	.B(RamBusAddress_i[6]),
	.C(WriteReq),
	.D(RamBusAddress_i[3]),
	.Y(DacCSetpoint_i_1_sqmuxa_1_Z)
);
defparam DacCSetpoint_i_1_sqmuxa_1.INIT=16'h0020;
// @36:254
  CFG3 DacCSetpoint_i_1_sqmuxa_0 (
	.A(N_65),
	.B(O_rep_0),
	.C(Address_5),
	.Y(DacCSetpoint_i_1_sqmuxa_0_Z)
);
defparam DacCSetpoint_i_1_sqmuxa_0.INIT=8'h40;
// @36:253
  CFG3 ReadUart0_1_sqmuxa_0_a2_1 (
	.A(O_rep_0),
	.B(RamBusAddress_i[6]),
	.C(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa_0_a2_1_Z)
);
defparam ReadUart0_1_sqmuxa_0_a2_1.INIT=8'h08;
// @36:618
  CFG4 un72_readreq_1 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[1]),
	.C(Address_5),
	.D(O_rep),
	.Y(un72_readreq_1_Z)
);
defparam un72_readreq_1.INIT=16'h0002;
// @36:646
  CFG3 un78_readreq_1 (
	.A(N_66),
	.B(O_rep),
	.C(Address_5),
	.Y(un78_readreq_1_Z)
);
defparam un78_readreq_1.INIT=8'h40;
// @36:254
  CFG3 DacASetpoint_i_0_sqmuxa_0 (
	.A(un1_serialnumber_sn_N_25),
	.B(O_rep),
	.C(WriteReq),
	.Y(DacASetpoint_i_0_sqmuxa_0_Z)
);
defparam DacASetpoint_i_0_sqmuxa_0.INIT=8'h80;
// @36:597
  CFG4 un68_readreq_0 (
	.A(O_rep_0),
	.B(Address_5),
	.C(RamBusAddress_i[1]),
	.D(O_rep),
	.Y(un68_readreq_0_Z)
);
defparam un68_readreq_0.INIT=16'h0200;
// @36:625
  CFG3 un1_serialnumber_sn_m38_0_i_a2_1_1 (
	.A(O_rep_0),
	.B(RamBusAddress_i[7]),
	.C(O_rep),
	.Y(un1_serialnumber_sn_m38_0_i_a2_1_1_Z)
);
defparam un1_serialnumber_sn_m38_0_i_a2_1_1.INIT=8'h40;
// @36:346
  CFG3 un1_serialnumber_sn_m68_e (
	.A(Address_9),
	.B(Address_8),
	.C(Address_0),
	.Y(un1_serialnumber_sn_N_71_mux)
);
defparam un1_serialnumber_sn_m68_e.INIT=8'h01;
// @36:346
  CFG3 un1_rst_1_i_a2 (
	.A(shot_i),
	.B(ReadReq),
	.C(LastReadReq_Z),
	.Y(N_108)
);
defparam un1_rst_1_i_a2.INIT=8'h04;
// @36:546
  CFG3 un1_serialnumber_sn_m61_0_0_a2_0 (
	.A(O_rep),
	.B(Address_5),
	.C(RamBusAddress_i[3]),
	.Y(N_2357)
);
defparam un1_serialnumber_sn_m61_0_0_a2_0.INIT=8'h08;
// @36:254
  CFG2 Uart1FifoReset_1_sqmuxa_3_0 (
	.A(N_66),
	.B(Address_5),
	.Y(Uart1FifoReset_1_sqmuxa_i_3_0)
);
defparam Uart1FifoReset_1_sqmuxa_3_0.INIT=4'h1;
// @36:346
  CFG2 \un1_serialnumber_29[17]  (
	.A(N_2664),
	.B(un1_serialnumber_sn_N_24),
	.Y(N_1595)
);
defparam \un1_serialnumber_29[17] .INIT=4'h2;
// @36:254
  CFG3 DacASetpoint_i_0_sqmuxa_2_0 (
	.A(N_65),
	.B(O_rep_0),
	.C(RamBusAddress_i[6]),
	.Y(un78_readreq_2_0)
);
defparam DacASetpoint_i_0_sqmuxa_2_0.INIT=8'h01;
// @36:625
  CFG4 un1_serialnumber_sn_m38_0_i_a2 (
	.A(O_rep),
	.B(O_rep_0),
	.C(Address_5),
	.D(RamBusAddress_i[3]),
	.Y(N_109)
);
defparam un1_serialnumber_sn_m38_0_i_a2.INIT=16'h8008;
// @36:346
  CFG3 un1_serialnumber_sn_m17_0 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.C(Address_5),
	.Y(un1_serialnumber_sn_N_18_0)
);
defparam un1_serialnumber_sn_m17_0.INIT=8'h14;
// @36:793
  CFG3 ReadAdcSample_5_f0 (
	.A(ReadAdcSample_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadAdcSample_1_sqmuxa),
	.Y(ReadAdcSample_5)
);
defparam ReadAdcSample_5_f0.INIT=8'h32;
// @36:793
  CFG3 ReadUart0_5_f0 (
	.A(ReadUart0_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart0_1_sqmuxa),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h32;
// @36:793
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart1_1_sqmuxa_Z),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @36:793
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart2_1_sqmuxa_Z),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @36:793
  CFG3 ReadUart3_5_f0 (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart3_1_sqmuxa_Z),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h32;
// @36:793
  CFG3 ReadUartLab_5_f0 (
	.A(ReadUartLab_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUartLab_1_sqmuxa_Z),
	.Y(ReadUartLab_5)
);
defparam ReadUartLab_5_f0.INIT=8'h32;
// @36:346
  CFG4 \un1_serialnumber_31_0[6]  (
	.A(ClkDacReadback[6]),
	.B(MonitorAdcSpiDataOut0[6]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(un1_serialnumber_31_0_Z[6])
);
defparam \un1_serialnumber_31_0[6] .INIT=16'h0C0A;
// @36:346
  CFG3 \un1_serialnumber_29[0]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2681),
	.C(N_1366),
	.Y(N_1578)
);
defparam \un1_serialnumber_29[0] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[1]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2680),
	.C(N_1366),
	.Y(N_1579)
);
defparam \un1_serialnumber_29[1] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[2]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2679),
	.C(N_1366),
	.Y(N_1580)
);
defparam \un1_serialnumber_29[2] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[4]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2677),
	.C(N_1366),
	.Y(N_1582)
);
defparam \un1_serialnumber_29[4] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[5]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2676),
	.C(N_1366),
	.Y(N_1583)
);
defparam \un1_serialnumber_29[5] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[7]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2674),
	.C(N_1366),
	.Y(N_1585)
);
defparam \un1_serialnumber_29[7] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[8]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2673),
	.C(N_1366),
	.Y(N_1586)
);
defparam \un1_serialnumber_29[8] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[9]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2672),
	.C(N_1366),
	.Y(N_1587)
);
defparam \un1_serialnumber_29[9] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[10]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2671),
	.C(N_1366),
	.Y(N_1588)
);
defparam \un1_serialnumber_29[10] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[11]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2670),
	.C(N_1366),
	.Y(N_1589)
);
defparam \un1_serialnumber_29[11] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[13]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2668),
	.C(N_1366),
	.Y(N_1591)
);
defparam \un1_serialnumber_29[13] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[14]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2667),
	.C(N_1366),
	.Y(N_1592)
);
defparam \un1_serialnumber_29[14] .INIT=8'hE4;
// @36:766
  CFG4 un1_serialnumber_sn_m6_0 (
	.A(O_rep_0),
	.B(Address_5),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_i4_mux)
);
defparam un1_serialnumber_sn_m6_0.INIT=16'h0511;
// @36:793
  CFG4 ReadAck_4_u (
	.A(LastReadReq_Z),
	.B(ReadAck_1z),
	.C(LastReadReq_1_sqmuxa),
	.D(ReadReq),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h0A0C;
// @36:512
  CFG4 un14_readreq_1_i_o2_RNI57R11 (
	.A(RamBusAddress_i[2]),
	.B(N_64),
	.C(RamBusAddress_i[6]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_23)
);
defparam un14_readreq_1_i_o2_RNI57R11.INIT=16'h888D;
// @36:346
  CFG3 \un1_serialnumber_29[15]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2666),
	.C(N_1366),
	.Y(N_1593)
);
defparam \un1_serialnumber_29[15] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[12]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2669),
	.C(N_1366),
	.Y(N_1590)
);
defparam \un1_serialnumber_29[12] .INIT=8'hE4;
// @36:346
  CFG3 \un1_serialnumber_29[3]  (
	.A(un1_serialnumber_sn_N_24),
	.B(N_2678),
	.C(N_1366),
	.Y(N_1581)
);
defparam \un1_serialnumber_29[3] .INIT=8'hE4;
// @36:346
  CFG4 \un1_serialnumber_24_2[29]  (
	.A(PPSCounter[29]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_3),
	.Y(N_1476_2)
);
defparam \un1_serialnumber_24_2[29] .INIT=16'hFF20;
// @36:346
  CFG4 \un1_serialnumber_24_2[26]  (
	.A(PPSCounter[26]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_3),
	.Y(N_1473_2)
);
defparam \un1_serialnumber_24_2[26] .INIT=16'hFF20;
// @36:346
  CFG4 \un1_serialnumber_24_2[30]  (
	.A(PPSCounter[30]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_3),
	.Y(N_1477_2)
);
defparam \un1_serialnumber_24_2[30] .INIT=16'hFF20;
// @36:346
  CFG4 \un1_serialnumber_24_2[31]  (
	.A(PPSCounter[31]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_3),
	.Y(N_1478_2)
);
defparam \un1_serialnumber_24_2[31] .INIT=16'hFF20;
// @36:346
  CFG4 \un1_serialnumber_24_2[28]  (
	.A(PPSCounter[28]),
	.B(RamBusAddress_i[6]),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_3),
	.Y(N_1475_2)
);
defparam \un1_serialnumber_24_2[28] .INIT=16'hFF20;
// @36:346
  CFG2 \un1_serialnumber_26_2[12]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[4]),
	.Y(N_1524_2)
);
defparam \un1_serialnumber_26_2[12] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[12]  (
	.A(ClkDacReadback[12]),
	.B(MonitorAdcSpiDataOut1[4]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1524_1)
);
defparam \un1_serialnumber_26_1[12] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[3]  (
	.A(un14_readreq_2),
	.B(Uart0TxFifoFull),
	.Y(N_1515_2)
);
defparam \un1_serialnumber_26_2[3] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[3]  (
	.A(ClkDacReadback[3]),
	.B(MonitorAdcSpiDataOut0[3]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1515_1)
);
defparam \un1_serialnumber_26_1[3] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[1]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoFull),
	.Y(N_1513_2)
);
defparam \un1_serialnumber_26_2[1] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[1]  (
	.A(ClkDacReadback[1]),
	.B(MonitorAdcSpiDataOut0[1]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1513_1)
);
defparam \un1_serialnumber_26_1[1] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[15]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[7]),
	.Y(N_1527_2)
);
defparam \un1_serialnumber_26_2[15] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[15]  (
	.A(ClkDacReadback[15]),
	.B(MonitorAdcSpiDataOut1[7]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1527_1)
);
defparam \un1_serialnumber_26_1[15] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[2]  (
	.A(un14_readreq_2),
	.B(Uart0TxFifoEmpty),
	.Y(N_1514_2)
);
defparam \un1_serialnumber_26_2[2] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[2]  (
	.A(ClkDacReadback[2]),
	.B(MonitorAdcSpiDataOut0[2]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1514_1)
);
defparam \un1_serialnumber_26_1[2] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[8]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[0]),
	.Y(N_1520_2)
);
defparam \un1_serialnumber_26_2[8] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[8]  (
	.A(ClkDacReadback[8]),
	.B(MonitorAdcSpiDataOut1[0]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1520_1)
);
defparam \un1_serialnumber_26_1[8] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[11]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[3]),
	.Y(N_1523_2)
);
defparam \un1_serialnumber_26_2[11] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[11]  (
	.A(ClkDacReadback[11]),
	.B(MonitorAdcSpiDataOut1[3]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1523_1)
);
defparam \un1_serialnumber_26_1[11] .INIT=16'h0C0A;
// @36:346
  CFG4 \un1_serialnumber_25_2[31]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[7]),
	.D(AdcSampleToReadA[23]),
	.Y(N_1510_2)
);
defparam \un1_serialnumber_25_2[31] .INIT=16'hC840;
// @36:346
  CFG4 \un1_serialnumber_18_1[7]  (
	.A(Uart3RxFifoData[7]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[7]),
	.Y(N_1356_1)
);
defparam \un1_serialnumber_18_1[7] .INIT=16'h3202;
// @36:346
  CFG2 \un1_serialnumber_18_2[3]  (
	.A(un1_serialnumber_sn_N_5),
	.B(ExtAddr[3]),
	.Y(N_1352_2)
);
defparam \un1_serialnumber_18_2[3] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_18_1[3]  (
	.A(Uart3RxFifoData[3]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[3]),
	.Y(N_1352_1)
);
defparam \un1_serialnumber_18_1[3] .INIT=16'h3202;
// @36:346
  CFG2 \un1_serialnumber_26_2[9]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[1]),
	.Y(N_1521_2)
);
defparam \un1_serialnumber_26_2[9] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[9]  (
	.A(ClkDacReadback[9]),
	.B(MonitorAdcSpiDataOut1[1]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1521_1)
);
defparam \un1_serialnumber_26_1[9] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[10]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[2]),
	.Y(N_1522_2)
);
defparam \un1_serialnumber_26_2[10] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[10]  (
	.A(ClkDacReadback[10]),
	.B(MonitorAdcSpiDataOut1[2]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1522_1)
);
defparam \un1_serialnumber_26_1[10] .INIT=16'h0C0A;
// @36:346
  CFG4 \un1_serialnumber_25_2[23]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[2]),
	.C(Uart2ClkDivider[7]),
	.D(AdcSampleToReadA[23]),
	.Y(N_1502_2)
);
defparam \un1_serialnumber_25_2[23] .INIT=16'hC840;
// @36:346
  CFG2 \un1_serialnumber_18_2[2]  (
	.A(un1_serialnumber_sn_N_5),
	.B(ExtAddr[2]),
	.Y(N_1351_2)
);
defparam \un1_serialnumber_18_2[2] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_18_1[2]  (
	.A(Uart3RxFifoData[2]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[2]),
	.Y(N_1351_1)
);
defparam \un1_serialnumber_18_1[2] .INIT=16'h3202;
// @36:346
  CFG4 \un1_serialnumber_18_1[6]  (
	.A(Uart3RxFifoData[6]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[6]),
	.Y(N_1355_1)
);
defparam \un1_serialnumber_18_1[6] .INIT=16'h3202;
// @36:346
  CFG4 \un1_serialnumber_18_1[4]  (
	.A(Uart3RxFifoData[4]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[4]),
	.Y(N_1353_1)
);
defparam \un1_serialnumber_18_1[4] .INIT=16'h3202;
// @36:346
  CFG4 \un1_serialnumber_18_1[5]  (
	.A(Uart3RxFifoData[5]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[5]),
	.Y(N_1354_1)
);
defparam \un1_serialnumber_18_1[5] .INIT=16'h3202;
// @36:346
  CFG2 \un1_serialnumber_26_2[13]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[5]),
	.Y(N_1525_2)
);
defparam \un1_serialnumber_26_2[13] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[13]  (
	.A(ClkDacReadback[13]),
	.B(MonitorAdcSpiDataOut1[5]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1525_1)
);
defparam \un1_serialnumber_26_1[13] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_18_2[0]  (
	.A(un1_serialnumber_sn_N_5),
	.B(ExtAddr[0]),
	.Y(N_1349_2)
);
defparam \un1_serialnumber_18_2[0] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_18_1[0]  (
	.A(Uart3RxFifoData[0]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[0]),
	.Y(N_1349_1)
);
defparam \un1_serialnumber_18_1[0] .INIT=16'h3202;
// @36:346
  CFG4 \un1_serialnumber_19_1[4]  (
	.A(un60_readreq_2),
	.B(Uart0RxFifoData[4]),
	.C(UartLabClkDivider[4]),
	.D(RamBusAddress_i[2]),
	.Y(N_1362_1)
);
defparam \un1_serialnumber_19_1[4] .INIT=16'h4450;
// @36:346
  CFG4 \un1_serialnumber_23_1[0]  (
	.A(ExtAddrExt[0]),
	.B(ExtReadback[0]),
	.C(un1_serialnumber_sn_N_7),
	.D(RamBusAddress_i[2]),
	.Y(N_1431_1)
);
defparam \un1_serialnumber_23_1[0] .INIT=16'h0A0C;
// @36:346
  CFG2 \un1_serialnumber_18_2[1]  (
	.A(un1_serialnumber_sn_N_5),
	.B(ExtAddr[1]),
	.Y(N_1350_2)
);
defparam \un1_serialnumber_18_2[1] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_18_1[1]  (
	.A(Uart3RxFifoData[1]),
	.B(un1_serialnumber_sn_N_5),
	.C(RamBusAddress_i[2]),
	.D(UartLabRxFifoData[1]),
	.Y(N_1350_1)
);
defparam \un1_serialnumber_18_1[1] .INIT=16'h3202;
// @36:346
  CFG2 \un1_serialnumber_26_2[0]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoEmpty),
	.Y(N_1512_2)
);
defparam \un1_serialnumber_26_2[0] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[0]  (
	.A(ClkDacReadback[0]),
	.B(MonitorAdcSpiDataOut0[0]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1512_1)
);
defparam \un1_serialnumber_26_1[0] .INIT=16'h0C0A;
// @36:346
  CFG2 \un1_serialnumber_26_2[14]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[6]),
	.Y(N_1526_2)
);
defparam \un1_serialnumber_26_2[14] .INIT=4'h8;
// @36:346
  CFG4 \un1_serialnumber_26_1[14]  (
	.A(ClkDacReadback[14]),
	.B(MonitorAdcSpiDataOut1[6]),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[2]),
	.Y(N_1526_1)
);
defparam \un1_serialnumber_26_1[14] .INIT=16'h0C0A;
// @36:346
  CFG4 \un1_serialnumber_25_2[30]  (
	.A(RamBusAddress_i[4]),
	.B(RamBusAddress_i[2]),
	.C(Uart3ClkDivider[6]),
	.D(AdcSampleToReadA[23]),
	.Y(N_1509_2)
);
defparam \un1_serialnumber_25_2[30] .INIT=16'hC840;
// @36:346
  CFG4 \un1_serialnumber_23_1[7]  (
	.A(ExtAddrExt[7]),
	.B(ExtReadback[7]),
	.C(un1_serialnumber_sn_N_7),
	.D(RamBusAddress_i[2]),
	.Y(N_1438_1)
);
defparam \un1_serialnumber_23_1[7] .INIT=16'h0A0C;
// @36:698
  CFG3 un1_serialnumber_sn_N_16_0_i (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.C(Address_5),
	.Y(un1_serialnumber_sn_N_16_0_i_Z)
);
defparam un1_serialnumber_sn_N_16_0_i.INIT=8'hEA;
// @36:254
  CFG3 Uart2FifoReset_1_sqmuxa_1 (
	.A(Uart1FifoReset_1_sqmuxa_i_3_0),
	.B(LastWriteReq_Z),
	.C(O_rep_0),
	.Y(Uart2FifoReset_1_sqmuxa_1_Z)
);
defparam Uart2FifoReset_1_sqmuxa_1.INIT=8'h20;
// @36:562
  CFG4 un60_readreq_1 (
	.A(Address_5),
	.B(RamBusAddress_i[1]),
	.C(un60_readreq_1_Z),
	.D(un60_readreq_2),
	.Y(un60_readreq_1_0)
);
defparam un60_readreq_1.INIT=16'h1000;
// @36:254
  CFG4 Uart3FifoReset_1_sqmuxa_2 (
	.A(N_65),
	.B(N_64),
	.C(LastWriteReq_Z),
	.D(O_rep),
	.Y(Uart3FifoReset_1_sqmuxa_2_Z)
);
defparam Uart3FifoReset_1_sqmuxa_2.INIT=16'h0100;
// @36:254
  CFG4 UartLabFifoReset_1_sqmuxa_0_a2_2 (
	.A(RamBusAddress_i[7]),
	.B(LastWriteReq_Z),
	.C(N_66),
	.D(un60_readreq_2),
	.Y(UartLabFifoReset_1_sqmuxa_0_a2_2_Z)
);
defparam UartLabFifoReset_1_sqmuxa_0_a2_2.INIT=16'h0200;
// @36:254
  CFG3 Uart1FifoReset_1_sqmuxa_0_0 (
	.A(Uart1FifoReset_1_sqmuxa_i_3_0),
	.B(LastWriteReq_Z),
	.C(O_rep),
	.Y(Uart1FifoReset_1_sqmuxa_0)
);
defparam Uart1FifoReset_1_sqmuxa_0_0.INIT=8'h20;
// @36:766
  CFG3 un1_serialnumber_sn_m68_e_RNI8J561 (
	.A(un1_serialnumber_sn_N_71_mux),
	.B(RamBusAddress_i[1]),
	.C(O_rep),
	.Y(un1_serialnumber_sn_m12_0_3_1)
);
defparam un1_serialnumber_sn_m68_e_RNI8J561.INIT=8'h02;
// @36:254
  CFG4 un1_LastWriteReq_1_i_a2_1 (
	.A(RamBusAddress_i[6]),
	.B(LastWriteReq_Z),
	.C(N_2352),
	.D(N_65),
	.Y(N_2360)
);
defparam un1_LastWriteReq_1_i_a2_1.INIT=16'h0010;
// @36:822
  CFG4 MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_0 (
	.A(RamBusAddress_i[6]),
	.B(LastWriteReq_Z),
	.C(N_2352),
	.D(N_65),
	.Y(N_2355)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2_0.INIT=16'h0020;
// @36:602
  CFG3 un1_serialnumber_sn_m17_0_RNIEKVQ (
	.A(un1_serialnumber_sn_N_18_0),
	.B(RamBusAddress_i[3]),
	.C(RamBusAddress_i[7]),
	.Y(un1_serialnumber_sn_N_78_mux_0)
);
defparam un1_serialnumber_sn_m17_0_RNIEKVQ.INIT=8'h02;
// @36:625
  CFG4 un14_readreq_2_0_a2_RNI7UAA1 (
	.A(RamBusAddress_i[6]),
	.B(O_rep_0),
	.C(un14_readreq_2),
	.D(RamBusAddress_i[3]),
	.Y(N_110)
);
defparam un14_readreq_2_0_a2_RNI7UAA1.INIT=16'h20A0;
// @36:574
  CFG4 un1_serialnumber_sn_m51_0 (
	.A(RamBusAddress_i[7]),
	.B(O_rep),
	.C(RamBusAddress_i[6]),
	.D(un1_serialnumber_sn_N_6_0),
	.Y(un1_serialnumber_sn_N_79_mux_0)
);
defparam un1_serialnumber_sn_m51_0.INIT=16'h0400;
// @36:717
  CFG3 un100_readreq_2_0_0_a2 (
	.A(Address_0),
	.B(RamBusAddress_i[6]),
	.C(N_65),
	.Y(un14_readreq_2_0)
);
defparam un100_readreq_2_0_0_a2.INIT=8'h01;
// @36:546
  CFG4 un1_serialnumber_sn_m61_0_0 (
	.A(O_rep),
	.B(O_rep_0),
	.C(Address_5),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_29)
);
defparam un1_serialnumber_sn_m61_0_0.INIT=16'h44A0;
// @36:254
  CFG3 DacBSetpoint_i_1_sqmuxa_2_0_0_a2 (
	.A(N_65),
	.B(O_rep),
	.C(RamBusAddress_i[6]),
	.Y(DacBSetpoint_i_1_sqmuxa_2_0)
);
defparam DacBSetpoint_i_1_sqmuxa_2_0_0_a2.INIT=8'h01;
// @36:346
  CFG3 \un1_serialnumber_19[0]  (
	.A(N_1032),
	.B(un60_readreq_2),
	.C(N_998),
	.Y(N_1358)
);
defparam \un1_serialnumber_19[0] .INIT=8'hE2;
// @36:346
  CFG3 \un1_serialnumber_19[1]  (
	.A(un60_readreq_2),
	.B(N_2116),
	.C(N_1033),
	.Y(N_1359)
);
defparam \un1_serialnumber_19[1] .INIT=8'hD8;
// @36:346
  CFG3 \un1_serialnumber_19[2]  (
	.A(un60_readreq_2),
	.B(N_2117),
	.C(N_1034),
	.Y(N_1360)
);
defparam \un1_serialnumber_19[2] .INIT=8'hD8;
// @36:346
  CFG3 \un1_serialnumber_19[3]  (
	.A(un60_readreq_2),
	.B(N_2118),
	.C(N_1035),
	.Y(N_1361)
);
defparam \un1_serialnumber_19[3] .INIT=8'hD8;
// @36:541
  CFG4 un1_serialnumber_sn_m26 (
	.A(O_rep),
	.B(Address_5),
	.C(RamBusAddress_i[4]),
	.D(RamBusAddress_i[3]),
	.Y(un1_serialnumber_sn_N_27)
);
defparam un1_serialnumber_sn_m26.INIT=16'h02AA;
// @36:346
  CFG3 un1_serialnumber_33_5_1 (
	.A(Uart0RxFifoCount[3]),
	.B(un14_readreq_2),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_5_1_Z)
);
defparam un1_serialnumber_33_5_1.INIT=8'h80;
// @36:346
  CFG3 un1_serialnumber_33_17_1 (
	.A(Uart0RxFifoCount[0]),
	.B(un14_readreq_2),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_17_1_Z)
);
defparam un1_serialnumber_33_17_1.INIT=8'h80;
// @36:346
  CFG3 un1_serialnumber_33_13_1 (
	.A(Uart0RxFifoCount[5]),
	.B(un14_readreq_2),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_13_1_Z)
);
defparam un1_serialnumber_33_13_1.INIT=8'h80;
// @36:346
  CFG3 un1_serialnumber_33_9_1 (
	.A(Uart0RxFifoCount[1]),
	.B(un14_readreq_2),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_9_1_Z)
);
defparam un1_serialnumber_33_9_1.INIT=8'h80;
// @36:346
  CFG3 un1_serialnumber_33_25_1 (
	.A(Uart0RxFifoCount[2]),
	.B(un14_readreq_2),
	.C(un1_serialnumber_sn_N_29),
	.Y(un1_serialnumber_33_25_1_Z)
);
defparam un1_serialnumber_33_25_1.INIT=8'h80;
// @36:346
  CFG3 \un1_serialnumber_18[7]  (
	.A(N_1356_1),
	.B(ExtAddr[7]),
	.C(un1_serialnumber_sn_N_5),
	.Y(N_1356)
);
defparam \un1_serialnumber_18[7] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber_18[6]  (
	.A(N_1355_1),
	.B(ExtAddr[6]),
	.C(un1_serialnumber_sn_N_5),
	.Y(N_1355)
);
defparam \un1_serialnumber_18[6] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber_18[4]  (
	.A(N_1353_1),
	.B(ExtAddr[4]),
	.C(un1_serialnumber_sn_N_5),
	.Y(N_1353)
);
defparam \un1_serialnumber_18[4] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber_18[5]  (
	.A(N_1354_1),
	.B(ExtAddr[5]),
	.C(un1_serialnumber_sn_N_5),
	.Y(N_1354)
);
defparam \un1_serialnumber_18[5] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber_19_2[4]  (
	.A(RamBusAddress_i[3]),
	.B(un60_readreq_2),
	.C(MonitorAdcChannelReadIndex_i_Z[4]),
	.Y(N_1362_2)
);
defparam \un1_serialnumber_19_2[4] .INIT=8'h40;
// @36:597
  CFG4 un1_serialnumber_sn_m43_1_0 (
	.A(RamBusAddress_i[6]),
	.B(Address_5),
	.C(RamBusAddress_i[2]),
	.D(RamBusAddress_i[4]),
	.Y(un1_serialnumber_sn_N_44_1)
);
defparam un1_serialnumber_sn_m43_1_0.INIT=16'h0603;
// @36:381
  CFG4 ReadAdcSample_1_sqmuxa_0_a2_1_1 (
	.A(N_65),
	.B(N_2352),
	.C(LastReadReq_Z),
	.D(O_rep),
	.Y(ReadAdcSample_1_sqmuxa_0_a2_1)
);
defparam ReadAdcSample_1_sqmuxa_0_a2_1_1.INIT=16'h0400;
// @36:590
  CFG4 un66_readreq_0 (
	.A(Address_5),
	.B(RamBusAddress_i[1]),
	.C(RamBusAddress_i[3]),
	.D(un1_serialnumber_sn_m38_0_i_a2_1_1_Z),
	.Y(un66_readreq_0_Z)
);
defparam un66_readreq_0.INIT=16'h1000;
// @36:254
  CFG4 DacCSetpoint_i_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(DacCSetpoint_i_1_sqmuxa_0_Z),
	.C(N_2352),
	.D(DacCSetpoint_i_1_sqmuxa_1_Z),
	.Y(DacCSetpoint_i_1_sqmuxa_Z)
);
defparam DacCSetpoint_i_1_sqmuxa.INIT=16'h4000;
// @36:254
  CFG4 DacASetpoint_i_0_sqmuxa (
	.A(un78_readreq_2_0),
	.B(DacASetpoint_i_0_sqmuxa_0_Z),
	.C(LastWriteReq_Z),
	.D(N_2352),
	.Y(DacASetpoint_i_0_sqmuxa_Z)
);
defparam DacASetpoint_i_0_sqmuxa.INIT=16'h0800;
// @36:254
  CFG4 Uart3FifoReset_1_sqmuxa (
	.A(RamBusAddress_i[6]),
	.B(RamBusAddress_i[7]),
	.C(Uart3FifoReset_1_sqmuxa_2_Z),
	.D(Uart1FifoReset_1_sqmuxa_i_3_0),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=16'h4000;
// @36:646
  CFG3 un78_readreq (
	.A(un78_readreq_2_0),
	.B(un60_readreq_1_Z),
	.C(un78_readreq_1_Z),
	.Y(un78_readreq_Z)
);
defparam un78_readreq.INIT=8'h80;
// @36:618
  CFG3 un72_readreq (
	.A(un72_readreq_1_Z),
	.B(un14_readreq_2_0),
	.C(N_64),
	.Y(un72_readreq_Z)
);
defparam un72_readreq.INIT=8'h08;
// @36:254
  CFG4 UartLabFifoReset_1_sqmuxa_0_a2 (
	.A(RamBusAddress_i[6]),
	.B(N_65),
	.C(UartLabFifoReset_1_sqmuxa_0_a2_2_Z),
	.D(un1_serialnumber_sn_N_25),
	.Y(UartLabFifoReset_1_sqmuxa)
);
defparam UartLabFifoReset_1_sqmuxa_0_a2.INIT=16'h1000;
// @36:822
  CFG4 MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2 (
	.A(un60_readreq_2),
	.B(N_2358),
	.C(un1_serialnumber_sn_N_25),
	.D(N_2355),
	.Y(MonitorAdcSpiFrameEnable_i_1_sqmuxa)
);
defparam MonitorAdcSpiFrameEnable_i_1_sqmuxa_0_a2.INIT=16'h8000;
// @36:254
  CFG4 MonitorAdcReset_1_sqmuxa_0_a2 (
	.A(N_64),
	.B(N_2355),
	.C(O_rep),
	.D(Address_5),
	.Y(MonitorAdcReset_1_sqmuxa)
);
defparam MonitorAdcReset_1_sqmuxa_0_a2.INIT=16'h0040;
// @36:254
  CFG2 UartLabClkDivider_i_1_sqmuxa_0_a2_0 (
	.A(N_2355),
	.B(WriteReq),
	.Y(N_2367)
);
defparam UartLabClkDivider_i_1_sqmuxa_0_a2_0.INIT=4'h8;
// @36:698
  CFG3 un1_serialnumber_sn_m68_e_RNIDFP55 (
	.A(un1_serialnumber_sn_N_30_0),
	.B(RamBusAddress_i[1]),
	.C(un1_serialnumber_sn_N_71_mux),
	.Y(un1_serialnumber_sn_N_76)
);
defparam un1_serialnumber_sn_m68_e_RNIDFP55.INIT=8'h20;
// @36:254
  CFG4 un1_LastWriteReq_1_i_a2 (
	.A(Address_5),
	.B(RamBusAddress_i[3]),
	.C(un60_readreq_2),
	.D(N_2360),
	.Y(PPSCountReset_2_sqmuxa)
);
defparam un1_LastWriteReq_1_i_a2.INIT=16'h2000;
// @36:828
  CFG3 WriteDacs_i_1_sqmuxa_0_a2_0 (
	.A(O_rep),
	.B(N_2360),
	.C(N_64),
	.Y(N_2362)
);
defparam WriteDacs_i_1_sqmuxa_0_a2_0.INIT=8'h04;
  CFG4 un1_serialnumber_31_24 (
	.A(O_rep),
	.B(O_rep_0),
	.C(Address_5),
	.D(RamBusAddress_i[3]),
	.Y(N_105)
);
defparam un1_serialnumber_31_24.INIT=16'h04A0;
// @36:346
  CFG4 PPSCountReset_6_iv_i (
	.A(RamDataIn[22]),
	.B(LastWriteReq_1_sqmuxa_Z),
	.C(PPSCountReset_2_sqmuxa),
	.D(PPSCountReset_data_i_m),
	.Y(PPSCountReset_6_iv_i_Z)
);
defparam PPSCountReset_6_iv_i.INIT=16'h008C;
// @36:346
  CFG4 \un1_serialnumber_31[17]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[9]),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2644),
	.Y(N_1654)
);
defparam \un1_serialnumber_31[17] .INIT=16'h8F80;
// @36:346
  CFG4 \un1_serialnumber_31[24]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[6]),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2647),
	.Y(N_1661)
);
defparam \un1_serialnumber_31[24] .INIT=16'h8F80;
// @36:346
  CFG4 \un1_serialnumber_31[25]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[7]),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2646),
	.Y(N_1662)
);
defparam \un1_serialnumber_31[25] .INIT=16'h8F80;
// @36:346
  CFG4 \un1_serialnumber_31[16]  (
	.A(un14_readreq_2),
	.B(Uart0RxFifoCount[8]),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2645),
	.Y(N_1653)
);
defparam \un1_serialnumber_31[16] .INIT=16'h8F80;
// @36:254
  CFG4 un1_LastWriteReq_1_i_a2_0 (
	.A(N_2360),
	.B(N_64),
	.C(O_rep),
	.D(Address_5),
	.Y(PPSCountReset_1_sqmuxa)
);
defparam un1_LastWriteReq_1_i_a2_0.INIT=16'h0002;
// @36:254
  CFG4 DacBSetpoint_i_1_sqmuxa (
	.A(N_2352),
	.B(LastWriteReq_Z),
	.C(DacBSetpoint_i_1_sqmuxa_1_Z),
	.D(DacBSetpoint_i_1_sqmuxa_2_0),
	.Y(DacBSetpoint_i_1_sqmuxa_Z)
);
defparam DacBSetpoint_i_1_sqmuxa.INIT=16'h2000;
// @36:381
  CFG4 ReadAdcSample_1_sqmuxa_0_a2 (
	.A(RamBusAddress_i[6]),
	.B(Address_5),
	.C(N_64),
	.D(ReadAdcSample_1_sqmuxa_0_a2_1),
	.Y(ReadAdcSample_1_sqmuxa)
);
defparam ReadAdcSample_1_sqmuxa_0_a2.INIT=16'h2400;
// @36:254
  CFG3 Uart1FifoReset_1_sqmuxa (
	.A(un60_readreq_1_Z),
	.B(un78_readreq_2_0),
	.C(Uart1FifoReset_1_sqmuxa_0),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=8'h80;
// @36:254
  CFG3 DacDSetpoint_i_1_sqmuxa_0_a2 (
	.A(N_2362),
	.B(Address_5),
	.C(WriteReq),
	.Y(DacDSetpoint_i_1_sqmuxa)
);
defparam DacDSetpoint_i_1_sqmuxa_0_a2.INIT=8'h80;
// @51:1348
  CFG4 un1_serialnumber_sn_m68_e_RNI9G6V1 (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_sn_m12_0_3_1),
	.C(RamBusAddress_i[7]),
	.D(un1_serialnumber_sn_N_6_0),
	.Y(N_1551)
);
defparam un1_serialnumber_sn_m68_e_RNI9G6V1.INIT=16'h0400;
// @36:254
  CFG4 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(N_64),
	.B(N_2355),
	.C(O_rep),
	.D(Address_5),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=16'h0400;
// @36:254
  CFG3 Uart2FifoReset_1_sqmuxa (
	.A(DacBSetpoint_i_1_sqmuxa_2_0),
	.B(Uart2FifoReset_1_sqmuxa_1_Z),
	.C(un60_readreq_1_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=8'h80;
// @36:254
  CFG4 UartLabClkDivider_i_1_sqmuxa_0_a2 (
	.A(Address_5),
	.B(UartLabClkDivider_i_1_sqmuxa_0_a2_0_Z),
	.C(RamBusAddress_i[3]),
	.D(N_2367),
	.Y(UartLabClkDivider_i_1_sqmuxa)
);
defparam UartLabClkDivider_i_1_sqmuxa_0_a2.INIT=16'h0800;
// @36:253
  CFG4 ReadUart0_1_sqmuxa_0_a2 (
	.A(N_2352),
	.B(N_2357),
	.C(N_65),
	.D(ReadUart0_1_sqmuxa_0_a2_1_Z),
	.Y(ReadUart0_1_sqmuxa)
);
defparam ReadUart0_1_sqmuxa_0_a2.INIT=16'h0800;
// @36:253
  CFG2 ReadUartLab_1_sqmuxa (
	.A(un78_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUartLab_1_sqmuxa_Z)
);
defparam ReadUartLab_1_sqmuxa.INIT=4'h2;
// @36:254
  CFG4 ReadMonitorAdcSample_1_sqmuxa_0_a2 (
	.A(Address_5),
	.B(RamBusAddress_i[3]),
	.C(un60_readreq_2),
	.D(N_2367),
	.Y(ReadMonitorAdcSample_1_sqmuxa)
);
defparam ReadMonitorAdcSample_1_sqmuxa_0_a2.INIT=16'h2000;
// @36:822
  CFG2 DacSelectMaxti_i_1_sqmuxa_0_a2 (
	.A(PPSCountReset_2_sqmuxa),
	.B(N_2358),
	.Y(DacSelectMaxti_i_1_sqmuxa)
);
defparam DacSelectMaxti_i_1_sqmuxa_0_a2.INIT=4'h8;
// @36:254
  CFG3 MonitorAdcSpiXferStart_1_sqmuxa_0_a2 (
	.A(O_rep_0),
	.B(N_2357),
	.C(N_2355),
	.Y(MonitorAdcSpiXferStart_1_sqmuxa)
);
defparam MonitorAdcSpiXferStart_1_sqmuxa_0_a2.INIT=8'h40;
// @36:254
  CFG3 WriteUart0_1_sqmuxa_0_a2 (
	.A(O_rep_0),
	.B(N_2357),
	.C(N_2355),
	.Y(WriteUart0_1_sqmuxa)
);
defparam WriteUart0_1_sqmuxa_0_a2.INIT=8'h80;
// @36:254
  CFG2 WriteUartLab_1_sqmuxa (
	.A(un78_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUartLab_1_sqmuxa_Z)
);
defparam WriteUartLab_1_sqmuxa.INIT=4'h2;
// @36:253
  CFG3 ReadUart1_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un14_readreq_2_0),
	.C(un60_readreq_1_0),
	.Y(ReadUart1_1_sqmuxa_Z)
);
defparam ReadUart1_1_sqmuxa.INIT=8'h40;
// @36:254
  CFG3 WriteUart1_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un14_readreq_2_0),
	.C(un60_readreq_1_0),
	.Y(WriteUart1_1_sqmuxa_Z)
);
defparam WriteUart1_1_sqmuxa.INIT=8'h40;
// @36:822
  CFG3 Uart1TxFifoData_1_sqmuxa (
	.A(DacSelectMaxti_i_0_sqmuxa),
	.B(un14_readreq_2_0),
	.C(un60_readreq_1_0),
	.Y(Uart1TxFifoData_1_sqmuxa_Z)
);
defparam Uart1TxFifoData_1_sqmuxa.INIT=8'h80;
// @36:766
  CFG4 un1_serialnumber_sn_m68_e_RNIM0GJ2 (
	.A(RamBusAddress_i[7]),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_m12_0_3_1),
	.D(un1_serialnumber_sn_i4_mux),
	.Y(un1_serialnumber_sn_N_87_mux)
);
defparam un1_serialnumber_sn_m68_e_RNIM0GJ2.INIT=16'h9000;
// @36:822
  CFG4 ExtAddr_i_1_sqmuxa (
	.A(un14_readreq_2_0),
	.B(un60_readreq_1_Z),
	.C(un68_readreq_0_Z),
	.D(DacSelectMaxti_i_0_sqmuxa),
	.Y(ExtAddr_i_1_sqmuxa_Z)
);
defparam ExtAddr_i_1_sqmuxa.INIT=16'h8000;
// @36:254
  CFG2 WriteUart3_1_sqmuxa (
	.A(un72_readreq_Z),
	.B(LastWriteReq_Z),
	.Y(WriteUart3_1_sqmuxa_Z)
);
defparam WriteUart3_1_sqmuxa.INIT=4'h2;
// @36:254
  CFG4 SetExtAddr_1_sqmuxa (
	.A(un14_readreq_2_0),
	.B(un60_readreq_1_Z),
	.C(LastWriteReq_Z),
	.D(un68_readreq_0_Z),
	.Y(SetExtAddr_1_sqmuxa_Z)
);
defparam SetExtAddr_1_sqmuxa.INIT=16'h0800;
// @36:253
  CFG2 ReadUart3_1_sqmuxa (
	.A(un72_readreq_Z),
	.B(LastReadReq_Z),
	.Y(ReadUart3_1_sqmuxa_Z)
);
defparam ReadUart3_1_sqmuxa.INIT=4'h2;
// @36:346
  CFG4 \un1_serialnumber_24[23]  (
	.A(un1_serialnumber_24_3),
	.B(N_1470_1),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_10_1_Z),
	.Y(N_1470)
);
defparam \un1_serialnumber_24[23] .INIT=16'hFEEE;
// @36:346
  CFG4 \un1_serialnumber_24[25]  (
	.A(un1_serialnumber_24_2_1_Z),
	.B(RamBusAddress_i[4]),
	.C(N_1470_1),
	.D(un1_serialnumber_24_3),
	.Y(N_1472)
);
defparam \un1_serialnumber_24[25] .INIT=16'hFFF8;
// @36:346
  CFG4 \un1_serialnumber_24[27]  (
	.A(un1_serialnumber_24_3),
	.B(N_1470_1),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_22_1_Z),
	.Y(N_1474)
);
defparam \un1_serialnumber_24[27] .INIT=16'hFEEE;
// @36:346
  CFG4 \un1_serialnumber_24[24]  (
	.A(un1_serialnumber_24_3),
	.B(N_1470_1),
	.C(RamBusAddress_i[4]),
	.D(un1_serialnumber_24_18_1_Z),
	.Y(N_1471)
);
defparam \un1_serialnumber_24[24] .INIT=16'hFEEE;
// @36:346
  CFG4 \un1_serialnumber_28[0]  (
	.A(N_1349_1),
	.B(un1_serialnumber_sn_N_23),
	.C(N_1358),
	.D(N_1349_2),
	.Y(N_1569)
);
defparam \un1_serialnumber_28[0] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_28[1]  (
	.A(N_1350_1),
	.B(un1_serialnumber_sn_N_23),
	.C(N_1350_2),
	.D(N_1359),
	.Y(N_1570)
);
defparam \un1_serialnumber_28[1] .INIT=16'hFBC8;
// @36:346
  CFG4 \un1_serialnumber_28[5]  (
	.A(N_1354),
	.B(un1_serialnumber_sn_N_23),
	.C(un60_readreq_2),
	.D(N_1037),
	.Y(N_1574)
);
defparam \un1_serialnumber_28[5] .INIT=16'h8B88;
// @36:346
  CFG4 \un1_serialnumber_28[6]  (
	.A(N_1355),
	.B(un1_serialnumber_sn_N_23),
	.C(un60_readreq_2),
	.D(N_1038),
	.Y(N_1575)
);
defparam \un1_serialnumber_28[6] .INIT=16'h8B88;
// @36:346
  CFG4 \un1_serialnumber_28[7]  (
	.A(N_1356),
	.B(un1_serialnumber_sn_N_23),
	.C(un60_readreq_2),
	.D(N_1039),
	.Y(N_1576)
);
defparam \un1_serialnumber_28[7] .INIT=16'h8B88;
// @36:346
  CFG4 \un1_serialnumber_31[0]  (
	.A(N_1512_1),
	.B(un1_serialnumber_sn_N_29),
	.C(N_2657),
	.D(N_1512_2),
	.Y(N_1637)
);
defparam \un1_serialnumber_31[0] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_31[1]  (
	.A(N_1513_1),
	.B(un1_serialnumber_sn_N_29),
	.C(N_2656),
	.D(N_1513_2),
	.Y(N_1638)
);
defparam \un1_serialnumber_31[1] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_31[2]  (
	.A(N_1514_1),
	.B(un1_serialnumber_sn_N_29),
	.C(N_2655),
	.D(N_1514_2),
	.Y(N_1639)
);
defparam \un1_serialnumber_31[2] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_31[8]  (
	.A(N_1520_1),
	.B(N_1520_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2653),
	.Y(N_1645)
);
defparam \un1_serialnumber_31[8] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[9]  (
	.A(N_1521_1),
	.B(N_1521_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2652),
	.Y(N_1646)
);
defparam \un1_serialnumber_31[9] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[10]  (
	.A(N_1522_1),
	.B(N_1522_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2651),
	.Y(N_1647)
);
defparam \un1_serialnumber_31[10] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[11]  (
	.A(N_1523_1),
	.B(N_1523_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2650),
	.Y(N_1648)
);
defparam \un1_serialnumber_31[11] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[13]  (
	.A(N_1525_1),
	.B(N_1525_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2648),
	.Y(N_1650)
);
defparam \un1_serialnumber_31[13] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[14]  (
	.A(N_1526_1),
	.B(N_1526_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2647),
	.Y(N_1651)
);
defparam \un1_serialnumber_31[14] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_28[2]  (
	.A(N_1351_1),
	.B(un1_serialnumber_sn_N_23),
	.C(N_1351_2),
	.D(N_1360),
	.Y(N_1571)
);
defparam \un1_serialnumber_28[2] .INIT=16'hFBC8;
// @36:346
  CFG4 \un1_serialnumber_31[15]  (
	.A(N_1527_1),
	.B(N_1527_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2646),
	.Y(N_1652)
);
defparam \un1_serialnumber_31[15] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[12]  (
	.A(N_1524_1),
	.B(N_1524_2),
	.C(un1_serialnumber_sn_N_29),
	.D(N_2649),
	.Y(N_1649)
);
defparam \un1_serialnumber_31[12] .INIT=16'hEFE0;
// @36:346
  CFG4 \un1_serialnumber_31[3]  (
	.A(N_1515_1),
	.B(un1_serialnumber_sn_N_29),
	.C(N_2654),
	.D(N_1515_2),
	.Y(N_1640)
);
defparam \un1_serialnumber_31[3] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_28[3]  (
	.A(N_1352_1),
	.B(un1_serialnumber_sn_N_23),
	.C(N_1352_2),
	.D(N_1361),
	.Y(N_1572)
);
defparam \un1_serialnumber_28[3] .INIT=16'hFBC8;
// @36:346
  CFG3 \un1_serialnumber_27[2]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[2]),
	.Y(N_1544)
);
defparam \un1_serialnumber_27[2] .INIT=8'hF7;
// @36:346
  CFG3 \un1_serialnumber_27[4]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[4]),
	.Y(N_1546)
);
defparam \un1_serialnumber_27[4] .INIT=8'hF7;
// @36:346
  CFG3 \un1_serialnumber_27[6]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[6]),
	.Y(N_1548)
);
defparam \un1_serialnumber_27[6] .INIT=8'hF7;
// @36:346
  CFG3 \un1_serialnumber_27[5]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[5]),
	.Y(N_1547)
);
defparam \un1_serialnumber_27[5] .INIT=8'h80;
// @36:822
  CFG2 Uart0TxFifoData_1_sqmuxa_0_a2 (
	.A(WriteUart0_1_sqmuxa),
	.B(N_2358),
	.Y(Uart0TxFifoData_1_sqmuxa)
);
defparam Uart0TxFifoData_1_sqmuxa_0_a2.INIT=4'h8;
// @36:822
  CFG2 MonitorAdcSpiDataIn_1_sqmuxa_0_a2 (
	.A(MonitorAdcSpiXferStart_1_sqmuxa),
	.B(N_2358),
	.Y(MonitorAdcSpiDataIn_1_sqmuxa)
);
defparam MonitorAdcSpiDataIn_1_sqmuxa_0_a2.INIT=4'h8;
// @36:822
  CFG2 ClkDacWrite_1_sqmuxa_0_a2 (
	.A(PPSCountReset_1_sqmuxa),
	.B(N_2358),
	.Y(ClkDacWrite_1_sqmuxa)
);
defparam ClkDacWrite_1_sqmuxa_0_a2.INIT=4'h8;
// @36:346
  CFG3 \un1_serialnumber_27[1]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[1]),
	.Y(N_1543)
);
defparam \un1_serialnumber_27[1] .INIT=8'hD5;
// @36:822
  CFG3 Uart2TxFifoData_1_sqmuxa (
	.A(DacSelectMaxti_i_0_sqmuxa),
	.B(un14_readreq_2_0),
	.C(un66_readreq_0_Z),
	.Y(Uart2TxFifoData_1_sqmuxa_Z)
);
defparam Uart2TxFifoData_1_sqmuxa.INIT=8'h80;
// @36:254
  CFG3 WriteUart2_1_sqmuxa (
	.A(LastWriteReq_Z),
	.B(un14_readreq_2_0),
	.C(un66_readreq_0_Z),
	.Y(WriteUart2_1_sqmuxa_Z)
);
defparam WriteUart2_1_sqmuxa.INIT=8'h40;
// @36:253
  CFG3 ReadUart2_1_sqmuxa (
	.A(LastReadReq_Z),
	.B(un14_readreq_2_0),
	.C(un66_readreq_0_Z),
	.Y(ReadUart2_1_sqmuxa_Z)
);
defparam ReadUart2_1_sqmuxa.INIT=8'h40;
// @36:346
  CFG3 \un1_serialnumber_27[3]  (
	.A(un1_serialnumber_sn_N_87_mux),
	.B(RamBusAddress_i[3]),
	.C(Uart1RxFifoData[3]),
	.Y(N_1545)
);
defparam \un1_serialnumber_27[3] .INIT=8'hD5;
// @36:346
  CFG4 \un1_serialnumber_28[4]  (
	.A(N_1353),
	.B(un1_serialnumber_sn_N_23),
	.C(N_1362_2),
	.D(N_1362_1),
	.Y(N_1573)
);
defparam \un1_serialnumber_28[4] .INIT=16'hBBB8;
// @36:346
  CFG2 \un1_serialnumber_32[29]  (
	.A(un1_serialnumber_sn_N_40),
	.B(un1_serialnumber_sn_N_87_mux),
	.Y(N_1689)
);
defparam \un1_serialnumber_32[29] .INIT=4'h1;
// @36:346
  CFG4 \un1_serialnumber_33[16]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1653),
	.C(un1_serialnumber_sn_N_24),
	.D(N_2665),
	.Y(N_1709)
);
defparam \un1_serialnumber_33[16] .INIT=16'hEEE4;
// @36:346
  CFG4 \un1_serialnumber_33_2[6]  (
	.A(N_1366),
	.B(un1_serialnumber_sn_N_44),
	.C(un1_serialnumber_sn_N_24),
	.D(N_2675),
	.Y(N_1699_2)
);
defparam \un1_serialnumber_33_2[6] .INIT=16'h8C80;
// @36:346
  CFG3 \un1_serialnumber_33_1[6]  (
	.A(un1_serialnumber_31_0_Z[6]),
	.B(un1_serialnumber_sn_N_29),
	.C(un1_serialnumber_sn_N_44),
	.Y(N_1699_1)
);
defparam \un1_serialnumber_33_1[6] .INIT=8'h08;
// @36:346
  CFG3 \un1_serialnumber_33_2[22]  (
	.A(N_2659),
	.B(un1_serialnumber_sn_N_44),
	.C(un1_serialnumber_sn_N_24),
	.Y(N_1715_2)
);
defparam \un1_serialnumber_33_2[22] .INIT=8'h08;
// @36:346
  CFG3 \un1_serialnumber_35_d[1]  (
	.A(N_1570),
	.B(N_1579),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[1])
);
defparam \un1_serialnumber_35_d[1] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_35_d[3]  (
	.A(N_1572),
	.B(N_1581),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[3])
);
defparam \un1_serialnumber_35_d[3] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_35_d[2]  (
	.A(N_1571),
	.B(N_1580),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[2])
);
defparam \un1_serialnumber_35_d[2] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_35_d[0]  (
	.A(N_1569),
	.B(N_1578),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[0])
);
defparam \un1_serialnumber_35_d[0] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_35_d[7]  (
	.A(N_1576),
	.B(N_1585),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[7])
);
defparam \un1_serialnumber_35_d[7] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_35_d[5]  (
	.A(N_1574),
	.B(N_1583),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[5])
);
defparam \un1_serialnumber_35_d[5] .INIT=8'hAC;
// @36:346
  CFG4 \un1_serialnumber_30[26]  (
	.A(N_1470_1),
	.B(un1_serialnumber_sn_N_27),
	.C(N_1505),
	.D(N_1473_2),
	.Y(N_1629)
);
defparam \un1_serialnumber_30[26] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_30[28]  (
	.A(N_1470_1),
	.B(un1_serialnumber_sn_N_27),
	.C(N_1507),
	.D(N_1475_2),
	.Y(N_1631)
);
defparam \un1_serialnumber_30[28] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_30[30]  (
	.A(N_1470_1),
	.B(un1_serialnumber_sn_N_27),
	.C(N_1509),
	.D(N_1477_2),
	.Y(N_1633)
);
defparam \un1_serialnumber_30[30] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_30[31]  (
	.A(N_1470_1),
	.B(un1_serialnumber_sn_N_27),
	.C(N_1510),
	.D(N_1478_2),
	.Y(N_1634)
);
defparam \un1_serialnumber_30[31] .INIT=16'hFCB8;
// @36:346
  CFG4 \un1_serialnumber_32[14]  (
	.A(un1_serialnumber_sn_N_7),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_N_40),
	.D(un1_serialnumber_sn_N_87_mux),
	.Y(N_1677)
);
defparam \un1_serialnumber_32[14] .INIT=16'h808F;
// @36:346
  CFG3 \un1_serialnumber_33[14]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1651),
	.C(N_1592),
	.Y(N_1707)
);
defparam \un1_serialnumber_33[14] .INIT=8'hE4;
// @36:346
  CFG4 \un1_serialnumber_32[8]  (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_sn_N_7),
	.C(N_1551),
	.D(un1_serialnumber_sn_N_40),
	.Y(N_1674)
);
defparam \un1_serialnumber_32[8] .INIT=16'h88F0;
// @36:346
  CFG4 \un1_serialnumber_30[29]  (
	.A(N_1470_1),
	.B(un1_serialnumber_sn_N_27),
	.C(N_1508),
	.D(N_1476_2),
	.Y(N_1632)
);
defparam \un1_serialnumber_30[29] .INIT=16'hFCB8;
// @36:346
  CFG3 \un1_serialnumber_32[15]  (
	.A(un1_serialnumber_sn_N_40),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_N_87_mux),
	.Y(N_1678)
);
defparam \un1_serialnumber_32[15] .INIT=8'h15;
// @36:346
  CFG4 WriteDacs_i_0_sqmuxa_i (
	.A(LastWriteReq_1_sqmuxa_Z),
	.B(N_2362),
	.C(SpiRst),
	.D(Address_5),
	.Y(WriteDacs_i_0_sqmuxa_i_Z)
);
defparam WriteDacs_i_0_sqmuxa_i.INIT=16'hD555;
// @36:1049
  CFG2 PPSCountReset_6_iv_i_RNO_0 (
	.A(PPSCountReset_2_sqmuxa),
	.B(PPSCountReset_1_sqmuxa),
	.Y(N_53_i)
);
defparam PPSCountReset_6_iv_i_RNO_0.INIT=4'h1;
// @36:346
  CFG4 un1_serialnumber_47_1 (
	.A(RamBusAddress_i[3]),
	.B(un1_serialnumber_sn_N_7),
	.C(un1_serialnumber_sn_N_40),
	.D(un1_serialnumber_sn_N_54),
	.Y(un1_serialnumber_47_1_Z)
);
defparam un1_serialnumber_47_1.INIT=16'h0080;
// @36:346
  CFG4 \un1_serialnumber_32[1]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1543),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2120),
	.Y(N_1667)
);
defparam \un1_serialnumber_32[1] .INIT=16'h4E44;
// @36:346
  CFG4 \un1_serialnumber_32[4]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1546),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2123),
	.Y(N_1670)
);
defparam \un1_serialnumber_32[4] .INIT=16'h4E44;
// @36:346
  CFG4 \un1_serialnumber_32[5]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1547),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2124),
	.Y(N_1671)
);
defparam \un1_serialnumber_32[5] .INIT=16'h4E44;
// @36:346
  CFG4 \un1_serialnumber_32[6]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1548),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2125),
	.Y(N_1672)
);
defparam \un1_serialnumber_32[6] .INIT=16'h4E44;
// @36:346
  CFG4 \un1_serialnumber_35[17]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1595),
	.C(N_50),
	.D(N_1654),
	.Y(N_1773)
);
defparam \un1_serialnumber_35[17] .INIT=16'h0D08;
// @36:346
  CFG4 \un1_serialnumber_32[2]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1544),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2121),
	.Y(N_1668)
);
defparam \un1_serialnumber_32[2] .INIT=16'h4E44;
// @36:346
  CFG4 \un1_serialnumber_32[18]  (
	.A(un1_serialnumber_sn_N_7),
	.B(RamBusAddress_i[3]),
	.C(un1_serialnumber_sn_N_40),
	.D(un1_serialnumber_sn_N_87_mux),
	.Y(N_1680)
);
defparam \un1_serialnumber_32[18] .INIT=16'h838F;
// @36:346
  CFG4 \un1_serialnumber_32[3]  (
	.A(un1_serialnumber_sn_N_40),
	.B(N_1545),
	.C(un1_serialnumber_sn_N_7),
	.D(N_2122),
	.Y(N_1669)
);
defparam \un1_serialnumber_32[3] .INIT=16'h4E44;
// @36:346
  CFG4 un1_serialnumber_4_1 (
	.A(N_1474),
	.B(un1_serialnumber_sn_N_54),
	.C(N_1506),
	.D(un1_serialnumber_sn_N_27),
	.Y(un1_serialnumber_4_1_Z)
);
defparam un1_serialnumber_4_1.INIT=16'h88C0;
// @36:346
  CFG4 un1_serialnumber_0_1 (
	.A(N_1470),
	.B(un1_serialnumber_sn_N_54),
	.C(N_1502),
	.D(un1_serialnumber_sn_N_27),
	.Y(un1_serialnumber_0_1_Z)
);
defparam un1_serialnumber_0_1.INIT=16'h88C0;
// @36:346
  CFG2 un1_serialnumber_1_0 (
	.A(N_1678),
	.B(un1_serialnumber_sn_N_54),
	.Y(un1_serialnumber_1_0_Z)
);
defparam un1_serialnumber_1_0.INIT=4'h2;
// @36:346
  CFG4 un1_serialnumber_12_1 (
	.A(N_1472),
	.B(un1_serialnumber_sn_N_54),
	.C(N_1504),
	.D(un1_serialnumber_sn_N_27),
	.Y(un1_serialnumber_12_1_Z)
);
defparam un1_serialnumber_12_1.INIT=16'h88C0;
// @36:346
  CFG3 \un1_serialnumber_35_d[4]  (
	.A(N_1573),
	.B(N_1582),
	.C(N_50),
	.Y(un1_serialnumber_35_d_Z[4])
);
defparam \un1_serialnumber_35_d[4] .INIT=8'hAC;
// @36:346
  CFG4 \un1_serialnumber_34[24]  (
	.A(N_1471),
	.B(un1_serialnumber_sn_N_54),
	.C(N_1503),
	.D(un1_serialnumber_sn_N_27),
	.Y(N_1746)
);
defparam \un1_serialnumber_34[24] .INIT=16'h88C0;
// @36:346
  CFG4 \un1_serialnumber_35[8]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1645),
	.C(N_1586),
	.D(N_50),
	.Y(N_1764)
);
defparam \un1_serialnumber_35[8] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[9]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1646),
	.C(N_1587),
	.D(N_50),
	.Y(N_1765)
);
defparam \un1_serialnumber_35[9] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[10]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1647),
	.C(N_1588),
	.D(N_50),
	.Y(N_1766)
);
defparam \un1_serialnumber_35[10] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[11]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1648),
	.C(N_1589),
	.D(N_50),
	.Y(N_1767)
);
defparam \un1_serialnumber_35[11] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[13]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1650),
	.C(N_1591),
	.D(N_50),
	.Y(N_1769)
);
defparam \un1_serialnumber_35[13] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[15]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1652),
	.C(N_1593),
	.D(N_50),
	.Y(N_1771)
);
defparam \un1_serialnumber_35[15] .INIT=16'h00E4;
// @36:346
  CFG4 \un1_serialnumber_35[12]  (
	.A(un1_serialnumber_sn_N_44),
	.B(N_1649),
	.C(N_1590),
	.D(N_50),
	.Y(N_1768)
);
defparam \un1_serialnumber_35[12] .INIT=16'h00E4;
// @36:346
  CFG3 \un1_serialnumber_34[14]  (
	.A(N_1617),
	.B(N_1677),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1736)
);
defparam \un1_serialnumber_34[14] .INIT=8'hAC;
// @36:346
  CFG3 \un1_serialnumber_34[0]  (
	.A(N_1666),
	.B(N_1603),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1722)
);
defparam \un1_serialnumber_34[0] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[1]  (
	.A(N_1667),
	.B(N_1604),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1723)
);
defparam \un1_serialnumber_34[1] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[4]  (
	.A(N_1670),
	.B(N_1607),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1726)
);
defparam \un1_serialnumber_34[4] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[5]  (
	.A(N_1671),
	.B(N_1608),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1727)
);
defparam \un1_serialnumber_34[5] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[6]  (
	.A(N_1672),
	.B(N_1609),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1728)
);
defparam \un1_serialnumber_34[6] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[7]  (
	.A(N_1673),
	.B(N_1610),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1729)
);
defparam \un1_serialnumber_34[7] .INIT=8'hCA;
// @36:346
  CFG4 \un1_serialnumber[17]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1620),
	.C(N_1773),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[17])
);
defparam \un1_serialnumber[17] .INIT=16'hF088;
// @36:346
  CFG3 \un1_serialnumber_34[2]  (
	.A(N_1668),
	.B(N_1605),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1724)
);
defparam \un1_serialnumber_34[2] .INIT=8'hCA;
// @36:346
  CFG3 \un1_serialnumber_34[3]  (
	.A(N_1669),
	.B(N_1606),
	.C(un1_serialnumber_sn_N_54),
	.Y(N_1725)
);
defparam \un1_serialnumber_34[3] .INIT=8'hCA;
// @36:346
  CFG3 un1_serialnumber_11 (
	.A(N_1680),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_sn_N_54),
	.Y(un1_serialnumber_11_Z)
);
defparam un1_serialnumber_11.INIT=8'h02;
// @36:346
  CFG4 \un1_serialnumber_35[6]  (
	.A(N_1699_1),
	.B(N_1699_2),
	.C(N_1575),
	.D(N_50),
	.Y(N_1762)
);
defparam \un1_serialnumber_35[6] .INIT=16'hF0EE;
// @36:346
  CFG4 \un1_serialnumber[9]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1612),
	.C(N_1765),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[9])
);
defparam \un1_serialnumber[9] .INIT=16'hF088;
// @36:346
  CFG4 \un1_serialnumber[11]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1614),
	.C(N_1767),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[11])
);
defparam \un1_serialnumber[11] .INIT=16'hF088;
// @36:346
  CFG4 \un1_serialnumber[24]  (
	.A(N_1746),
	.B(un1_serialnumber_35_0_Z[24]),
	.C(N_1661),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[24])
);
defparam \un1_serialnumber[24] .INIT=16'hC0AA;
// @36:346
  CFG4 \un1_serialnumber[28]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1631),
	.C(N_1678),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[28])
);
defparam \un1_serialnumber[28] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber[30]  (
	.A(N_1551),
	.B(N_1633),
	.C(un1_serialnumber_sn_N_54),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[30])
);
defparam \un1_serialnumber[30] .INIT=16'h00CA;
// @36:346
  CFG4 \un1_serialnumber[31]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1634),
	.C(N_1678),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[31])
);
defparam \un1_serialnumber[31] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber[29]  (
	.A(N_1632),
	.B(N_1689),
	.C(un1_serialnumber_sn_N_54),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1814)
);
defparam \un1_serialnumber[29] .INIT=16'h00AC;
// @36:346
  CFG4 \un1_serialnumber[12]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1615),
	.C(N_1768),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1797)
);
defparam \un1_serialnumber[12] .INIT=16'hF088;
// @36:346
  CFG3 \un1_serialnumber_2[27]  (
	.A(un1_serialnumber_35_0_Z[24]),
	.B(N_1654),
	.C(un1_serialnumber_sn_N_76),
	.Y(N_1812_2)
);
defparam \un1_serialnumber_2[27] .INIT=8'h80;
// @36:346
  CFG4 \un1_serialnumber_1[26]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1629),
	.C(N_1674),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1811_1)
);
defparam \un1_serialnumber_1[26] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber_1[8]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1611),
	.C(N_1674),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1793_1)
);
defparam \un1_serialnumber_1[8] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber_1[10]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1613),
	.C(N_1674),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1795_1)
);
defparam \un1_serialnumber_1[10] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber_1[13]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1616),
	.C(N_1674),
	.D(un1_serialnumber_sn_N_76),
	.Y(N_1798_1)
);
defparam \un1_serialnumber_1[13] .INIT=16'h00D8;
// @36:346
  CFG4 \un1_serialnumber[14]  (
	.A(N_1707),
	.B(N_50),
	.C(N_1736),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[14])
);
defparam \un1_serialnumber[14] .INIT=16'h22F0;
// @36:346
  CFG4 \un1_serialnumber[22]  (
	.A(un1_serialnumber_sn_N_54),
	.B(N_1625),
	.C(N_1778),
	.D(un1_serialnumber_sn_N_76),
	.Y(un1_serialnumber_Z[22])
);
defparam \un1_serialnumber[22] .INIT=16'hF088;
// @36:346
  CFG4 \un1_serialnumber[27]  (
	.A(un1_serialnumber_4_1_Z),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_0_Z),
	.D(N_1812_2),
	.Y(un1_serialnumber_Z[27])
);
defparam \un1_serialnumber[27] .INIT=16'hFF32;
// @36:346
  CFG3 \un1_serialnumber[6]  (
	.A(N_1762),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1728),
	.Y(un1_serialnumber_Z[6])
);
defparam \un1_serialnumber[6] .INIT=8'hB8;
// @36:346
  CFG3 \un1_serialnumber_2[23]  (
	.A(N_1716),
	.B(N_50),
	.C(un1_serialnumber_sn_N_76),
	.Y(N_1808_2)
);
defparam \un1_serialnumber_2[23] .INIT=8'h20;
// @36:346
  CFG3 \un1_serialnumber[8]  (
	.A(N_1793_1),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1764),
	.Y(un1_serialnumber_Z[8])
);
defparam \un1_serialnumber[8] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber[10]  (
	.A(N_1795_1),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1766),
	.Y(un1_serialnumber_Z[10])
);
defparam \un1_serialnumber[10] .INIT=8'hEA;
// @36:346
  CFG3 \un1_serialnumber[13]  (
	.A(N_1798_1),
	.B(un1_serialnumber_sn_N_76),
	.C(N_1769),
	.Y(un1_serialnumber_Z[13])
);
defparam \un1_serialnumber[13] .INIT=8'hEA;
// @36:346
  CFG4 \un1_serialnumber[23]  (
	.A(un1_serialnumber_0_1_Z),
	.B(un1_serialnumber_sn_N_76),
	.C(un1_serialnumber_1_0_Z),
	.D(N_1808_2),
	.Y(un1_serialnumber_Z[23])
);
defparam \un1_serialnumber[23] .INIT=16'hFF32;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_10 */

module SpiMasterQuadPorts_work_main_architecture_main_1layer1 (
  DacReadbackD_i,
  DacReadbackC_i,
  DacReadbackB_i,
  DacReadbackA_i,
  DacWriteOutA_i,
  DacWriteOutB_i,
  DacWriteOutC_i,
  DacWriteOutD_i,
  SpiRst,
  SpiXferComplete,
  SckDacs_i,
  SpiRst_arst_i,
  MosiDacA_i,
  N_206_i_set,
  MosiDacB_i,
  N_204_i_set,
  MosiDacC_i,
  N_215,
  FCCC_C0_0_GL1,
  MosiDacD_i,
  N_208_i_set,
  N_208_i_i,
  N_204_i_i,
  N_206_i_i
)
;
output [23:0] DacReadbackD_i ;
output [23:0] DacReadbackC_i ;
output [23:0] DacReadbackB_i ;
output [23:0] DacReadbackA_i ;
input [23:0] DacWriteOutA_i ;
input [23:0] DacWriteOutB_i ;
input [23:0] DacWriteOutC_i ;
input [23:0] DacWriteOutD_i ;
input SpiRst ;
output SpiXferComplete ;
output SckDacs_i ;
input SpiRst_arst_i ;
output MosiDacA_i ;
input N_206_i_set ;
output MosiDacB_i ;
input N_204_i_set ;
output MosiDacC_i ;
output N_215 ;
input FCCC_C0_0_GL1 ;
output MosiDacD_i ;
input N_208_i_set ;
output N_208_i_i ;
output N_204_i_i ;
output N_206_i_i ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckDacs_i ;
wire SpiRst_arst_i ;
wire MosiDacA_i ;
wire N_206_i_set ;
wire MosiDacB_i ;
wire N_204_i_set ;
wire MosiDacC_i ;
wire N_215 ;
wire FCCC_C0_0_GL1 ;
wire MosiDacD_i ;
wire N_208_i_set ;
wire N_208_i_i ;
wire N_204_i_i ;
wire N_206_i_i ;
wire [23:23] DacReadbackA_irs;
wire [23:23] DacReadbackB_irs;
wire [23:23] DacReadbackC_irs;
wire [23:23] DacReadbackD_irs;
wire [4:0] SpiBitPos_Z;
wire [23:0] DataToMosiD_i_Z;
wire [23:0] DataToMosiC_i_Z;
wire [23:0] DataToMosiB_i_Z;
wire [23:0] DataToMosiA_i_Z;
wire [2:1] ClkDiv_Z;
wire [2:0] ClkDiv_3;
wire [17:17] DataToMosiA_i_RNI172F_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_3_Z ;
wire un1_rst_3_i ;
wire un1_rst_4_Z ;
wire un1_rst_4_i ;
wire N_206_i_Z ;
wire N_204_i_Z ;
wire N_208_i_Z ;
wire MosiDacD_irs ;
wire un1_rst_9_rs_Z ;
wire VCC ;
wire un1_rst_9_i ;
wire MosiD_i_8_i_m2_Z ;
wire GND ;
wire MosiDacC_irs ;
wire N_1781_i ;
wire MosiDacB_irs ;
wire un1_rst_10_rs_Z ;
wire un1_rst_10_i ;
wire N_1782_i ;
wire MosiDacA_irs ;
wire un1_rst_11_rs_Z ;
wire un1_rst_11_i ;
wire MosiA_i_RNO_Z ;
wire un1_rst_4_set_Z ;
wire un1_rst_8_rs_Z ;
wire un1_rst_8_i ;
wire DataFromMisoA_15_7 ;
wire un1_rst_3_set_Z ;
wire un1_rst_7_rs_Z ;
wire un1_rst_7_i ;
wire un1_rst_6_rs_Z ;
wire un1_rst_set_Z ;
wire un1_rst_6_i ;
wire N_45_i ;
wire N_90_i_i ;
wire N_242_i ;
wire N_195_i ;
wire XferComplete_ice_Z ;
wire N_49_i ;
wire N_247 ;
wire DataFromMisoC_15_1 ;
wire DataFromMisoB_15_9 ;
wire DataFromMisoC_15 ;
wire DataFromMisoB_15_7 ;
wire DataFromMisoB_15_6 ;
wire DataFromMisoB_15_5 ;
wire DataFromMisoB_15_4 ;
wire DataFromMisoB_15_3 ;
wire DataFromMisoB_15_2 ;
wire DataFromMisoD_15_7 ;
wire DataFromMisoD_15_6 ;
wire DataFromMisoD_15_5 ;
wire DataFromMisoA_15_10 ;
wire DataFromMisoA_15_9 ;
wire DataFromMisoA_15_8 ;
wire DataFromMisoA_15_6 ;
wire DataFromMisoB_15 ;
wire DataFromMisoA_15_4 ;
wire DataFromMisoA_15_3 ;
wire DataFromMisoD_15 ;
wire DataFromMisoA_15_1 ;
wire DataFromMisoA_15_0 ;
wire DataFromMisoA_15 ;
wire N_615_i ;
wire CO0 ;
wire MosiB_i_4_23_i_m2_i_m2_1_0_co1 ;
wire MosiB_i_4_23_i_m2_i_m2_1_wmux_0_S ;
wire MosiB_i_4_23_i_m2_i_m2_1_wmux_0_Y ;
wire N_1977 ;
wire N_1978 ;
wire MosiB_i_4_23_i_m2_i_m2_1_0_y0 ;
wire MosiB_i_4_23_i_m2_i_m2_1_0_co0 ;
wire MosiB_i_4_23_i_m2_i_m2_1_0_wmux_S ;
wire N_1971 ;
wire N_1974 ;
wire MosiD_i_4_23_i_m2_i_m2_1_0_co1 ;
wire MosiD_i_4_23_i_m2_i_m2_1_wmux_0_S ;
wire MosiD_i_4_23_i_m2_i_m2_1_wmux_0_Y ;
wire N_2010 ;
wire N_2011 ;
wire MosiD_i_4_23_i_m2_i_m2_1_0_y0 ;
wire MosiD_i_4_23_i_m2_i_m2_1_0_co0 ;
wire MosiD_i_4_23_i_m2_i_m2_1_0_wmux_S ;
wire N_2005 ;
wire N_2008 ;
wire MosiC_i_3_23_i_m2_i_m2_1_0_co1 ;
wire MosiC_i_3_23_i_m2_i_m2_1_wmux_0_S ;
wire MosiC_i_3_23_i_m2_i_m2_1_wmux_0_Y ;
wire N_1997 ;
wire N_1998 ;
wire MosiC_i_3_23_i_m2_i_m2_1_0_y0 ;
wire MosiC_i_3_23_i_m2_i_m2_1_0_co0 ;
wire MosiC_i_3_23_i_m2_i_m2_1_0_wmux_S ;
wire N_1991 ;
wire N_1994 ;
wire MosiC_i_3_5_i_m2_1_0_co1 ;
wire MosiC_i_3_5_i_m2_1_wmux_0_S ;
wire MosiC_i_3_5_i_m2_1_0_y0 ;
wire MosiC_i_3_5_i_m2_1_0_co0 ;
wire MosiC_i_3_5_i_m2_1_0_wmux_S ;
wire MosiA_i_3_21_i_m2_1_0_co1 ;
wire MosiA_i_3_21_i_m2_1_wmux_0_S ;
wire N_1968 ;
wire MosiA_i_3_21_i_m2_1_0_y0 ;
wire MosiA_i_3_21_i_m2_1_0_co0 ;
wire MosiA_i_3_21_i_m2_1_0_wmux_S ;
wire MosiD_i_4_5_i_m2_1_0_co1 ;
wire MosiD_i_4_5_i_m2_1_wmux_0_S ;
wire MosiD_i_4_5_i_m2_1_0_y0 ;
wire MosiD_i_4_5_i_m2_1_0_co0 ;
wire MosiD_i_4_5_i_m2_1_0_wmux_S ;
wire MosiB_i_4_5_i_m2_1_0_co1 ;
wire MosiB_i_4_5_i_m2_1_wmux_0_S ;
wire MosiB_i_4_5_i_m2_1_0_y0 ;
wire MosiB_i_4_5_i_m2_1_0_co0 ;
wire MosiB_i_4_5_i_m2_1_0_wmux_S ;
wire m71_i_m2_1_0_co1 ;
wire m71_i_m2_1_0_wmux_0_S ;
wire N_2028 ;
wire N_2030 ;
wire N_2029 ;
wire m71_i_m2_1_0_y0 ;
wire m71_i_m2_1_0_co0 ;
wire m71_i_m2_1_0_wmux_S ;
wire N_2032 ;
wire N_2031 ;
wire MosiB_i_4_18_i_m2_2_wmux_3_FCO ;
wire MosiB_i_4_18_i_m2_2_wmux_3_S ;
wire N_1986 ;
wire MosiB_i_4_18_i_m2_2_0_y1 ;
wire MosiB_i_4_18_i_m2_2_0_y3 ;
wire MosiB_i_4_18_i_m2_2_co1_0 ;
wire MosiB_i_4_18_i_m2_2_wmux_2_S ;
wire MosiB_i_4_18_i_m2_2_y0_0 ;
wire MosiB_i_4_18_i_m2_2_co0_0 ;
wire MosiB_i_4_18_i_m2_2_wmux_1_S ;
wire MosiB_i_4_18_i_m2_2_0_co1 ;
wire MosiB_i_4_18_i_m2_2_wmux_0_S ;
wire MosiB_i_4_18_i_m2_2_0_y0 ;
wire MosiB_i_4_18_i_m2_2_0_co0 ;
wire MosiB_i_4_18_i_m2_2_0_wmux_S ;
wire MosiA_i_3_18_i_m2_2_wmux_3_FCO ;
wire MosiA_i_3_18_i_m2_2_wmux_3_S ;
wire N_1965 ;
wire MosiA_i_3_18_i_m2_2_0_y1 ;
wire MosiA_i_3_18_i_m2_2_0_y3 ;
wire MosiA_i_3_18_i_m2_2_co1_0 ;
wire MosiA_i_3_18_i_m2_2_wmux_2_S ;
wire MosiA_i_3_18_i_m2_2_y0_0 ;
wire MosiA_i_3_18_i_m2_2_co0_0 ;
wire MosiA_i_3_18_i_m2_2_wmux_1_S ;
wire MosiA_i_3_18_i_m2_2_0_co1 ;
wire MosiA_i_3_18_i_m2_2_wmux_0_S ;
wire MosiA_i_3_18_i_m2_2_0_y0 ;
wire MosiA_i_3_18_i_m2_2_0_co0 ;
wire MosiA_i_3_18_i_m2_2_0_wmux_S ;
wire MosiD_i_4_18_i_m2_i_m2_2_wmux_3_FCO ;
wire MosiD_i_4_18_i_m2_i_m2_2_wmux_3_S ;
wire N_2036 ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_y1 ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_y3 ;
wire MosiD_i_4_18_i_m2_i_m2_2_co1_0 ;
wire MosiD_i_4_18_i_m2_i_m2_2_wmux_2_S ;
wire MosiD_i_4_18_i_m2_i_m2_2_y0_0 ;
wire MosiD_i_4_18_i_m2_i_m2_2_co0_0 ;
wire MosiD_i_4_18_i_m2_i_m2_2_wmux_1_S ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_co1 ;
wire MosiD_i_4_18_i_m2_i_m2_2_wmux_0_S ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_y0 ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_co0 ;
wire MosiD_i_4_18_i_m2_i_m2_2_0_wmux_S ;
wire MosiC_i_3_23_i_m2_i_m2_2_0_1_RNO_Z ;
wire MosiC_i_3_23_i_m2_i_m2_2_0_1_Z ;
wire N_2025 ;
wire MosiC_i_3_23_i_m2_i_m2_2_0_Z ;
wire MosiC_i_3_23_i_m2_i_m2_2_RNO_2_Z ;
wire MosiC_i_3_23_i_m2_i_m2_2_RNO_0_Z ;
wire MosiC_i_3_23_i_m2_i_m2_2_RNO_3_Z ;
wire MosiC_i_3_23_i_m2_i_m2_2_RNO_1_Z ;
wire MosiD_i_4_23_i_m2_i_m2_2_0_1_Z ;
wire MosiD_i_4_23_i_m2_i_m2_2_0_Z ;
wire MosiD_i_4_21_i_m2_i_m2_1_Z ;
wire MosiB_i_4_23_i_m2_i_m2_2_0_1_Z ;
wire MosiB_i_4_23_i_m2_i_m2_2_0_Z ;
wire MosiB_i_4_21_i_m2_1_Z ;
wire N_2043 ;
wire N_2033 ;
wire N_2040 ;
wire N_1969 ;
wire m41_i_a2_2 ;
wire N_1745 ;
wire N_1736 ;
wire N_1971_2 ;
wire N_1977_1 ;
wire N_1991_2 ;
wire N_2010_1 ;
wire N_2032_2 ;
wire N_1997_1 ;
wire N_2005_2 ;
wire N_2030_1 ;
wire N_1954 ;
wire N_1752 ;
wire N_1750 ;
wire N_1896 ;
wire N_885 ;
wire N_884 ;
wire N_882 ;
  CFG1 DataToMosiLatched_RNITD9 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNITD9.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_3_set_RNO (
	.A(un1_rst_3_Z),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_set_RNO.INIT=2'h1;
  CFG1 un1_rst_4_set_RNO (
	.A(un1_rst_4_Z),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_set_RNO.INIT=2'h1;
  CFG1 N_206_i_i_0 (
	.A(N_206_i_Z),
	.Y(N_206_i_i)
);
defparam N_206_i_i_0.INIT=2'h1;
  CFG1 N_204_i_i_0 (
	.A(N_204_i_Z),
	.Y(N_204_i_i)
);
defparam N_204_i_i_0.INIT=2'h1;
  CFG1 N_208_i_i_0 (
	.A(N_208_i_Z),
	.Y(N_208_i_i)
);
defparam N_208_i_i_0.INIT=2'h1;
  CFG3 MosiD_i_RNIED9I (
	.A(MosiDacD_irs),
	.B(un1_rst_9_rs_Z),
	.C(N_208_i_set),
	.Y(MosiDacD_i)
);
defparam MosiD_i_RNIED9I.INIT=8'hEA;
// @33:110
  SLE MosiD_i (
	.Q(MosiDacD_irs),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiD_i_8_i_m2_Z),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 MosiC_i_RNIDB8I (
	.A(MosiDacC_irs),
	.B(un1_rst_9_rs_Z),
	.C(N_208_i_set),
	.Y(MosiDacC_i)
);
defparam MosiC_i_RNIDB8I.INIT=8'hEA;
// @33:110
  SLE MosiC_i (
	.Q(MosiDacC_irs),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1781_i),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_9_rs (
	.Q(un1_rst_9_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_9_i),
	.CLK(N_208_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_10_rs_RNIGPU9 (
	.A(N_204_i_set),
	.B(MosiDacB_irs),
	.C(un1_rst_10_rs_Z),
	.Y(MosiDacB_i)
);
defparam un1_rst_10_rs_RNIGPU9.INIT=8'hEC;
// @33:110
  SLE MosiB_i (
	.Q(MosiDacB_irs),
	.ADn(VCC),
	.ALn(un1_rst_10_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1782_i),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_10_rs (
	.Q(un1_rst_10_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_10_i),
	.CLK(N_204_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_11_rs_RNII6VJ (
	.A(N_206_i_set),
	.B(MosiDacA_irs),
	.C(un1_rst_11_rs_Z),
	.Y(MosiDacA_i)
);
defparam un1_rst_11_rs_RNII6VJ.INIT=8'hEC;
// @33:110
  SLE MosiA_i (
	.Q(MosiDacA_irs),
	.ADn(VCC),
	.ALn(un1_rst_11_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiA_i_RNO_Z),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_11_rs (
	.Q(un1_rst_11_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_11_i),
	.CLK(N_206_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_4_set_RNIUA2I (
	.A(un1_rst_4_set_Z),
	.B(DacReadbackA_irs[23]),
	.C(un1_rst_8_rs_Z),
	.Y(DacReadbackA_i[23])
);
defparam un1_rst_4_set_RNIUA2I.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoA_1[23]  (
	.Q(DacReadbackA_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_set (
	.Q(un1_rst_4_set_Z),
	.ADn(GND),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_8_rs (
	.Q(un1_rst_8_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(un1_rst_4_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_7_rs_RNIT9811 (
	.A(un1_rst_3_set_Z),
	.B(DacReadbackB_irs[23]),
	.C(un1_rst_7_rs_Z),
	.Y(DacReadbackB_i[23])
);
defparam un1_rst_7_rs_RNIT9811.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoB_1[23]  (
	.Q(DacReadbackB_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_set (
	.Q(un1_rst_3_set_Z),
	.ADn(GND),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_3_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoC_1_RNIB3CG[23]  (
	.A(DacReadbackC_irs[23]),
	.B(un1_rst_6_rs_Z),
	.C(un1_rst_set_Z),
	.Y(DacReadbackC_i[23])
);
defparam \DataFromMisoC_1_RNIB3CG[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoC_1[23]  (
	.Q(DacReadbackC_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoD_1_RNIC9RK[23]  (
	.A(DacReadbackD_irs[23]),
	.B(un1_rst_6_rs_Z),
	.C(un1_rst_set_Z),
	.Y(DacReadbackD_i[23])
);
defparam \DataFromMisoD_1_RNIC9RK[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoD_1[23]  (
	.Q(DacReadbackD_irs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_Z),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_rs (
	.Q(un1_rst_6_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_90_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_242_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE Sck_i (
	.Q(SckDacs_i),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_195_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_247),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[5]  (
	.Q(DataToMosiD_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[4]  (
	.Q(DataToMosiD_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[3]  (
	.Q(DataToMosiD_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[2]  (
	.Q(DataToMosiD_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[1]  (
	.Q(DataToMosiD_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[0]  (
	.Q(DataToMosiD_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[20]  (
	.Q(DataToMosiD_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[19]  (
	.Q(DataToMosiD_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[18]  (
	.Q(DataToMosiD_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[17]  (
	.Q(DataToMosiD_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[16]  (
	.Q(DataToMosiD_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[15]  (
	.Q(DataToMosiD_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[14]  (
	.Q(DataToMosiD_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[13]  (
	.Q(DataToMosiD_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[12]  (
	.Q(DataToMosiD_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[11]  (
	.Q(DataToMosiD_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[10]  (
	.Q(DataToMosiD_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[9]  (
	.Q(DataToMosiD_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[8]  (
	.Q(DataToMosiD_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[7]  (
	.Q(DataToMosiD_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[6]  (
	.Q(DataToMosiD_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[11]  (
	.Q(DataToMosiC_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[10]  (
	.Q(DataToMosiC_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[9]  (
	.Q(DataToMosiC_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[8]  (
	.Q(DataToMosiC_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[7]  (
	.Q(DataToMosiC_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[6]  (
	.Q(DataToMosiC_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[5]  (
	.Q(DataToMosiC_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[4]  (
	.Q(DataToMosiC_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[3]  (
	.Q(DataToMosiC_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[2]  (
	.Q(DataToMosiC_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[1]  (
	.Q(DataToMosiC_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[0]  (
	.Q(DataToMosiC_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[23]  (
	.Q(DataToMosiD_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[22]  (
	.Q(DataToMosiD_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiD_i[21]  (
	.Q(DataToMosiD_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutD_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[2]  (
	.Q(DataToMosiB_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[1]  (
	.Q(DataToMosiB_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[0]  (
	.Q(DataToMosiB_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[23]  (
	.Q(DataToMosiC_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[22]  (
	.Q(DataToMosiC_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[21]  (
	.Q(DataToMosiC_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[20]  (
	.Q(DataToMosiC_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[19]  (
	.Q(DataToMosiC_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[18]  (
	.Q(DataToMosiC_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[17]  (
	.Q(DataToMosiC_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[16]  (
	.Q(DataToMosiC_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[15]  (
	.Q(DataToMosiC_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[14]  (
	.Q(DataToMosiC_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[13]  (
	.Q(DataToMosiC_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiC_i[12]  (
	.Q(DataToMosiC_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutC_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[17]  (
	.Q(DataToMosiB_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[16]  (
	.Q(DataToMosiB_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[15]  (
	.Q(DataToMosiB_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[14]  (
	.Q(DataToMosiB_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[13]  (
	.Q(DataToMosiB_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[12]  (
	.Q(DataToMosiB_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[11]  (
	.Q(DataToMosiB_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[10]  (
	.Q(DataToMosiB_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[9]  (
	.Q(DataToMosiB_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[8]  (
	.Q(DataToMosiB_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[7]  (
	.Q(DataToMosiB_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[6]  (
	.Q(DataToMosiB_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[5]  (
	.Q(DataToMosiB_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[4]  (
	.Q(DataToMosiB_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[3]  (
	.Q(DataToMosiB_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[8]  (
	.Q(DataToMosiA_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[7]  (
	.Q(DataToMosiA_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[6]  (
	.Q(DataToMosiA_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[5]  (
	.Q(DataToMosiA_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[4]  (
	.Q(DataToMosiA_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[3]  (
	.Q(DataToMosiA_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[2]  (
	.Q(DataToMosiA_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[1]  (
	.Q(DataToMosiA_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[0]  (
	.Q(DataToMosiA_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[23]  (
	.Q(DataToMosiB_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[22]  (
	.Q(DataToMosiB_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[21]  (
	.Q(DataToMosiB_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[20]  (
	.Q(DataToMosiB_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[19]  (
	.Q(DataToMosiB_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiB_i[18]  (
	.Q(DataToMosiB_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutB_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[23]  (
	.Q(DataToMosiA_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[22]  (
	.Q(DataToMosiA_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[21]  (
	.Q(DataToMosiA_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[20]  (
	.Q(DataToMosiA_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[19]  (
	.Q(DataToMosiA_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[18]  (
	.Q(DataToMosiA_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[17]  (
	.Q(DataToMosiA_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[16]  (
	.Q(DataToMosiA_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[15]  (
	.Q(DataToMosiA_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[14]  (
	.Q(DataToMosiA_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[13]  (
	.Q(DataToMosiA_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[12]  (
	.Q(DataToMosiA_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[11]  (
	.Q(DataToMosiA_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[10]  (
	.Q(DataToMosiA_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataToMosiA_i[9]  (
	.Q(DataToMosiA_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteOutA_i[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[14]  (
	.Q(DacReadbackA_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[13]  (
	.Q(DacReadbackA_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[12]  (
	.Q(DacReadbackA_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[11]  (
	.Q(DacReadbackA_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[10]  (
	.Q(DacReadbackA_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[9]  (
	.Q(DacReadbackA_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[8]  (
	.Q(DacReadbackA_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[7]  (
	.Q(DacReadbackA_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[6]  (
	.Q(DacReadbackA_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[5]  (
	.Q(DacReadbackA_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[4]  (
	.Q(DacReadbackA_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[3]  (
	.Q(DacReadbackA_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[2]  (
	.Q(DacReadbackA_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[1]  (
	.Q(DacReadbackA_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[0]  (
	.Q(DacReadbackA_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[6]  (
	.Q(DacReadbackB_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[5]  (
	.Q(DacReadbackB_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[4]  (
	.Q(DacReadbackB_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[3]  (
	.Q(DacReadbackB_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[2]  (
	.Q(DacReadbackB_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[1]  (
	.Q(DacReadbackB_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[0]  (
	.Q(DacReadbackB_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[22]  (
	.Q(DacReadbackA_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[21]  (
	.Q(DacReadbackA_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[20]  (
	.Q(DacReadbackA_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[19]  (
	.Q(DacReadbackA_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[18]  (
	.Q(DacReadbackA_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[17]  (
	.Q(DacReadbackA_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[16]  (
	.Q(DacReadbackA_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[15]  (
	.Q(DacReadbackA_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacA_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[21]  (
	.Q(DacReadbackB_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[20]  (
	.Q(DacReadbackB_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[19]  (
	.Q(DacReadbackB_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[18]  (
	.Q(DacReadbackB_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[17]  (
	.Q(DacReadbackB_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[16]  (
	.Q(DacReadbackB_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[15]  (
	.Q(DacReadbackB_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[14]  (
	.Q(DacReadbackB_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[13]  (
	.Q(DacReadbackB_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[12]  (
	.Q(DacReadbackB_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[11]  (
	.Q(DacReadbackB_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[10]  (
	.Q(DacReadbackB_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[9]  (
	.Q(DacReadbackB_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[8]  (
	.Q(DacReadbackB_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[7]  (
	.Q(DacReadbackB_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[13]  (
	.Q(DacReadbackC_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[12]  (
	.Q(DacReadbackC_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[11]  (
	.Q(DacReadbackC_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[10]  (
	.Q(DacReadbackC_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[9]  (
	.Q(DacReadbackC_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[8]  (
	.Q(DacReadbackC_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[7]  (
	.Q(DacReadbackC_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[6]  (
	.Q(DacReadbackC_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[5]  (
	.Q(DacReadbackC_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[4]  (
	.Q(DacReadbackC_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[3]  (
	.Q(DacReadbackC_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[2]  (
	.Q(DacReadbackC_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[1]  (
	.Q(DacReadbackC_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[0]  (
	.Q(DacReadbackC_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[22]  (
	.Q(DacReadbackB_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacB_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[5]  (
	.Q(DacReadbackD_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[4]  (
	.Q(DacReadbackD_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[3]  (
	.Q(DacReadbackD_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[2]  (
	.Q(DacReadbackD_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[1]  (
	.Q(DacReadbackD_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[0]  (
	.Q(DacReadbackD_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[22]  (
	.Q(DacReadbackC_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[21]  (
	.Q(DacReadbackC_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[20]  (
	.Q(DacReadbackC_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[19]  (
	.Q(DacReadbackC_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[18]  (
	.Q(DacReadbackC_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[17]  (
	.Q(DacReadbackC_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[16]  (
	.Q(DacReadbackC_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[15]  (
	.Q(DacReadbackC_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[14]  (
	.Q(DacReadbackC_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacC_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[20]  (
	.Q(DacReadbackD_i[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[19]  (
	.Q(DacReadbackD_i[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[18]  (
	.Q(DacReadbackD_i[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoD_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[17]  (
	.Q(DacReadbackD_i[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[16]  (
	.Q(DacReadbackD_i[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[15]  (
	.Q(DacReadbackD_i[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[14]  (
	.Q(DacReadbackD_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoC_15_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[13]  (
	.Q(DacReadbackD_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[12]  (
	.Q(DacReadbackD_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoC_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[11]  (
	.Q(DacReadbackD_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[10]  (
	.Q(DacReadbackD_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[9]  (
	.Q(DacReadbackD_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[8]  (
	.Q(DacReadbackD_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[7]  (
	.Q(DacReadbackD_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[6]  (
	.Q(DacReadbackD_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[22]  (
	.Q(DacReadbackD_i[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoA_15_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[21]  (
	.Q(DacReadbackD_i[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MosiDacD_i),
	.EN(DataFromMisoB_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_615_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:178
  ARI1 MosiB_i_4_23_i_m2_i_m2_1_wmux_0 (
	.FCO(MosiB_i_4_23_i_m2_i_m2_1_0_co1),
	.S(MosiB_i_4_23_i_m2_i_m2_1_wmux_0_S),
	.Y(MosiB_i_4_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_1977),
	.D(N_1978),
	.A(MosiB_i_4_23_i_m2_i_m2_1_0_y0),
	.FCI(MosiB_i_4_23_i_m2_i_m2_1_0_co0)
);
defparam MosiB_i_4_23_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:178
  ARI1 MosiB_i_4_23_i_m2_i_m2_1_0_wmux (
	.FCO(MosiB_i_4_23_i_m2_i_m2_1_0_co0),
	.S(MosiB_i_4_23_i_m2_i_m2_1_0_wmux_S),
	.Y(MosiB_i_4_23_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1971),
	.D(N_1974),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam MosiB_i_4_23_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:180
  ARI1 MosiD_i_4_23_i_m2_i_m2_1_wmux_0 (
	.FCO(MosiD_i_4_23_i_m2_i_m2_1_0_co1),
	.S(MosiD_i_4_23_i_m2_i_m2_1_wmux_0_S),
	.Y(MosiD_i_4_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_2010),
	.D(N_2011),
	.A(MosiD_i_4_23_i_m2_i_m2_1_0_y0),
	.FCI(MosiD_i_4_23_i_m2_i_m2_1_0_co0)
);
defparam MosiD_i_4_23_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:180
  ARI1 MosiD_i_4_23_i_m2_i_m2_1_0_wmux (
	.FCO(MosiD_i_4_23_i_m2_i_m2_1_0_co0),
	.S(MosiD_i_4_23_i_m2_i_m2_1_0_wmux_S),
	.Y(MosiD_i_4_23_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2005),
	.D(N_2008),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam MosiD_i_4_23_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:179
  ARI1 MosiC_i_3_23_i_m2_i_m2_1_wmux_0 (
	.FCO(MosiC_i_3_23_i_m2_i_m2_1_0_co1),
	.S(MosiC_i_3_23_i_m2_i_m2_1_wmux_0_S),
	.Y(MosiC_i_3_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_1997),
	.D(N_1998),
	.A(MosiC_i_3_23_i_m2_i_m2_1_0_y0),
	.FCI(MosiC_i_3_23_i_m2_i_m2_1_0_co0)
);
defparam MosiC_i_3_23_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:179
  ARI1 MosiC_i_3_23_i_m2_i_m2_1_0_wmux (
	.FCO(MosiC_i_3_23_i_m2_i_m2_1_0_co0),
	.S(MosiC_i_3_23_i_m2_i_m2_1_0_wmux_S),
	.Y(MosiC_i_3_23_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1991),
	.D(N_1994),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam MosiC_i_3_23_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:179
  ARI1 MosiC_i_3_5_i_m2_1_wmux_0 (
	.FCO(MosiC_i_3_5_i_m2_1_0_co1),
	.S(MosiC_i_3_5_i_m2_1_wmux_0_S),
	.Y(N_1994),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[5]),
	.D(DataToMosiC_i_Z[21]),
	.A(MosiC_i_3_5_i_m2_1_0_y0),
	.FCI(MosiC_i_3_5_i_m2_1_0_co0)
);
defparam MosiC_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:179
  ARI1 MosiC_i_3_5_i_m2_1_0_wmux (
	.FCO(MosiC_i_3_5_i_m2_1_0_co0),
	.S(MosiC_i_3_5_i_m2_1_0_wmux_S),
	.Y(MosiC_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[1]),
	.D(DataToMosiC_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiC_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:177
  ARI1 MosiA_i_3_21_i_m2_1_wmux_0 (
	.FCO(MosiA_i_3_21_i_m2_1_0_co1),
	.S(MosiA_i_3_21_i_m2_1_wmux_0_S),
	.Y(N_1968),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiA_i_Z[10]),
	.D(DataToMosiA_i_Z[14]),
	.A(MosiA_i_3_21_i_m2_1_0_y0),
	.FCI(MosiA_i_3_21_i_m2_1_0_co0)
);
defparam MosiA_i_3_21_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:177
  ARI1 MosiA_i_3_21_i_m2_1_0_wmux (
	.FCO(MosiA_i_3_21_i_m2_1_0_co0),
	.S(MosiA_i_3_21_i_m2_1_0_wmux_S),
	.Y(MosiA_i_3_21_i_m2_1_0_y0),
	.B(SpiBitPos_Z[1]),
	.C(DataToMosiA_i_Z[8]),
	.D(DataToMosiA_i_Z[12]),
	.A(SpiBitPos_Z[2]),
	.FCI(VCC)
);
defparam MosiA_i_3_21_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:180
  ARI1 MosiD_i_4_5_i_m2_1_wmux_0 (
	.FCO(MosiD_i_4_5_i_m2_1_0_co1),
	.S(MosiD_i_4_5_i_m2_1_wmux_0_S),
	.Y(N_2008),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[5]),
	.D(DataToMosiD_i_Z[21]),
	.A(MosiD_i_4_5_i_m2_1_0_y0),
	.FCI(MosiD_i_4_5_i_m2_1_0_co0)
);
defparam MosiD_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:180
  ARI1 MosiD_i_4_5_i_m2_1_0_wmux (
	.FCO(MosiD_i_4_5_i_m2_1_0_co0),
	.S(MosiD_i_4_5_i_m2_1_0_wmux_S),
	.Y(MosiD_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[1]),
	.D(DataToMosiD_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiD_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
// @33:178
  ARI1 MosiB_i_4_5_i_m2_1_wmux_0 (
	.FCO(MosiB_i_4_5_i_m2_1_0_co1),
	.S(MosiB_i_4_5_i_m2_1_wmux_0_S),
	.Y(N_1974),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[5]),
	.D(DataToMosiB_i_Z[21]),
	.A(MosiB_i_4_5_i_m2_1_0_y0),
	.FCI(MosiB_i_4_5_i_m2_1_0_co0)
);
defparam MosiB_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @33:178
  ARI1 MosiB_i_4_5_i_m2_1_0_wmux (
	.FCO(MosiB_i_4_5_i_m2_1_0_co0),
	.S(MosiB_i_4_5_i_m2_1_0_wmux_S),
	.Y(MosiB_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[1]),
	.D(DataToMosiB_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiB_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
// @18:443
  ARI1 m71_i_m2_1_0_wmux_0 (
	.FCO(m71_i_m2_1_0_co1),
	.S(m71_i_m2_1_0_wmux_0_S),
	.Y(N_2028),
	.B(SpiBitPos_Z[3]),
	.C(N_2030),
	.D(N_2029),
	.A(m71_i_m2_1_0_y0),
	.FCI(m71_i_m2_1_0_co0)
);
defparam m71_i_m2_1_0_wmux_0.INIT=20'h0F588;
// @18:443
  ARI1 m71_i_m2_1_0_wmux (
	.FCO(m71_i_m2_1_0_co0),
	.S(m71_i_m2_1_0_wmux_S),
	.Y(m71_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2032),
	.D(N_2031),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam m71_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 MosiB_i_4_18_i_m2_2_wmux_3 (
	.FCO(MosiB_i_4_18_i_m2_2_wmux_3_FCO),
	.S(MosiB_i_4_18_i_m2_2_wmux_3_S),
	.Y(N_1986),
	.B(MosiB_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiB_i_4_18_i_m2_2_0_y3),
	.FCI(MosiB_i_4_18_i_m2_2_co1_0)
);
defparam MosiB_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiB_i_4_18_i_m2_2_wmux_2 (
	.FCO(MosiB_i_4_18_i_m2_2_co1_0),
	.S(MosiB_i_4_18_i_m2_2_wmux_2_S),
	.Y(MosiB_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[6]),
	.D(DataToMosiB_i_Z[22]),
	.A(MosiB_i_4_18_i_m2_2_y0_0),
	.FCI(MosiB_i_4_18_i_m2_2_co0_0)
);
defparam MosiB_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiB_i_4_18_i_m2_2_wmux_1 (
	.FCO(MosiB_i_4_18_i_m2_2_co0_0),
	.S(MosiB_i_4_18_i_m2_2_wmux_1_S),
	.Y(MosiB_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[2]),
	.D(DataToMosiB_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiB_i_4_18_i_m2_2_0_co1)
);
defparam MosiB_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiB_i_4_18_i_m2_2_wmux_0 (
	.FCO(MosiB_i_4_18_i_m2_2_0_co1),
	.S(MosiB_i_4_18_i_m2_2_wmux_0_S),
	.Y(MosiB_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[4]),
	.D(DataToMosiB_i_Z[20]),
	.A(MosiB_i_4_18_i_m2_2_0_y0),
	.FCI(MosiB_i_4_18_i_m2_2_0_co0)
);
defparam MosiB_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiB_i_4_18_i_m2_2_0_wmux (
	.FCO(MosiB_i_4_18_i_m2_2_0_co0),
	.S(MosiB_i_4_18_i_m2_2_0_wmux_S),
	.Y(MosiB_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[0]),
	.D(DataToMosiB_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiB_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
  ARI1 MosiA_i_3_18_i_m2_2_wmux_3 (
	.FCO(MosiA_i_3_18_i_m2_2_wmux_3_FCO),
	.S(MosiA_i_3_18_i_m2_2_wmux_3_S),
	.Y(N_1965),
	.B(MosiA_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiA_i_3_18_i_m2_2_0_y3),
	.FCI(MosiA_i_3_18_i_m2_2_co1_0)
);
defparam MosiA_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiA_i_3_18_i_m2_2_wmux_2 (
	.FCO(MosiA_i_3_18_i_m2_2_co1_0),
	.S(MosiA_i_3_18_i_m2_2_wmux_2_S),
	.Y(MosiA_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[6]),
	.D(DataToMosiA_i_Z[22]),
	.A(MosiA_i_3_18_i_m2_2_y0_0),
	.FCI(MosiA_i_3_18_i_m2_2_co0_0)
);
defparam MosiA_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiA_i_3_18_i_m2_2_wmux_1 (
	.FCO(MosiA_i_3_18_i_m2_2_co0_0),
	.S(MosiA_i_3_18_i_m2_2_wmux_1_S),
	.Y(MosiA_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[2]),
	.D(DataToMosiA_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiA_i_3_18_i_m2_2_0_co1)
);
defparam MosiA_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiA_i_3_18_i_m2_2_wmux_0 (
	.FCO(MosiA_i_3_18_i_m2_2_0_co1),
	.S(MosiA_i_3_18_i_m2_2_wmux_0_S),
	.Y(MosiA_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[4]),
	.D(DataToMosiA_i_Z[20]),
	.A(MosiA_i_3_18_i_m2_2_0_y0),
	.FCI(MosiA_i_3_18_i_m2_2_0_co0)
);
defparam MosiA_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiA_i_3_18_i_m2_2_0_wmux (
	.FCO(MosiA_i_3_18_i_m2_2_0_co0),
	.S(MosiA_i_3_18_i_m2_2_0_wmux_S),
	.Y(MosiA_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[0]),
	.D(DataToMosiA_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiA_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
  ARI1 MosiD_i_4_18_i_m2_i_m2_2_wmux_3 (
	.FCO(MosiD_i_4_18_i_m2_i_m2_2_wmux_3_FCO),
	.S(MosiD_i_4_18_i_m2_i_m2_2_wmux_3_S),
	.Y(N_2036),
	.B(MosiD_i_4_18_i_m2_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(MosiD_i_4_18_i_m2_i_m2_2_0_y3),
	.FCI(MosiD_i_4_18_i_m2_i_m2_2_co1_0)
);
defparam MosiD_i_4_18_i_m2_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiD_i_4_18_i_m2_i_m2_2_wmux_2 (
	.FCO(MosiD_i_4_18_i_m2_i_m2_2_co1_0),
	.S(MosiD_i_4_18_i_m2_i_m2_2_wmux_2_S),
	.Y(MosiD_i_4_18_i_m2_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[6]),
	.D(DataToMosiD_i_Z[22]),
	.A(MosiD_i_4_18_i_m2_i_m2_2_y0_0),
	.FCI(MosiD_i_4_18_i_m2_i_m2_2_co0_0)
);
defparam MosiD_i_4_18_i_m2_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiD_i_4_18_i_m2_i_m2_2_wmux_1 (
	.FCO(MosiD_i_4_18_i_m2_i_m2_2_co0_0),
	.S(MosiD_i_4_18_i_m2_i_m2_2_wmux_1_S),
	.Y(MosiD_i_4_18_i_m2_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[2]),
	.D(DataToMosiD_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(MosiD_i_4_18_i_m2_i_m2_2_0_co1)
);
defparam MosiD_i_4_18_i_m2_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiD_i_4_18_i_m2_i_m2_2_wmux_0 (
	.FCO(MosiD_i_4_18_i_m2_i_m2_2_0_co1),
	.S(MosiD_i_4_18_i_m2_i_m2_2_wmux_0_S),
	.Y(MosiD_i_4_18_i_m2_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[4]),
	.D(DataToMosiD_i_Z[20]),
	.A(MosiD_i_4_18_i_m2_i_m2_2_0_y0),
	.FCI(MosiD_i_4_18_i_m2_i_m2_2_0_co0)
);
defparam MosiD_i_4_18_i_m2_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiD_i_4_18_i_m2_i_m2_2_0_wmux (
	.FCO(MosiD_i_4_18_i_m2_i_m2_2_0_co0),
	.S(MosiD_i_4_18_i_m2_i_m2_2_0_wmux_S),
	.Y(MosiD_i_4_18_i_m2_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[0]),
	.D(DataToMosiD_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam MosiD_i_4_18_i_m2_i_m2_2_0_wmux.INIT=20'h0FA44;
// @18:443
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_0_1_RNO (
	.A(DataToMosiC_i_Z[8]),
	.B(DataToMosiC_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_0_1_RNO_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_0_1_RNO.INIT=16'hF035;
// @18:443
  CFG4 \DataToMosiA_i_RNI172F[17]  (
	.A(DataToMosiA_i_Z[17]),
	.B(DataToMosiA_i_Z[1]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(DataToMosiA_i_RNI172F_Z[17])
);
defparam \DataToMosiA_i_RNI172F[17] .INIT=16'hF053;
// @18:443
  CFG4 \DataToMosiA_i_RNI5SMO[21]  (
	.A(DataToMosiA_i_Z[5]),
	.B(DataToMosiA_i_Z[21]),
	.C(DataToMosiA_i_RNI172F_Z[17]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2031)
);
defparam \DataToMosiA_i_RNI5SMO[21] .INIT=16'h35F0;
// @33:179
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_0_1 (
	.A(DataToMosiC_i_Z[10]),
	.B(DataToMosiC_i_Z[14]),
	.C(MosiC_i_3_23_i_m2_i_m2_2_0_1_RNO_Z),
	.D(SpiBitPos_Z[1]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_0_1_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_0_1.INIT=16'hCA0F;
// @33:179
  CFG3 MosiC_i_3_23_i_m2_i_m2_2_0 (
	.A(MosiC_i_3_23_i_m2_i_m2_2_0_1_Z),
	.B(N_2025),
	.C(SpiBitPos_Z[3]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_0_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_0.INIT=8'hA3;
// @18:443
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_RNO_2 (
	.A(DataToMosiC_i_Z[16]),
	.B(DataToMosiC_i_Z[0]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_RNO_2_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_RNO_2.INIT=16'hF053;
// @18:443
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_RNO_0 (
	.A(DataToMosiC_i_Z[4]),
	.B(DataToMosiC_i_Z[20]),
	.C(MosiC_i_3_23_i_m2_i_m2_2_RNO_2_Z),
	.D(SpiBitPos_Z[2]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_RNO_0_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_RNO_0.INIT=16'h35F0;
// @18:443
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_RNO_3 (
	.A(DataToMosiC_i_Z[18]),
	.B(DataToMosiC_i_Z[2]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_RNO_3_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_RNO_3.INIT=16'hF053;
// @18:443
  CFG4 MosiC_i_3_23_i_m2_i_m2_2_RNO_1 (
	.A(DataToMosiC_i_Z[6]),
	.B(DataToMosiC_i_Z[22]),
	.C(MosiC_i_3_23_i_m2_i_m2_2_RNO_3_Z),
	.D(SpiBitPos_Z[2]),
	.Y(MosiC_i_3_23_i_m2_i_m2_2_RNO_1_Z)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_RNO_1.INIT=16'h35F0;
// @33:180
  CFG3 MosiD_i_4_23_i_m2_i_m2_2_0 (
	.A(MosiD_i_4_23_i_m2_i_m2_2_0_1_Z),
	.B(N_2036),
	.C(SpiBitPos_Z[3]),
	.Y(MosiD_i_4_23_i_m2_i_m2_2_0_Z)
);
defparam MosiD_i_4_23_i_m2_i_m2_2_0.INIT=8'h5C;
// @33:180
  CFG4 MosiD_i_4_23_i_m2_i_m2_2_0_1 (
	.A(DataToMosiD_i_Z[10]),
	.B(DataToMosiD_i_Z[14]),
	.C(MosiD_i_4_21_i_m2_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(MosiD_i_4_23_i_m2_i_m2_2_0_1_Z)
);
defparam MosiD_i_4_23_i_m2_i_m2_2_0_1.INIT=16'h350F;
// @33:178
  CFG3 MosiB_i_4_23_i_m2_i_m2_2_0 (
	.A(MosiB_i_4_23_i_m2_i_m2_2_0_1_Z),
	.B(N_1986),
	.C(SpiBitPos_Z[3]),
	.Y(MosiB_i_4_23_i_m2_i_m2_2_0_Z)
);
defparam MosiB_i_4_23_i_m2_i_m2_2_0.INIT=8'h5C;
// @33:178
  CFG4 MosiB_i_4_23_i_m2_i_m2_2_0_1 (
	.A(DataToMosiB_i_Z[10]),
	.B(DataToMosiB_i_Z[14]),
	.C(MosiB_i_4_21_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(MosiB_i_4_23_i_m2_i_m2_2_0_1_Z)
);
defparam MosiB_i_4_23_i_m2_i_m2_2_0_1.INIT=16'h350F;
  CFG3 MosiB_i_RNO_0 (
	.A(MosiB_i_4_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(MosiB_i_4_23_i_m2_i_m2_2_0_Z),
	.Y(N_2043)
);
defparam MosiB_i_RNO_0.INIT=8'hE2;
  CFG3 MosiD_i_8_i_m2_RNO (
	.A(MosiD_i_4_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(MosiD_i_4_23_i_m2_i_m2_2_0_Z),
	.Y(N_2033)
);
defparam MosiD_i_8_i_m2_RNO.INIT=8'hE2;
  CFG3 MosiC_i_3_23_i_m2_i_m2_2_0_RNO (
	.A(MosiC_i_3_23_i_m2_i_m2_2_RNO_0_Z),
	.B(SpiBitPos_Z[1]),
	.C(MosiC_i_3_23_i_m2_i_m2_2_RNO_1_Z),
	.Y(N_2025)
);
defparam MosiC_i_3_23_i_m2_i_m2_2_0_RNO.INIT=8'hE2;
  CFG3 MosiC_i_RNO_0 (
	.A(SpiBitPos_Z[0]),
	.B(MosiC_i_3_23_i_m2_i_m2_1_wmux_0_Y),
	.C(MosiC_i_3_23_i_m2_i_m2_2_0_Z),
	.Y(N_2040)
);
defparam MosiC_i_RNO_0.INIT=8'hE4;
// @33:178
  CFG4 MosiB_i_4_21_i_m2_1 (
	.A(DataToMosiB_i_Z[8]),
	.B(DataToMosiB_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(MosiB_i_4_21_i_m2_1_Z)
);
defparam MosiB_i_4_21_i_m2_1.INIT=16'hF0CA;
// @33:180
  CFG4 MosiD_i_4_21_i_m2_i_m2_1 (
	.A(DataToMosiD_i_Z[8]),
	.B(DataToMosiD_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(MosiD_i_4_21_i_m2_i_m2_1_Z)
);
defparam MosiD_i_4_21_i_m2_i_m2_1.INIT=16'hF0CA;
// @33:110
  CFG2 un1_rst (
	.A(MosiDacC_i),
	.B(SpiRst),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @33:110
  CFG2 un1_rst_3 (
	.A(MosiDacB_i),
	.B(SpiRst),
	.Y(un1_rst_3_Z)
);
defparam un1_rst_3.INIT=4'h8;
// @33:110
  CFG2 un1_rst_4 (
	.A(MosiDacA_i),
	.B(SpiRst),
	.Y(un1_rst_4_Z)
);
defparam un1_rst_4.INIT=4'h8;
// @33:110
  CFG2 un1_rst_6 (
	.A(MosiDacC_i),
	.B(SpiRst),
	.Y(un1_rst_6_i)
);
defparam un1_rst_6.INIT=4'hB;
// @33:110
  CFG2 un1_rst_7 (
	.A(MosiDacB_i),
	.B(SpiRst),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @33:110
  CFG2 un1_rst_8 (
	.A(MosiDacA_i),
	.B(SpiRst),
	.Y(un1_rst_8_i)
);
defparam un1_rst_8.INIT=4'hB;
// @18:443
  CFG2 m28_0_a2 (
	.A(DacWriteOutB_i[23]),
	.B(SpiRst),
	.Y(un1_rst_10_i)
);
defparam m28_0_a2.INIT=4'hB;
// @18:443
  CFG2 m26_0_a2 (
	.A(DacWriteOutA_i[23]),
	.B(SpiRst),
	.Y(un1_rst_11_i)
);
defparam m26_0_a2.INIT=4'hB;
// @18:443
  CFG2 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[2]),
	.B(CO0),
	.Y(ClkDiv_3[0])
);
defparam \ClkDiv_RNO[0] .INIT=4'h1;
// @18:443
  CFG2 m30_0_a2 (
	.A(DacWriteOutC_i[23]),
	.B(SpiRst),
	.Y(un1_rst_9_i)
);
defparam m30_0_a2.INIT=4'hB;
// @18:443
  CFG2 \ClkDiv_RNO[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(N_615_i)
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
// @18:443
  CFG3 \DataToMosiA_i_RNI9PJ9[13]  (
	.A(DataToMosiA_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiA_i_Z[13]),
	.Y(N_2029)
);
defparam \DataToMosiA_i_RNI9PJ9[13] .INIT=8'h1D;
// @33:180
  CFG3 MosiD_i_4_9_i_m2 (
	.A(DataToMosiD_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiD_i_Z[13]),
	.Y(N_2011)
);
defparam MosiD_i_4_9_i_m2.INIT=8'hE2;
// @33:178
  CFG3 MosiB_i_4_9_i_m2 (
	.A(DataToMosiB_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiB_i_Z[13]),
	.Y(N_1978)
);
defparam MosiB_i_4_9_i_m2.INIT=8'hE2;
// @33:177
  CFG3 MosiA_i_3_22_i_m2 (
	.A(N_1965),
	.B(SpiBitPos_Z[3]),
	.C(N_1968),
	.Y(N_1969)
);
defparam MosiA_i_3_22_i_m2.INIT=8'hE2;
// @33:151
  CFG3 MosiD_i_8_i_m2 (
	.A(DacWriteOutD_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_2033),
	.Y(MosiD_i_8_i_m2_Z)
);
defparam MosiD_i_8_i_m2.INIT=8'hE2;
// @33:179
  CFG3 MosiC_i_3_9_i_m2 (
	.A(DataToMosiC_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosiC_i_Z[13]),
	.Y(N_1998)
);
defparam MosiC_i_3_9_i_m2.INIT=8'hE2;
// @18:443
  CFG4 \ClkDiv_RNIBPVK[2]  (
	.A(SpiBitPos_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(m41_i_a2_2)
);
defparam \ClkDiv_RNIBPVK[2] .INIT=16'h0200;
// @18:443
  CFG3 \ClkDiv_RNO[2]  (
	.A(CO0),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.Y(ClkDiv_3[2])
);
defparam \ClkDiv_RNO[2] .INIT=8'h20;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_i_0_o2[2]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_1745)
);
defparam \SpiBitPos_6_1.SUM_i_0_o2[2] .INIT=8'hFE;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_0_i_o2[0]  (
	.A(ClkDiv_Z[2]),
	.B(SckDacs_i),
	.C(SpiXferComplete),
	.Y(N_1736)
);
defparam \SpiBitPos_6_1.SUM_0_i_o2[0] .INIT=8'hFD;
// @49:141
  CFG2 N_206_i (
	.A(DacWriteOutA_i[23]),
	.B(SpiRst),
	.Y(N_206_i_Z)
);
defparam N_206_i.INIT=4'h8;
// @49:141
  CFG2 N_204_i (
	.A(DacWriteOutB_i[23]),
	.B(SpiRst),
	.Y(N_204_i_Z)
);
defparam N_204_i.INIT=4'h8;
// @49:141
  CFG2 N_208_i (
	.A(DacWriteOutC_i[23]),
	.B(SpiRst),
	.Y(N_208_i_Z)
);
defparam N_208_i.INIT=4'h8;
// @33:110
  CFG3 MosiB_i_RNO (
	.A(DacWriteOutB_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_2043),
	.Y(N_1782_i)
);
defparam MosiB_i_RNO.INIT=8'hE2;
// @33:110
  CFG3 MosiC_i_RNO (
	.A(DacWriteOutC_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_2040),
	.Y(N_1781_i)
);
defparam MosiC_i_RNO.INIT=8'hE2;
// @33:178
  CFG4 MosiB_i_4_2_i_m2_2_0 (
	.A(DataToMosiB_i_Z[19]),
	.B(DataToMosiB_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1971_2)
);
defparam MosiB_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @33:178
  CFG4 MosiB_i_4_8_i_m2_1_0 (
	.A(DataToMosiB_i_Z[23]),
	.B(DataToMosiB_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1977_1)
);
defparam MosiB_i_4_8_i_m2_1_0.INIT=16'h00AC;
// @33:179
  CFG4 MosiC_i_3_2_i_m2_2_0 (
	.A(DataToMosiC_i_Z[19]),
	.B(DataToMosiC_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1991_2)
);
defparam MosiC_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @33:180
  CFG4 MosiD_i_4_8_i_m2_1_0 (
	.A(DataToMosiD_i_Z[23]),
	.B(DataToMosiD_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2010_1)
);
defparam MosiD_i_4_8_i_m2_1_0.INIT=16'h00AC;
// @18:443
  CFG4 \DataToMosiA_i_RNI5B2F[19]  (
	.A(DataToMosiA_i_Z[19]),
	.B(DataToMosiA_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2032_2)
);
defparam \DataToMosiA_i_RNI5B2F[19] .INIT=16'h5300;
// @33:179
  CFG4 MosiC_i_3_8_i_m2_1_0 (
	.A(DataToMosiC_i_Z[23]),
	.B(DataToMosiC_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1997_1)
);
defparam MosiC_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @33:180
  CFG4 MosiD_i_4_2_i_m2_2_0 (
	.A(DataToMosiD_i_Z[19]),
	.B(DataToMosiD_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2005_2)
);
defparam MosiD_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @18:443
  CFG4 \DataToMosiA_i_RNI4B3F[23]  (
	.A(DataToMosiA_i_Z[23]),
	.B(DataToMosiA_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2030_1)
);
defparam \DataToMosiA_i_RNI4B3F[23] .INIT=16'h0053;
// @18:443
  CFG3 MosiA_i_RNO_0 (
	.A(SpiBitPos_Z[0]),
	.B(N_1969),
	.C(N_2028),
	.Y(N_1954)
);
defparam MosiA_i_RNO_0.INIT=8'h8D;
// @18:443
  CFG3 \SpiBitPos_RNI2F8R[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1745),
	.Y(N_1752)
);
defparam \SpiBitPos_RNI2F8R[0] .INIT=8'hFE;
// @33:151
  CFG3 DataFromMisoA_15_11_0_a2_1_o2 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1736),
	.Y(N_1750)
);
defparam DataFromMisoA_15_11_0_a2_1_o2.INIT=8'hFE;
// @33:178
  CFG3 MosiB_i_4_2_i_m2 (
	.A(DataToMosiB_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1971_2),
	.Y(N_1971)
);
defparam MosiB_i_4_2_i_m2.INIT=8'hF2;
// @33:178
  CFG3 MosiB_i_4_8_i_m2 (
	.A(DataToMosiB_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1977_1),
	.Y(N_1977)
);
defparam MosiB_i_4_8_i_m2.INIT=8'hF8;
// @33:179
  CFG3 MosiC_i_3_2_i_m2 (
	.A(DataToMosiC_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1991_2),
	.Y(N_1991)
);
defparam MosiC_i_3_2_i_m2.INIT=8'hF2;
// @33:180
  CFG3 MosiD_i_4_8_i_m2 (
	.A(DataToMosiD_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2010_1),
	.Y(N_2010)
);
defparam MosiD_i_4_8_i_m2.INIT=8'hF8;
// @18:443
  CFG3 \DataToMosiA_i_RNIEM6M[15]  (
	.A(DataToMosiA_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2032_2),
	.Y(N_2032)
);
defparam \DataToMosiA_i_RNIEM6M[15] .INIT=8'hF1;
// @33:179
  CFG3 MosiC_i_3_8_i_m2 (
	.A(DataToMosiC_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1997_1),
	.Y(N_1997)
);
defparam MosiC_i_3_8_i_m2.INIT=8'hF8;
// @33:180
  CFG3 MosiD_i_4_2_i_m2 (
	.A(DataToMosiD_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2005_2),
	.Y(N_2005)
);
defparam MosiD_i_4_2_i_m2.INIT=8'hF2;
// @18:443
  CFG3 \DataToMosiA_i_RNI9I7M[11]  (
	.A(DataToMosiA_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2030_1),
	.Y(N_2030)
);
defparam \DataToMosiA_i_RNI9I7M[11] .INIT=8'hF4;
// @33:110
  CFG3 XferComplete_ice (
	.A(N_1752),
	.B(ClkDiv_Z[2]),
	.C(SckDacs_i),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h40;
// @18:443
  CFG4 Sck_i_RNI1OJB1 (
	.A(SpiXferComplete),
	.B(ClkDiv_Z[2]),
	.C(SckDacs_i),
	.D(N_1752),
	.Y(N_1896)
);
defparam Sck_i_RNI1OJB1.INIT=16'h4000;
// @33:151
  CFG3 DataFromMisoA_15_10_0_a2_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1736),
	.Y(N_885)
);
defparam DataFromMisoA_15_10_0_a2_0_a2_0.INIT=8'h08;
// @33:151
  CFG3 DataFromMisoA_15_8_0_a2_2_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1736),
	.Y(N_884)
);
defparam DataFromMisoA_15_8_0_a2_2_a2_0.INIT=8'h02;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_i_x2_0_a2_0[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1736),
	.Y(N_882)
);
defparam \SpiBitPos_6_1.SUM_i_x2_0_a2_0[1] .INIT=8'h04;
// @33:151
  CFG4 DataFromMisoA_15_3_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_3)
);
defparam DataFromMisoA_15_3_0_a2_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_15_7_a2_3_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15)
);
defparam DataFromMisoA_15_7_a2_3_a2.INIT=16'h0100;
// @33:151
  CFG4 DataFromMisoA_15_19_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_7)
);
defparam DataFromMisoA_15_19_0_a2_0_a2.INIT=16'h0020;
// @33:151
  CFG4 DataFromMisoA_15_11_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoD_15_5)
);
defparam DataFromMisoA_15_11_0_a2_1_a2.INIT=16'h0002;
// @18:443
  CFG3 MosiA_i_RNO (
	.A(DacWriteOutA_i[23]),
	.B(ClkDiv_Z[2]),
	.C(N_1954),
	.Y(MosiA_i_RNO_Z)
);
defparam MosiA_i_RNO.INIT=8'hE2;
// @18:443
  CFG4 DataFromMisoA_15_11_0_a2_1_o2_RNI2MRO (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_7)
);
defparam DataFromMisoA_15_11_0_a2_1_o2_RNI2MRO.INIT=16'h1000;
// @33:151
  CFG4 DataFromMisoA_15_6_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_885),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_6)
);
defparam DataFromMisoA_15_6_0_a2_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_15_5_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_882),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15)
);
defparam DataFromMisoA_15_5_0_a2_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_15_4_1_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_884),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_4)
);
defparam DataFromMisoA_15_4_1_a2_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_15_2_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_885),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoD_15)
);
defparam DataFromMisoA_15_2_0_a2_0_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_15_1_3_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_882),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_1)
);
defparam DataFromMisoA_15_1_3_a2_0_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_15_0_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_884),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoA_15_0)
);
defparam DataFromMisoA_15_0_0_a2_1_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_15_22_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_885),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoC_15_1)
);
defparam DataFromMisoA_15_22_0_a2_0_a2.INIT=16'h0080;
// @33:151
  CFG4 DataFromMisoA_15_21_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_882),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_9)
);
defparam DataFromMisoA_15_21_0_a2_0_a2.INIT=16'h0080;
// @33:151
  CFG4 DataFromMisoA_15_20_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_884),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoC_15)
);
defparam DataFromMisoA_15_20_0_a2_0_a2.INIT=16'h0080;
// @33:151
  CFG4 DataFromMisoA_15_18_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_885),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_6)
);
defparam DataFromMisoA_15_18_0_a2_0_a2.INIT=16'h0040;
// @33:151
  CFG4 DataFromMisoA_15_17_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_882),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_5)
);
defparam DataFromMisoA_15_17_0_a2_0_a2.INIT=16'h0040;
// @33:151
  CFG4 DataFromMisoA_15_16_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_884),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_4)
);
defparam DataFromMisoA_15_16_0_a2_1_a2.INIT=16'h0040;
// @33:151
  CFG4 DataFromMisoA_15_15_0_a2_2_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_3)
);
defparam DataFromMisoA_15_15_0_a2_2_a2.INIT=16'h0010;
// @33:151
  CFG4 DataFromMisoA_15_14_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_885),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoB_15_2)
);
defparam DataFromMisoA_15_14_0_a2_0_a2.INIT=16'h0008;
// @33:151
  CFG4 DataFromMisoA_15_13_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_882),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoD_15_7)
);
defparam DataFromMisoA_15_13_0_a2_1_a2.INIT=16'h0008;
// @33:151
  CFG4 DataFromMisoA_15_12_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_884),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMisoD_15_6)
);
defparam DataFromMisoA_15_12_0_a2_0_a2.INIT=16'h0008;
// @33:151
  CFG2 DataFromMisoA_15_10_0_a2_0_a2 (
	.A(N_885),
	.B(N_1745),
	.Y(DataFromMisoA_15_10)
);
defparam DataFromMisoA_15_10_0_a2_0_a2.INIT=4'h2;
// @33:151
  CFG2 DataFromMisoA_15_9_0_a2_1_a2 (
	.A(N_882),
	.B(N_1745),
	.Y(DataFromMisoA_15_9)
);
defparam DataFromMisoA_15_9_0_a2_1_a2.INIT=4'h2;
// @33:151
  CFG2 DataFromMisoA_15_8_0_a2_2_a2 (
	.A(N_884),
	.B(N_1745),
	.Y(DataFromMisoA_15_8)
);
defparam DataFromMisoA_15_8_0_a2_2_a2.INIT=4'h2;
// @18:443
  CFG4 \SpiBitPos_RNITDGB2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(m41_i_a2_2),
	.D(N_1896),
	.Y(N_215)
);
defparam \SpiBitPos_RNITDGB2[0] .INIT=16'hFF10;
// @33:151
  CFG4 \SpiBitPos_6_1.SUM_i_x2_i[3]  (
	.A(N_1750),
	.B(DataFromMisoA_15),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[2]),
	.Y(N_247)
);
defparam \SpiBitPos_6_1.SUM_i_x2_i[3] .INIT=16'hFCEC;
// @33:110
  CFG3 \SpiBitPos_6_1.N_45_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1745),
	.C(N_1750),
	.Y(N_45_i)
);
defparam \SpiBitPos_6_1.N_45_i .INIT=8'h84;
// @33:110
  CFG3 \SpiBitPos_6_1.N_242_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_1736),
	.C(N_1752),
	.Y(N_242_i)
);
defparam \SpiBitPos_6_1.N_242_i .INIT=8'h90;
// @33:110
  CFG4 \SpiBitPos_6_1.N_49_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1750),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_49_i)
);
defparam \SpiBitPos_6_1.N_49_i .INIT=16'hFE00;
// @33:110
  CFG4 \SpiBitPos_6_1.N_90_i_i  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1736),
	.D(N_1745),
	.Y(N_90_i_i)
);
defparam \SpiBitPos_6_1.N_90_i_i .INIT=16'hC9C8;
// @33:110
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(ClkDiv_Z[2]),
	.C(SckDacs_i),
	.D(N_1752),
	.Y(N_195_i)
);
defparam Sck_i_RNO.INIT=16'hB4F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterQuadPorts_work_main_architecture_main_1layer1 */

module SpiDacQuadPorts_102000000 (
  DacASetpoint,
  DacBSetpoint,
  DacCSetpoint,
  DacDSetpoint,
  DacAReadback,
  DacBReadback,
  DacCReadback,
  DacDReadback,
  N_206_i_i,
  N_204_i_i,
  N_208_i_i,
  N_208_i_set,
  MosiDacD_i,
  N_215,
  MosiDacC_i,
  N_204_i_set,
  MosiDacB_i,
  N_206_i_set,
  MosiDacA_i,
  SckDacs_i,
  shot_i,
  SpiRst_1z,
  WriteDacs,
  SpiRst_arst,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [23:0] DacASetpoint ;
input [23:0] DacBSetpoint ;
input [23:0] DacCSetpoint ;
input [23:0] DacDSetpoint ;
output [23:0] DacAReadback ;
output [23:0] DacBReadback ;
output [23:0] DacCReadback ;
output [23:0] DacDReadback ;
output N_206_i_i ;
output N_204_i_i ;
output N_208_i_i ;
input N_208_i_set ;
output MosiDacD_i ;
output N_215 ;
output MosiDacC_i ;
input N_204_i_set ;
output MosiDacB_i ;
input N_206_i_set ;
output MosiDacA_i ;
output SckDacs_i ;
input shot_i ;
output SpiRst_1z ;
input WriteDacs ;
output SpiRst_arst ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire N_206_i_i ;
wire N_204_i_i ;
wire N_208_i_i ;
wire N_208_i_set ;
wire MosiDacD_i ;
wire N_215 ;
wire MosiDacC_i ;
wire N_204_i_set ;
wire MosiDacB_i ;
wire N_206_i_set ;
wire MosiDacA_i ;
wire SckDacs_i ;
wire shot_i ;
wire SpiRst_1z ;
wire WriteDacs ;
wire SpiRst_arst ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [23:0] DacReadbackD_i;
wire [23:0] DacReadbackC_i;
wire [23:0] DacReadbackB_i;
wire [23:0] DacReadbackA_i;
wire [23:0] DacWriteOutD_i_Z;
wire [23:0] DacWriteOutC_i_Z;
wire [23:0] DacWriteOutB_i_Z;
wire [23:0] DacWriteOutA_i_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire N_587_i ;
wire N_254 ;
wire VCC ;
wire SpiRst_arst_i ;
wire LastWriteDac_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_251_i ;
wire N_249_i ;
wire DacWriteOutA_i_0_sqmuxa ;
// @49:187
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_587_i),
	.EN(N_254),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI47IF (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI47IF_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI47IF_0.INIT=2'h1;
// @49:187
  SLE LastWriteDac (
	.Q(LastWriteDac_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteDacs),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_251_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_587_i),
	.EN(N_254),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[11]  (
	.Q(DacDReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[11]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[10]  (
	.Q(DacDReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[10]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[9]  (
	.Q(DacDReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[9]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[8]  (
	.Q(DacDReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[8]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[7]  (
	.Q(DacDReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[7]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[6]  (
	.Q(DacDReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[6]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[5]  (
	.Q(DacDReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[5]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[4]  (
	.Q(DacDReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[4]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[3]  (
	.Q(DacDReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[3]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[2]  (
	.Q(DacDReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[2]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[1]  (
	.Q(DacDReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[1]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[0]  (
	.Q(DacDReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[0]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[2]  (
	.Q(DacCReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[2]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[1]  (
	.Q(DacCReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[1]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[0]  (
	.Q(DacCReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[0]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[23]  (
	.Q(DacDReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[23]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[22]  (
	.Q(DacDReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[22]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[21]  (
	.Q(DacDReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[21]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[20]  (
	.Q(DacDReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[20]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[19]  (
	.Q(DacDReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[19]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[18]  (
	.Q(DacDReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[18]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[17]  (
	.Q(DacDReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[17]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[16]  (
	.Q(DacDReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[16]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[15]  (
	.Q(DacDReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[15]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[14]  (
	.Q(DacDReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[14]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[13]  (
	.Q(DacDReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[13]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackD[12]  (
	.Q(DacDReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackD_i[12]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[17]  (
	.Q(DacCReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[17]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[16]  (
	.Q(DacCReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[16]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[15]  (
	.Q(DacCReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[15]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[14]  (
	.Q(DacCReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[14]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[13]  (
	.Q(DacCReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[13]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[12]  (
	.Q(DacCReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[12]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[11]  (
	.Q(DacCReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[11]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[10]  (
	.Q(DacCReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[10]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[9]  (
	.Q(DacCReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[9]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[8]  (
	.Q(DacCReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[8]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[7]  (
	.Q(DacCReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[7]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[6]  (
	.Q(DacCReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[6]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[5]  (
	.Q(DacCReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[5]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[4]  (
	.Q(DacCReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[4]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[3]  (
	.Q(DacCReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[3]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[8]  (
	.Q(DacBReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[8]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[7]  (
	.Q(DacBReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[7]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[6]  (
	.Q(DacBReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[6]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[5]  (
	.Q(DacBReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[5]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[4]  (
	.Q(DacBReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[4]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[3]  (
	.Q(DacBReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[3]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[2]  (
	.Q(DacBReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[2]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[1]  (
	.Q(DacBReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[1]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[0]  (
	.Q(DacBReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[0]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[23]  (
	.Q(DacCReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[23]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[22]  (
	.Q(DacCReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[22]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[21]  (
	.Q(DacCReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[21]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[20]  (
	.Q(DacCReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[20]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[19]  (
	.Q(DacCReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[19]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackC[18]  (
	.Q(DacCReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackC_i[18]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[23]  (
	.Q(DacBReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[23]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[22]  (
	.Q(DacBReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[22]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[21]  (
	.Q(DacBReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[21]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[20]  (
	.Q(DacBReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[20]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[19]  (
	.Q(DacBReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[19]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[18]  (
	.Q(DacBReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[18]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[17]  (
	.Q(DacBReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[17]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[16]  (
	.Q(DacBReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[16]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[15]  (
	.Q(DacBReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[15]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[14]  (
	.Q(DacBReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[14]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[13]  (
	.Q(DacBReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[13]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[12]  (
	.Q(DacBReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[12]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[11]  (
	.Q(DacBReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[11]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[10]  (
	.Q(DacBReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[10]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackB[9]  (
	.Q(DacBReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackB_i[9]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[14]  (
	.Q(DacAReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[14]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[13]  (
	.Q(DacAReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[13]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[12]  (
	.Q(DacAReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[12]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[11]  (
	.Q(DacAReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[11]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[10]  (
	.Q(DacAReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[10]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[9]  (
	.Q(DacAReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[9]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[8]  (
	.Q(DacAReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[8]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[7]  (
	.Q(DacAReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[7]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[6]  (
	.Q(DacAReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[6]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[5]  (
	.Q(DacAReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[5]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[4]  (
	.Q(DacAReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[4]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[3]  (
	.Q(DacAReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[3]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[2]  (
	.Q(DacAReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[2]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[1]  (
	.Q(DacAReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[1]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[0]  (
	.Q(DacAReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[0]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[5]  (
	.Q(DacWriteOutD_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[4]  (
	.Q(DacWriteOutD_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[3]  (
	.Q(DacWriteOutD_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[2]  (
	.Q(DacWriteOutD_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[1]  (
	.Q(DacWriteOutD_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[0]  (
	.Q(DacWriteOutD_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[23]  (
	.Q(DacAReadback[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[23]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[22]  (
	.Q(DacAReadback[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[22]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[21]  (
	.Q(DacAReadback[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[21]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[20]  (
	.Q(DacAReadback[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[20]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[19]  (
	.Q(DacAReadback[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[19]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[18]  (
	.Q(DacAReadback[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[18]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[17]  (
	.Q(DacAReadback[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[17]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[16]  (
	.Q(DacAReadback[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[16]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacReadbackA[15]  (
	.Q(DacAReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadbackA_i[15]),
	.EN(N_249_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[20]  (
	.Q(DacWriteOutD_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[19]  (
	.Q(DacWriteOutD_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[18]  (
	.Q(DacWriteOutD_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[17]  (
	.Q(DacWriteOutD_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[16]  (
	.Q(DacWriteOutD_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[15]  (
	.Q(DacWriteOutD_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[14]  (
	.Q(DacWriteOutD_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[13]  (
	.Q(DacWriteOutD_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[12]  (
	.Q(DacWriteOutD_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[11]  (
	.Q(DacWriteOutD_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[10]  (
	.Q(DacWriteOutD_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[9]  (
	.Q(DacWriteOutD_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[8]  (
	.Q(DacWriteOutD_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[7]  (
	.Q(DacWriteOutD_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[6]  (
	.Q(DacWriteOutD_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[11]  (
	.Q(DacWriteOutC_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[10]  (
	.Q(DacWriteOutC_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[9]  (
	.Q(DacWriteOutC_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[8]  (
	.Q(DacWriteOutC_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[7]  (
	.Q(DacWriteOutC_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[6]  (
	.Q(DacWriteOutC_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[5]  (
	.Q(DacWriteOutC_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[4]  (
	.Q(DacWriteOutC_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[3]  (
	.Q(DacWriteOutC_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[2]  (
	.Q(DacWriteOutC_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[1]  (
	.Q(DacWriteOutC_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[0]  (
	.Q(DacWriteOutC_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[23]  (
	.Q(DacWriteOutD_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[22]  (
	.Q(DacWriteOutD_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutD_i[21]  (
	.Q(DacWriteOutD_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[2]  (
	.Q(DacWriteOutB_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[1]  (
	.Q(DacWriteOutB_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[0]  (
	.Q(DacWriteOutB_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[23]  (
	.Q(DacWriteOutC_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[22]  (
	.Q(DacWriteOutC_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[21]  (
	.Q(DacWriteOutC_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[20]  (
	.Q(DacWriteOutC_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[19]  (
	.Q(DacWriteOutC_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[18]  (
	.Q(DacWriteOutC_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[17]  (
	.Q(DacWriteOutC_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[16]  (
	.Q(DacWriteOutC_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[15]  (
	.Q(DacWriteOutC_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[14]  (
	.Q(DacWriteOutC_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[13]  (
	.Q(DacWriteOutC_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutC_i[12]  (
	.Q(DacWriteOutC_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[17]  (
	.Q(DacWriteOutB_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[16]  (
	.Q(DacWriteOutB_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[15]  (
	.Q(DacWriteOutB_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[14]  (
	.Q(DacWriteOutB_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[13]  (
	.Q(DacWriteOutB_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[12]  (
	.Q(DacWriteOutB_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[11]  (
	.Q(DacWriteOutB_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[10]  (
	.Q(DacWriteOutB_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[9]  (
	.Q(DacWriteOutB_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[8]  (
	.Q(DacWriteOutB_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[7]  (
	.Q(DacWriteOutB_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[6]  (
	.Q(DacWriteOutB_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[5]  (
	.Q(DacWriteOutB_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[4]  (
	.Q(DacWriteOutB_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[3]  (
	.Q(DacWriteOutB_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[8]  (
	.Q(DacWriteOutA_i_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[8]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[7]  (
	.Q(DacWriteOutA_i_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[7]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[6]  (
	.Q(DacWriteOutA_i_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[6]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[5]  (
	.Q(DacWriteOutA_i_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[5]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[4]  (
	.Q(DacWriteOutA_i_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[4]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[3]  (
	.Q(DacWriteOutA_i_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[3]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[2]  (
	.Q(DacWriteOutA_i_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[2]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[1]  (
	.Q(DacWriteOutA_i_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[1]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[0]  (
	.Q(DacWriteOutA_i_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[0]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[23]  (
	.Q(DacWriteOutB_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[22]  (
	.Q(DacWriteOutB_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[21]  (
	.Q(DacWriteOutB_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[20]  (
	.Q(DacWriteOutB_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[19]  (
	.Q(DacWriteOutB_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutB_i[18]  (
	.Q(DacWriteOutB_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[23]  (
	.Q(DacWriteOutA_i_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[23]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[22]  (
	.Q(DacWriteOutA_i_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[22]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[21]  (
	.Q(DacWriteOutA_i_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[21]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[20]  (
	.Q(DacWriteOutA_i_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[20]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[19]  (
	.Q(DacWriteOutA_i_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[19]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[18]  (
	.Q(DacWriteOutA_i_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[18]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[17]  (
	.Q(DacWriteOutA_i_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[17]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[16]  (
	.Q(DacWriteOutA_i_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[16]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[15]  (
	.Q(DacWriteOutA_i_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[15]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[14]  (
	.Q(DacWriteOutA_i_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[14]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[13]  (
	.Q(DacWriteOutA_i_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[13]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[12]  (
	.Q(DacWriteOutA_i_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[12]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[11]  (
	.Q(DacWriteOutA_i_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[11]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[10]  (
	.Q(DacWriteOutA_i_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[10]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:187
  SLE \DacWriteOutA_i[9]  (
	.Q(DacWriteOutA_i_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpoint[9]),
	.EN(DacWriteOutA_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @49:225
  CFG2 LastWriteDac_RNIFNUN (
	.A(WriteDacs),
	.B(LastWriteDac_Z),
	.Y(N_587_i)
);
defparam LastWriteDac_RNIFNUN.INIT=4'h9;
// @49:207
  CFG2 DacWriteOutA_i_0_sqmuxa_0_a2 (
	.A(WriteDacs),
	.B(LastWriteDac_Z),
	.Y(DacWriteOutA_i_0_sqmuxa)
);
defparam DacWriteOutA_i_0_sqmuxa_0_a2.INIT=4'h2;
// @33:110
  CFG4 \un1_dacwriteouta_i5_i_0[0]  (
	.A(N_587_i),
	.B(DacWriteOutA_i_0_sqmuxa),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(N_254)
);
defparam \un1_dacwriteouta_i5_i_0[0] .INIT=16'hCECC;
// @49:187
  CFG3 LastSpiXferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(N_587_i),
	.Y(N_251_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h60;
// @49:187
  CFG4 LastSpiXferComplete_RNIHUCV1 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(shot_i),
	.D(N_587_i),
	.Y(N_249_i)
);
defparam LastSpiXferComplete_RNIHUCV1.INIT=16'h0400;
// @49:141
  SpiMasterQuadPorts_work_main_architecture_main_1layer1 Spi (
	.DacReadbackD_i(DacReadbackD_i[23:0]),
	.DacReadbackC_i(DacReadbackC_i[23:0]),
	.DacReadbackB_i(DacReadbackB_i[23:0]),
	.DacReadbackA_i(DacReadbackA_i[23:0]),
	.DacWriteOutA_i(DacWriteOutA_i_Z[23:0]),
	.DacWriteOutB_i(DacWriteOutB_i_Z[23:0]),
	.DacWriteOutC_i(DacWriteOutC_i_Z[23:0]),
	.DacWriteOutD_i(DacWriteOutD_i_Z[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckDacs_i(SckDacs_i),
	.SpiRst_arst_i(SpiRst_arst_i),
	.MosiDacA_i(MosiDacA_i),
	.N_206_i_set(N_206_i_set),
	.MosiDacB_i(MosiDacB_i),
	.N_204_i_set(N_204_i_set),
	.MosiDacC_i(MosiDacC_i),
	.N_215(N_215),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiDacD_i(MosiDacD_i),
	.N_208_i_set(N_208_i_set),
	.N_208_i_i(N_208_i_i),
	.N_204_i_i(N_204_i_i),
	.N_206_i_i(N_206_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacQuadPorts_102000000 */

module OneShotPorts_work_main_architecture_main_1layer1 (
  ClkDiv,
  ClkDiv_3,
  N_802_i,
  FCCC_C0_0_GL1,
  SpiRst_arst,
  nLDacs_i
)
;
output [2:0] ClkDiv ;
input [2:1] ClkDiv_3 ;
input N_802_i ;
input FCCC_C0_0_GL1 ;
input SpiRst_arst ;
output nLDacs_i ;
wire N_802_i ;
wire FCCC_C0_0_GL1 ;
wire SpiRst_arst ;
wire nLDacs_i ;
wire [2:2] ClkDiv_i;
wire GND ;
wire VCC ;
  CFG1 shot_i_RNO (
	.A(ClkDiv[2]),
	.Y(ClkDiv_i[2])
);
defparam shot_i_RNO.INIT=2'h1;
// @34:58
  SLE shot_i (
	.Q(nLDacs_i),
	.ADn(GND),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv_Z[0]  (
	.Q(ClkDiv[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst),
	.CLK(FCCC_C0_0_GL1),
	.D(N_802_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_1layer1 */

module IBufP2Ports_2 (
  nDrdyAdcA_i,
  nDrdyAdcA_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcA_i ;
input nDrdyAdcA_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcA_i ;
wire nDrdyAdcA_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcA_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_2 */

module IBufP2Ports_3 (
  nDrdyAdcB_i,
  nDrdyAdcB_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcB_i ;
input nDrdyAdcB_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcB_i ;
wire nDrdyAdcB_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcB_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module IBufP2Ports_5 (
  nDrdyAdcC_c,
  FCCC_C0_0_GL1,
  nDrdyAdcC_i
)
;
input nDrdyAdcC_c ;
input FCCC_C0_0_GL1 ;
output nDrdyAdcC_i ;
wire nDrdyAdcC_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyAdcC_i ;
wire VCC ;
wire Temp1_Z ;
wire GND ;
// @30:47
  SLE O (
	.Q(nDrdyAdcC_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcC_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module IBufP2Ports_6 (
  nDrdyAdcD_i,
  nDrdyAdcD_c,
  FCCC_C0_0_GL1
)
;
output nDrdyAdcD_i ;
input nDrdyAdcD_c ;
input FCCC_C0_0_GL1 ;
wire nDrdyAdcD_i ;
wire nDrdyAdcD_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcD_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(nDrdyAdcD_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module IBufP2Ports_7 (
  MisoAdcA_i,
  MisoAdcA_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcA_i ;
input MisoAdcA_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcA_i ;
wire MisoAdcA_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcA_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module IBufP2Ports_8 (
  MisoAdcB_i,
  MisoAdcB_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcB_i ;
input MisoAdcB_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcB_i ;
wire MisoAdcB_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcB_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module IBufP2Ports_9 (
  MisoAdcC_i,
  MisoAdcC_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcC_i ;
input MisoAdcC_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcC_i ;
wire MisoAdcC_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcC_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module IBufP2Ports_10 (
  MisoAdcD_i,
  MisoAdcD_c,
  FCCC_C0_0_GL1
)
;
output MisoAdcD_i ;
input MisoAdcD_c ;
input FCCC_C0_0_GL1 ;
wire MisoAdcD_i ;
wire MisoAdcD_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoAdcD_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module VariableClockDividerPorts_work_main_architecture_main_1layer1 (
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  TrigAdcs_c
)
;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output TrigAdcs_c ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire TrigAdcs_c ;
wire [14:0] ClkDiv_Z;
wire [14:0] ClkDiv_4;
wire VCC ;
wire N_813_i ;
wire GND ;
wire ClkDiv_4_s_0_265_FCO ;
wire ClkDiv_4_s_0_265_S ;
wire ClkDiv_4_s_0_265_Y ;
wire clkdiv16lto14 ;
wire ClkDiv_4_cry_0_Z ;
wire ClkDiv_4_cry_0_Y ;
wire ClkDiv_4_cry_1_Z ;
wire ClkDiv_4_cry_1_Y ;
wire ClkDiv_4_cry_2_Z ;
wire ClkDiv_4_cry_2_Y ;
wire ClkDiv_4_cry_3_Z ;
wire ClkDiv_4_cry_3_Y ;
wire ClkDiv_4_cry_4_Z ;
wire ClkDiv_4_cry_4_Y ;
wire ClkDiv_4_cry_5_Z ;
wire ClkDiv_4_cry_5_Y ;
wire ClkDiv_4_cry_6_Z ;
wire ClkDiv_4_cry_6_Y ;
wire ClkDiv_4_cry_7_Z ;
wire ClkDiv_4_cry_7_Y ;
wire ClkDiv_4_cry_8_Z ;
wire ClkDiv_4_cry_8_Y ;
wire ClkDiv_4_cry_9_Z ;
wire ClkDiv_4_cry_9_Y ;
wire ClkDiv_4_cry_10_Z ;
wire ClkDiv_4_cry_10_Y ;
wire ClkDiv_4_cry_11_Z ;
wire ClkDiv_4_cry_11_Y ;
wire ClkDiv_4_cry_12_Z ;
wire ClkDiv_4_cry_12_Y ;
wire ClkDiv_4_s_14_FCO ;
wire ClkDiv_4_s_14_Y ;
wire ClkDiv_4_cry_13_Z ;
wire ClkDiv_4_cry_13_Y ;
wire clkdiv16lto11_i_a2_8 ;
wire clkdiv16lto11_i_a2_7 ;
wire clkdiv16lto11_i_a2_6 ;
wire clkdiv16lto11_i_a2 ;
// @32:57
  SLE clko_i (
	.Q(TrigAdcs_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_813_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[13]  (
	.Q(ClkDiv_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[12]  (
	.Q(ClkDiv_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[11]  (
	.Q(ClkDiv_Z[11]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[10]  (
	.Q(ClkDiv_Z[10]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[14]  (
	.Q(ClkDiv_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_4[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  ARI1 ClkDiv_4_s_0_265 (
	.FCO(ClkDiv_4_s_0_265_FCO),
	.S(ClkDiv_4_s_0_265_S),
	.Y(ClkDiv_4_s_0_265_Y),
	.B(clkdiv16lto14),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_4_s_0_265.INIT=20'h4AA00;
// @32:68
  ARI1 ClkDiv_4_cry_0 (
	.FCO(ClkDiv_4_cry_0_Z),
	.S(ClkDiv_4[0]),
	.Y(ClkDiv_4_cry_0_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_s_0_265_FCO)
);
defparam ClkDiv_4_cry_0.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_1 (
	.FCO(ClkDiv_4_cry_1_Z),
	.S(ClkDiv_4[1]),
	.Y(ClkDiv_4_cry_1_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_0_Z)
);
defparam ClkDiv_4_cry_1.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_2 (
	.FCO(ClkDiv_4_cry_2_Z),
	.S(ClkDiv_4[2]),
	.Y(ClkDiv_4_cry_2_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_1_Z)
);
defparam ClkDiv_4_cry_2.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_3 (
	.FCO(ClkDiv_4_cry_3_Z),
	.S(ClkDiv_4[3]),
	.Y(ClkDiv_4_cry_3_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_2_Z)
);
defparam ClkDiv_4_cry_3.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_4 (
	.FCO(ClkDiv_4_cry_4_Z),
	.S(ClkDiv_4[4]),
	.Y(ClkDiv_4_cry_4_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_3_Z)
);
defparam ClkDiv_4_cry_4.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_5 (
	.FCO(ClkDiv_4_cry_5_Z),
	.S(ClkDiv_4[5]),
	.Y(ClkDiv_4_cry_5_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_4_Z)
);
defparam ClkDiv_4_cry_5.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_6 (
	.FCO(ClkDiv_4_cry_6_Z),
	.S(ClkDiv_4[6]),
	.Y(ClkDiv_4_cry_6_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_5_Z)
);
defparam ClkDiv_4_cry_6.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_7 (
	.FCO(ClkDiv_4_cry_7_Z),
	.S(ClkDiv_4[7]),
	.Y(ClkDiv_4_cry_7_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_6_Z)
);
defparam ClkDiv_4_cry_7.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_8 (
	.FCO(ClkDiv_4_cry_8_Z),
	.S(ClkDiv_4[8]),
	.Y(ClkDiv_4_cry_8_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_7_Z)
);
defparam ClkDiv_4_cry_8.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_9 (
	.FCO(ClkDiv_4_cry_9_Z),
	.S(ClkDiv_4[9]),
	.Y(ClkDiv_4_cry_9_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_8_Z)
);
defparam ClkDiv_4_cry_9.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_10 (
	.FCO(ClkDiv_4_cry_10_Z),
	.S(ClkDiv_4[10]),
	.Y(ClkDiv_4_cry_10_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_9_Z)
);
defparam ClkDiv_4_cry_10.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_11 (
	.FCO(ClkDiv_4_cry_11_Z),
	.S(ClkDiv_4[11]),
	.Y(ClkDiv_4_cry_11_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_10_Z)
);
defparam ClkDiv_4_cry_11.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_12 (
	.FCO(ClkDiv_4_cry_12_Z),
	.S(ClkDiv_4[12]),
	.Y(ClkDiv_4_cry_12_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_11_Z)
);
defparam ClkDiv_4_cry_12.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_s_14 (
	.FCO(ClkDiv_4_s_14_FCO),
	.S(ClkDiv_4[14]),
	.Y(ClkDiv_4_s_14_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_13_Z)
);
defparam ClkDiv_4_s_14.INIT=20'h48800;
// @32:68
  ARI1 ClkDiv_4_cry_13 (
	.FCO(ClkDiv_4_cry_13_Z),
	.S(ClkDiv_4[13]),
	.Y(ClkDiv_4_cry_13_Y),
	.B(clkdiv16lto14),
	.C(ClkDiv_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_4_cry_12_Z)
);
defparam ClkDiv_4_cry_13.INIT=20'h48800;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_8  (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(clkdiv16lto11_i_a2_8)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_8 .INIT=16'h8000;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_7  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(clkdiv16lto11_i_a2_7)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_7 .INIT=16'h8000;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto11_i_a2_6  (
	.A(ClkDiv_Z[11]),
	.B(ClkDiv_Z[10]),
	.C(ClkDiv_Z[9]),
	.D(ClkDiv_Z[8]),
	.Y(clkdiv16lto11_i_a2_6)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2_6 .INIT=16'h8000;
// @25:283
  CFG3 \op_lt.op_lt.clkdiv16lto11_i_a2  (
	.A(clkdiv16lto11_i_a2_8),
	.B(clkdiv16lto11_i_a2_7),
	.C(clkdiv16lto11_i_a2_6),
	.Y(clkdiv16lto11_i_a2)
);
defparam \op_lt.op_lt.clkdiv16lto11_i_a2 .INIT=8'h80;
// @25:283
  CFG4 \op_lt.op_lt.clkdiv16lto14  (
	.A(ClkDiv_Z[14]),
	.B(ClkDiv_Z[13]),
	.C(ClkDiv_Z[12]),
	.D(clkdiv16lto11_i_a2),
	.Y(clkdiv16lto14)
);
defparam \op_lt.op_lt.clkdiv16lto14 .INIT=16'h0001;
// @32:57
  CFG2 clko_i_RNO (
	.A(clkdiv16lto14),
	.B(TrigAdcs_c),
	.Y(N_813_i)
);
defparam clko_i_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_1layer1 */

module SpiMasterQuadPorts_work_main_architecture_main_0layer1 (
  DataFromMisoD,
  DataFromMisoC,
  DataFromMisoB,
  DataFromMisoA,
  shot_i,
  SpiXferComplete,
  SckAdcs_c,
  shot_i_arst_0_i,
  MisoAdcD_i,
  MisoAdcC_i,
  MisoAdcB_i,
  MisoAdcA_i,
  FCCC_C0_0_GL1
)
;
output [23:0] DataFromMisoD ;
output [23:0] DataFromMisoC ;
output [23:0] DataFromMisoB ;
output [23:0] DataFromMisoA ;
input shot_i ;
output SpiXferComplete ;
output SckAdcs_c ;
input shot_i_arst_0_i ;
input MisoAdcD_i ;
input MisoAdcC_i ;
input MisoAdcB_i ;
input MisoAdcA_i ;
input FCCC_C0_0_GL1 ;
wire shot_i ;
wire SpiXferComplete ;
wire SckAdcs_c ;
wire shot_i_arst_0_i ;
wire MisoAdcD_i ;
wire MisoAdcC_i ;
wire MisoAdcB_i ;
wire MisoAdcA_i ;
wire FCCC_C0_0_GL1 ;
wire [23:23] DataFromMisoArs;
wire [23:23] DataFromMisoBrs;
wire [23:23] DataFromMisoCrs;
wire [23:23] DataFromMisoDrs;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [3:1] ClkDiv_Z;
wire CO0 ;
wire CO0_i ;
wire un1_rst_4_Z ;
wire un1_rst_4_i ;
wire un1_rst_2_Z ;
wire un1_rst_2_i ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_set_0 ;
wire un1_rst_8_rs_0 ;
wire VCC ;
wire un1_rst_8_i ;
wire DataFromMisoA_6_7 ;
wire GND ;
wire un1_rst_2_set_Z ;
wire un1_rst_7_rs_0 ;
wire un1_rst_7_i ;
wire un1_rst_6_rs_0 ;
wire un1_rst_4_set_0 ;
wire un1_rst_6_i ;
wire N_32_i ;
wire N_34_i ;
wire N_29_i ;
wire N_1007_i ;
wire XferComplete_ice_0 ;
wire N_625_i_i ;
wire N_623_i_i ;
wire N_617_i ;
wire N_1006_i ;
wire DataFromMisoA_6_10 ;
wire DataFromMisoA_6_9 ;
wire DataFromMisoA_6_8 ;
wire DataFromMisoA_6_1 ;
wire DataFromMisoA_6_0 ;
wire DataFromMisoA_6 ;
wire DataFromMisoC_6_1 ;
wire DataFromMisoB_6_9 ;
wire DataFromMisoC_6 ;
wire DataFromMisoB_6_7 ;
wire DataFromMisoB_6_6 ;
wire DataFromMisoB_6_5 ;
wire DataFromMisoB_6_4 ;
wire DataFromMisoB_6_3 ;
wire DataFromMisoB_6_2 ;
wire DataFromMisoD_6_7 ;
wire DataFromMisoD_6_6 ;
wire DataFromMisoD_6_5 ;
wire DataFromMisoA_6_6 ;
wire DataFromMisoB_6 ;
wire DataFromMisoA_6_4 ;
wire DataFromMisoA_6_3 ;
wire DataFromMisoD_6 ;
wire N_878 ;
wire N_1740 ;
wire N_1737 ;
wire N_1917 ;
wire N_1746 ;
wire N_879 ;
wire CO3_i_a2_0_o2 ;
wire N_1756 ;
wire N_875 ;
wire N_1761 ;
wire N_97 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 un1_rst_4_set_RNO (
	.A(un1_rst_4_Z),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_set_RNO.INIT=2'h1;
  CFG1 un1_rst_2_set_RNO (
	.A(un1_rst_2_Z),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_set_RNO.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG3 \DataFromMisoA_1_RNILR9O[23]  (
	.A(un1_rst_set_0),
	.B(DataFromMisoArs[23]),
	.C(un1_rst_8_rs_0),
	.Y(DataFromMisoA[23])
);
defparam \DataFromMisoA_1_RNILR9O[23] .INIT=8'hEC;
// @33:110
  SLE \DataFromMisoA_1[23]  (
	.Q(DataFromMisoArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_0),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_8_rs (
	.Q(un1_rst_8_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_8_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_set_RNI60HK (
	.A(un1_rst_2_set_Z),
	.B(DataFromMisoBrs[23]),
	.C(un1_rst_7_rs_0),
	.Y(DataFromMisoB[23])
);
defparam un1_rst_2_set_RNI60HK.INIT=8'hEC;
// @33:110
  SLE \DataFromMisoB_1[23]  (
	.Q(DataFromMisoBrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_set (
	.Q(un1_rst_2_set_Z),
	.ADn(GND),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_2_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoC_1_RNI8B901[23]  (
	.A(DataFromMisoCrs[23]),
	.B(un1_rst_6_rs_0),
	.C(un1_rst_4_set_0),
	.Y(DataFromMisoC[23])
);
defparam \DataFromMisoC_1_RNI8B901[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoC_1[23]  (
	.Q(DataFromMisoCrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMisoD_1_RNI9HO41[23]  (
	.A(DataFromMisoDrs[23]),
	.B(un1_rst_6_rs_0),
	.C(un1_rst_4_set_0),
	.Y(DataFromMisoD[23])
);
defparam \DataFromMisoD_1_RNI9HO41[23] .INIT=8'hEA;
// @33:110
  SLE \DataFromMisoD_1[23]  (
	.Q(DataFromMisoDrs[23]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_set (
	.Q(un1_rst_4_set_0),
	.ADn(GND),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_rs (
	.Q(un1_rst_6_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(un1_rst_4_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_32_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_34_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_29_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE Sck_i (
	.Q(SckAdcs_c),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1007_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_625_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_623_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_617_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1006_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[2]  (
	.Q(DataFromMisoA[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[1]  (
	.Q(DataFromMisoA[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[0]  (
	.Q(DataFromMisoA[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[17]  (
	.Q(DataFromMisoA[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[16]  (
	.Q(DataFromMisoA[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[15]  (
	.Q(DataFromMisoA[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[14]  (
	.Q(DataFromMisoA[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[13]  (
	.Q(DataFromMisoA[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[12]  (
	.Q(DataFromMisoA[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[11]  (
	.Q(DataFromMisoA[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[10]  (
	.Q(DataFromMisoA[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[9]  (
	.Q(DataFromMisoA[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[8]  (
	.Q(DataFromMisoA[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[7]  (
	.Q(DataFromMisoA[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[6]  (
	.Q(DataFromMisoA[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[5]  (
	.Q(DataFromMisoA[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[4]  (
	.Q(DataFromMisoA[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[3]  (
	.Q(DataFromMisoA[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[9]  (
	.Q(DataFromMisoB[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[8]  (
	.Q(DataFromMisoB[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[7]  (
	.Q(DataFromMisoB[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[6]  (
	.Q(DataFromMisoB[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[5]  (
	.Q(DataFromMisoB[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[4]  (
	.Q(DataFromMisoB[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[3]  (
	.Q(DataFromMisoB[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[2]  (
	.Q(DataFromMisoB[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[1]  (
	.Q(DataFromMisoB[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[0]  (
	.Q(DataFromMisoB[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[22]  (
	.Q(DataFromMisoA[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[21]  (
	.Q(DataFromMisoA[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[20]  (
	.Q(DataFromMisoA[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[19]  (
	.Q(DataFromMisoA[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoA_1[18]  (
	.Q(DataFromMisoA[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcA_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[1]  (
	.Q(DataFromMisoC[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[0]  (
	.Q(DataFromMisoC[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[22]  (
	.Q(DataFromMisoB[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[21]  (
	.Q(DataFromMisoB[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[20]  (
	.Q(DataFromMisoB[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[19]  (
	.Q(DataFromMisoB[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[18]  (
	.Q(DataFromMisoB[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[17]  (
	.Q(DataFromMisoB[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[16]  (
	.Q(DataFromMisoB[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[15]  (
	.Q(DataFromMisoB[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[14]  (
	.Q(DataFromMisoB[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[13]  (
	.Q(DataFromMisoB[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[12]  (
	.Q(DataFromMisoB[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[11]  (
	.Q(DataFromMisoB[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoB_1[10]  (
	.Q(DataFromMisoB[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcB_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[16]  (
	.Q(DataFromMisoC[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[15]  (
	.Q(DataFromMisoC[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[14]  (
	.Q(DataFromMisoC[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[13]  (
	.Q(DataFromMisoC[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[12]  (
	.Q(DataFromMisoC[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[11]  (
	.Q(DataFromMisoC[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[10]  (
	.Q(DataFromMisoC[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[9]  (
	.Q(DataFromMisoC[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[8]  (
	.Q(DataFromMisoC[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[7]  (
	.Q(DataFromMisoC[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[6]  (
	.Q(DataFromMisoC[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[5]  (
	.Q(DataFromMisoC[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[4]  (
	.Q(DataFromMisoC[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[3]  (
	.Q(DataFromMisoC[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[2]  (
	.Q(DataFromMisoC[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[8]  (
	.Q(DataFromMisoD[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[7]  (
	.Q(DataFromMisoD[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[6]  (
	.Q(DataFromMisoD[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[5]  (
	.Q(DataFromMisoD[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[4]  (
	.Q(DataFromMisoD[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[3]  (
	.Q(DataFromMisoD[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[2]  (
	.Q(DataFromMisoD[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[1]  (
	.Q(DataFromMisoD[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[0]  (
	.Q(DataFromMisoD[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[22]  (
	.Q(DataFromMisoC[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[21]  (
	.Q(DataFromMisoC[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[20]  (
	.Q(DataFromMisoC[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[19]  (
	.Q(DataFromMisoC[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[18]  (
	.Q(DataFromMisoC[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoC_1[17]  (
	.Q(DataFromMisoC[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcC_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[22]  (
	.Q(DataFromMisoD[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[21]  (
	.Q(DataFromMisoD[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[20]  (
	.Q(DataFromMisoD[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[19]  (
	.Q(DataFromMisoD[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[18]  (
	.Q(DataFromMisoD[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoD_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[17]  (
	.Q(DataFromMisoD[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[16]  (
	.Q(DataFromMisoD[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[15]  (
	.Q(DataFromMisoD[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[14]  (
	.Q(DataFromMisoD[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoC_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[13]  (
	.Q(DataFromMisoD[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[12]  (
	.Q(DataFromMisoD[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoC_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[11]  (
	.Q(DataFromMisoD[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[10]  (
	.Q(DataFromMisoD[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:110
  SLE \DataFromMisoD_1[9]  (
	.Q(DataFromMisoD[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_0_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoAdcD_i),
	.EN(DataFromMisoB_6_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:151
  CFG4 \SpiBitPos_6_1.SUM_0_m2_0_a2_0[3]  (
	.A(N_878),
	.B(N_1740),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMisoA_6)
);
defparam \SpiBitPos_6_1.SUM_0_m2_0_a2_0[3] .INIT=16'h0002;
// @33:151
  CFG4 DataFromMisoA_6_18_0_a2_0_a2_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[0]),
	.C(N_1737),
	.D(SpiBitPos_Z[3]),
	.Y(N_1917)
);
defparam DataFromMisoA_6_18_0_a2_0_a2_0.INIT=16'h0400;
// @33:153
  CFG2 \ClkDiv_RNO[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(N_617_i)
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
// @33:151
  CFG2 \SpiBitPos_6_1.SUM_i_0_o2_0[2]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_1746)
);
defparam \SpiBitPos_6_1.SUM_i_0_o2_0[2] .INIT=4'hE;
// @33:151
  CFG2 DataFromMisoA_6_17_0_a2_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_879)
);
defparam DataFromMisoA_6_17_0_a2_0_a2_0.INIT=4'h2;
// @33:151
  CFG2 \SpiBitPos_6_1.SUM_0_m2_0_a2_1[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.Y(N_878)
);
defparam \SpiBitPos_6_1.SUM_0_m2_0_a2_1[3] .INIT=4'h4;
// @33:110
  CFG2 un1_rst_8 (
	.A(MisoAdcA_i),
	.B(shot_i),
	.Y(un1_rst_8_i)
);
defparam un1_rst_8.INIT=4'hB;
// @33:110
  CFG2 un1_rst_7 (
	.A(MisoAdcB_i),
	.B(shot_i),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @33:110
  CFG2 un1_rst_6 (
	.A(MisoAdcC_i),
	.B(shot_i),
	.Y(un1_rst_6_i)
);
defparam un1_rst_6.INIT=4'hB;
// @33:110
  CFG2 un1_rst_4 (
	.A(MisoAdcC_i),
	.B(shot_i),
	.Y(un1_rst_4_Z)
);
defparam un1_rst_4.INIT=4'h8;
// @33:110
  CFG2 un1_rst_2 (
	.A(MisoAdcB_i),
	.B(shot_i),
	.Y(un1_rst_2_Z)
);
defparam un1_rst_2.INIT=4'h8;
// @33:110
  CFG2 un1_rst (
	.A(MisoAdcA_i),
	.B(shot_i),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @33:151
  CFG4 \un3_clkdiv_1.CO3_i_a2_0_o2  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0),
	.Y(CO3_i_a2_0_o2)
);
defparam \un3_clkdiv_1.CO3_i_a2_0_o2 .INIT=16'h7FFF;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_i_0_o2[0]  (
	.A(SckAdcs_c),
	.B(CO3_i_a2_0_o2),
	.C(SpiXferComplete),
	.Y(N_1737)
);
defparam \SpiBitPos_6_1.SUM_i_0_o2[0] .INIT=8'hFE;
// @33:110
  CFG4 Sck_i_0_i_0_o2_0 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(N_1746),
	.D(SpiBitPos_Z[1]),
	.Y(N_1756)
);
defparam Sck_i_0_i_0_o2_0.INIT=16'hFFFE;
// @33:110
  CFG3 \ClkDiv_RNO[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0),
	.Y(N_623_i_i)
);
defparam \ClkDiv_RNO[2] .INIT=8'h6A;
// @33:151
  CFG4 \SpiBitPos_6_1.SUM_i_0_o2[2]  (
	.A(SckAdcs_c),
	.B(CO3_i_a2_0_o2),
	.C(SpiBitPos_Z[0]),
	.D(SpiXferComplete),
	.Y(N_1740)
);
defparam \SpiBitPos_6_1.SUM_i_0_o2[2] .INIT=16'hFFFE;
// @33:110
  CFG3 XferComplete_ice (
	.A(N_1756),
	.B(SckAdcs_c),
	.C(CO3_i_a2_0_o2),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=8'h04;
// @33:151
  CFG2 \SpiBitPos_6_1.SUM_i_0_a2_0[0]  (
	.A(N_1737),
	.B(SpiBitPos_Z[0]),
	.Y(N_875)
);
defparam \SpiBitPos_6_1.SUM_i_0_a2_0[0] .INIT=4'h4;
// @33:110
  CFG4 \ClkDiv_RNO[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0),
	.Y(N_625_i_i)
);
defparam \ClkDiv_RNO[3] .INIT=16'h6AAA;
// @33:151
  CFG4 DataFromMisoA_6_4_1_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_878),
	.D(N_875),
	.Y(DataFromMisoA_6_4)
);
defparam DataFromMisoA_6_4_1_a2_1_a2.INIT=16'h2000;
// @33:151
  CFG4 DataFromMisoA_6_20_0_a2_2_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_879),
	.D(N_875),
	.Y(DataFromMisoC_6)
);
defparam DataFromMisoA_6_20_0_a2_2_a2.INIT=16'h2000;
// @33:151
  CFG4 DataFromMisoA_6_21_0_a2_1_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_879),
	.Y(DataFromMisoB_6_9)
);
defparam DataFromMisoA_6_21_0_a2_1_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_12_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_875),
	.Y(DataFromMisoD_6_6)
);
defparam DataFromMisoA_6_12_0_a2_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_17_0_a2_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_879),
	.Y(DataFromMisoB_6_5)
);
defparam DataFromMisoA_6_17_0_a2_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_1_1_a2_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_878),
	.Y(DataFromMisoA_6_1)
);
defparam DataFromMisoA_6_1_1_a2_0_a2.INIT=16'h0200;
// @33:151
  CFG4 DataFromMisoA_6_14_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_875),
	.Y(DataFromMisoB_6_2)
);
defparam DataFromMisoA_6_14_0_a2_0_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_13_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_1740),
	.Y(DataFromMisoD_6_7)
);
defparam DataFromMisoA_6_13_0_a2_0_a2.INIT=16'h0008;
// @33:151
  CFG4 DataFromMisoA_6_10_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_875),
	.Y(DataFromMisoA_6_10)
);
defparam DataFromMisoA_6_10_0_a2_1_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_6_9_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_1740),
	.Y(DataFromMisoA_6_9)
);
defparam DataFromMisoA_6_9_0_a2_1_a2.INIT=16'h0004;
// @33:151
  CFG4 DataFromMisoA_6_5_0_a2_1_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_878),
	.Y(DataFromMisoB_6)
);
defparam DataFromMisoA_6_5_0_a2_1_a2.INIT=16'h0800;
// @33:151
  CFG4 DataFromMisoA_6_6_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_878),
	.D(N_875),
	.Y(DataFromMisoA_6_6)
);
defparam DataFromMisoA_6_6_0_a2_0_a2.INIT=16'h8000;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_0_m2_0_o2[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1740),
	.Y(N_1761)
);
defparam \SpiBitPos_6_1.SUM_0_m2_0_o2[3] .INIT=8'hFE;
// @33:151
  CFG3 DataFromMisoA_6_22_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1917),
	.Y(DataFromMisoC_6_1)
);
defparam DataFromMisoA_6_22_0_a2_1_a2.INIT=8'h80;
// @33:151
  CFG4 DataFromMisoA_6_8_0_a2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_875),
	.Y(DataFromMisoA_6_8)
);
defparam DataFromMisoA_6_8_0_a2_1_a2.INIT=16'h0100;
// @33:151
  CFG3 DataFromMisoA_6_16_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1917),
	.Y(DataFromMisoB_6_4)
);
defparam DataFromMisoA_6_16_0_a2_0_a2.INIT=8'h10;
// @33:151
  CFG3 DataFromMisoA_6_18_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1917),
	.Y(DataFromMisoB_6_6)
);
defparam DataFromMisoA_6_18_0_a2_0_a2.INIT=8'h40;
// @33:151
  CFG3 DataFromMisoA_6_7_0_a2_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_1761),
	.Y(DataFromMisoA_6_7)
);
defparam DataFromMisoA_6_7_0_a2_0_a2.INIT=8'h08;
// @33:151
  CFG4 DataFromMisoA_6_19_0_a2_1_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_879),
	.Y(DataFromMisoB_6_7)
);
defparam DataFromMisoA_6_19_0_a2_1_a2.INIT=16'h0400;
// @33:151
  CFG4 DataFromMisoA_6_11_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_1740),
	.Y(DataFromMisoD_6_5)
);
defparam DataFromMisoA_6_11_0_a2_0_a2.INIT=16'h0002;
// @33:151
  CFG2 DataFromMisoA_6_15_0_a2_0_a2 (
	.A(N_1761),
	.B(N_879),
	.Y(DataFromMisoB_6_3)
);
defparam DataFromMisoA_6_15_0_a2_0_a2.INIT=4'h4;
// @33:151
  CFG4 DataFromMisoA_6_0_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_878),
	.D(N_875),
	.Y(DataFromMisoA_6_0)
);
defparam DataFromMisoA_6_0_0_a2_0_a2.INIT=16'h1000;
// @33:151
  CFG4 DataFromMisoA_6_2_0_a2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_878),
	.D(N_875),
	.Y(DataFromMisoD_6)
);
defparam DataFromMisoA_6_2_0_a2_0_a2.INIT=16'h4000;
// @33:151
  CFG4 DataFromMisoA_6_3_0_a2_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_1740),
	.D(N_878),
	.Y(DataFromMisoA_6_3)
);
defparam DataFromMisoA_6_3_0_a2_0_a2.INIT=16'h0400;
// @33:151
  CFG3 \SpiBitPos_6_1.SUM_0_m2_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(DataFromMisoA_6),
	.C(N_1761),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0_m2_0[3] .INIT=8'hEC;
// @33:110
  CFG4 \SpiBitPos_6_1.N_34_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_1740),
	.Y(N_34_i)
);
defparam \SpiBitPos_6_1.N_34_i .INIT=16'hCC32;
// @33:110
  CFG3 \SpiBitPos_6_1.N_29_i  (
	.A(N_1756),
	.B(SpiBitPos_Z[0]),
	.C(N_1737),
	.Y(N_29_i)
);
defparam \SpiBitPos_6_1.N_29_i .INIT=8'h82;
// @33:110
  CFG4 Sck_i_RNO (
	.A(SpiXferComplete),
	.B(SckAdcs_c),
	.C(CO3_i_a2_0_o2),
	.D(N_1756),
	.Y(N_1007_i)
);
defparam Sck_i_RNO.INIT=16'hC9CC;
// @33:110
  CFG4 \SpiBitPos_6_1.N_32_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_1746),
	.D(N_1740),
	.Y(N_32_i)
);
defparam \SpiBitPos_6_1.N_32_i .INIT=16'hAA98;
// @33:110
  CFG3 \SpiBitPos_6_1.N_1006_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_1761),
	.Y(N_1006_i)
);
defparam \SpiBitPos_6_1.N_1006_i .INIT=8'hA8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterQuadPorts_work_main_architecture_main_0layer1 */

module OneShotPorts_work_main_architecture_main_2layer1 (
  shot_i_1z,
  shot_i_arst_0_i,
  FCCC_C0_0_GL1,
  SpiRst_arst_i
)
;
output shot_i_1z ;
output shot_i_arst_0_i ;
input FCCC_C0_0_GL1 ;
input SpiRst_arst_i ;
wire shot_i_1z ;
wire shot_i_arst_0_i ;
wire FCCC_C0_0_GL1 ;
wire SpiRst_arst_i ;
wire [1:1] ClkDiv_i;
wire [1:1] ClkDiv_Z;
wire [1:1] ClkDiv_RNO_Z;
wire shot_i_rep_Z ;
wire GND ;
wire VCC ;
wire shot_i_arst_0 ;
wire CO0_4 ;
wire N_30_i ;
// @34:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI3FR7 (
	.Y(shot_i_arst_0),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNITD6[1]  (
	.A(ClkDiv_Z[1]),
	.Y(ClkDiv_i[1])
);
defparam \ClkDiv_RNITD6[1] .INIT=2'h1;
  CFG1 shot_i_rep_RNI3FR7_0 (
	.A(shot_i_arst_0),
	.Y(shot_i_arst_0_i)
);
defparam shot_i_rep_RNI3FR7_0.INIT=2'h1;
// @34:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(ClkDiv_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:58
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_30_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:70
  CFG2 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[1]),
	.B(CO0_4),
	.Y(N_30_i)
);
defparam \ClkDiv_RNO[0] .INIT=4'h9;
// @34:70
  CFG2 \ClkDiv_RNO[1]  (
	.A(ClkDiv_Z[1]),
	.B(CO0_4),
	.Y(ClkDiv_RNO_Z[1])
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_main_architecture_main_2layer1 */

module Ltc2378AccumQuadPorts (
  AdcSampleToReadD,
  AdcSampleToReadA,
  AdcSampleToReadB,
  AdcSampleToReadC,
  MisoAdcA_i,
  MisoAdcB_i,
  MisoAdcC_i,
  MisoAdcD_i,
  SckAdcs_c,
  TrigAdcs_c,
  shot_i,
  nDrdyAdcA_i,
  nDrdyAdcB_i,
  nDrdyAdcC_i,
  ReadAdcSample,
  nDrdyAdcD_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  SpiRst_1z
)
;
output [23:0] AdcSampleToReadD ;
output [23:0] AdcSampleToReadA ;
output [23:0] AdcSampleToReadB ;
output [23:0] AdcSampleToReadC ;
input MisoAdcA_i ;
input MisoAdcB_i ;
input MisoAdcC_i ;
input MisoAdcD_i ;
output SckAdcs_c ;
output TrigAdcs_c ;
input shot_i ;
input nDrdyAdcA_i ;
input nDrdyAdcB_i ;
input nDrdyAdcC_i ;
input ReadAdcSample ;
input nDrdyAdcD_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output SpiRst_1z ;
wire MisoAdcA_i ;
wire MisoAdcB_i ;
wire MisoAdcC_i ;
wire MisoAdcD_i ;
wire SckAdcs_c ;
wire TrigAdcs_c ;
wire shot_i ;
wire nDrdyAdcA_i ;
wire nDrdyAdcB_i ;
wire nDrdyAdcC_i ;
wire ReadAdcSample ;
wire nDrdyAdcD_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire SpiRst_1z ;
wire [15:0] SamplesAveraged_Z;
wire [15:15] SamplesAveraged_s_Z;
wire [0:0] un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z;
wire [14:0] SamplesAveraged_s;
wire [23:0] AdcSampleC_Z;
wire [23:0] AdcSampleB_Z;
wire [23:0] AdcSampleA_Z;
wire [23:0] AdcSampleD_Z;
wire [23:0] DataFromMisoD;
wire [23:0] DataFromMisoC;
wire [23:0] DataFromMisoB;
wire [23:0] DataFromMisoA;
wire [14:0] SamplesAveraged_cry_Z;
wire [14:0] SamplesAveraged_cry_Y;
wire [15:15] SamplesAveraged_s_FCO;
wire [15:15] SamplesAveraged_s_Y;
wire SpiRst_arst_i ;
wire VCC ;
wire GND ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_290_i ;
wire LastnDrdy_Z ;
wire N_1894 ;
wire LastReadRequest_Z ;
wire N_300_i ;
wire un7_ndrdya_i ;
wire N_271 ;
wire N_1727_i ;
wire N_288_i ;
wire SamplesAveraged_s_272_FCO ;
wire SamplesAveraged_s_272_S ;
wire SamplesAveraged_s_272_Y ;
wire SamplesAveraged_lcry ;
wire N_1760 ;
wire AdcSampleNumAccums_0_sqmuxa_i_0_Z ;
wire N_1755 ;
wire N_588_i ;
wire un13_ndrdyalto15_11_Z ;
wire un13_ndrdyalto15_10_Z ;
wire un13_ndrdyalto15_9_Z ;
wire un13_ndrdyalto15_8_Z ;
wire N_1770 ;
wire N_38 ;
wire N_37 ;
wire shot_i_0 ;
wire shot_i_arst_0_i ;
  CFG1 SpiRst_RNICJQB (
	.A(SpiRst_1z),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_RNICJQB.INIT=2'h1;
// @43:296
  SLE \SamplesAveraged[15]  (
	.Q(SamplesAveraged_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s_Z[15]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[14]  (
	.Q(SamplesAveraged_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[14]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[13]  (
	.Q(SamplesAveraged_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[13]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[12]  (
	.Q(SamplesAveraged_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[12]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[11]  (
	.Q(SamplesAveraged_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[11]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[10]  (
	.Q(SamplesAveraged_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[10]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[9]  (
	.Q(SamplesAveraged_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[9]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[8]  (
	.Q(SamplesAveraged_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[8]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[7]  (
	.Q(SamplesAveraged_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[7]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[6]  (
	.Q(SamplesAveraged_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[6]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[5]  (
	.Q(SamplesAveraged_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[5]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[4]  (
	.Q(SamplesAveraged_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[4]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[3]  (
	.Q(SamplesAveraged_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[3]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[2]  (
	.Q(SamplesAveraged_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[2]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[1]  (
	.Q(SamplesAveraged_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[1]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \SamplesAveraged[0]  (
	.Q(SamplesAveraged_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SamplesAveraged_s[0]),
	.EN(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_290_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastnDrdy (
	.Q(LastnDrdy_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyAdcD_i),
	.EN(N_1894),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE LastReadRequest (
	.Q(LastReadRequest_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAdcSample),
	.EN(N_300_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_ndrdya_i),
	.EN(N_271),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[7]  (
	.Q(AdcSampleToReadC[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[7]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[6]  (
	.Q(AdcSampleToReadC[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[6]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[5]  (
	.Q(AdcSampleToReadC[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[5]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[4]  (
	.Q(AdcSampleToReadC[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[4]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[3]  (
	.Q(AdcSampleToReadC[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[3]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[2]  (
	.Q(AdcSampleToReadC[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[2]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[1]  (
	.Q(AdcSampleToReadC[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[1]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[0]  (
	.Q(AdcSampleToReadC[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[0]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[22]  (
	.Q(AdcSampleToReadC[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[22]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[21]  (
	.Q(AdcSampleToReadC[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[21]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[20]  (
	.Q(AdcSampleToReadC[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[20]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[19]  (
	.Q(AdcSampleToReadC[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[19]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[18]  (
	.Q(AdcSampleToReadC[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[18]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[17]  (
	.Q(AdcSampleToReadC[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[17]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[16]  (
	.Q(AdcSampleToReadC[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[16]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[15]  (
	.Q(AdcSampleToReadC[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[15]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[14]  (
	.Q(AdcSampleToReadC[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[14]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[13]  (
	.Q(AdcSampleToReadC[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[13]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[12]  (
	.Q(AdcSampleToReadC[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[12]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[11]  (
	.Q(AdcSampleToReadC[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[11]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[10]  (
	.Q(AdcSampleToReadC[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[10]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[9]  (
	.Q(AdcSampleToReadC[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[9]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[8]  (
	.Q(AdcSampleToReadC[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[8]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[13]  (
	.Q(AdcSampleToReadB[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[13]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[12]  (
	.Q(AdcSampleToReadB[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[12]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[11]  (
	.Q(AdcSampleToReadB[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[11]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[10]  (
	.Q(AdcSampleToReadB[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[10]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[9]  (
	.Q(AdcSampleToReadB[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[9]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[8]  (
	.Q(AdcSampleToReadB[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[8]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[7]  (
	.Q(AdcSampleToReadB[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[7]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[6]  (
	.Q(AdcSampleToReadB[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[6]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[5]  (
	.Q(AdcSampleToReadB[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[5]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[4]  (
	.Q(AdcSampleToReadB[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[4]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[3]  (
	.Q(AdcSampleToReadB[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[3]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[2]  (
	.Q(AdcSampleToReadB[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[2]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[1]  (
	.Q(AdcSampleToReadB[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[1]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[0]  (
	.Q(AdcSampleToReadB[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[0]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadC_1[23]  (
	.Q(AdcSampleToReadC[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleC_Z[23]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[4]  (
	.Q(AdcSampleToReadA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[4]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[3]  (
	.Q(AdcSampleToReadA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[3]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[2]  (
	.Q(AdcSampleToReadA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[2]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[1]  (
	.Q(AdcSampleToReadA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[1]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[0]  (
	.Q(AdcSampleToReadA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[0]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[23]  (
	.Q(AdcSampleToReadB[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[23]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[22]  (
	.Q(AdcSampleToReadB[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[22]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[21]  (
	.Q(AdcSampleToReadB[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[21]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[20]  (
	.Q(AdcSampleToReadB[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[20]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[19]  (
	.Q(AdcSampleToReadB[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[19]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[18]  (
	.Q(AdcSampleToReadB[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[18]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[17]  (
	.Q(AdcSampleToReadB[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[17]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[16]  (
	.Q(AdcSampleToReadB[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[16]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[15]  (
	.Q(AdcSampleToReadB[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[15]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadB_1[14]  (
	.Q(AdcSampleToReadB[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleB_Z[14]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[19]  (
	.Q(AdcSampleToReadA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[19]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[18]  (
	.Q(AdcSampleToReadA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[18]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[17]  (
	.Q(AdcSampleToReadA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[17]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[16]  (
	.Q(AdcSampleToReadA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[16]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[15]  (
	.Q(AdcSampleToReadA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[15]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[14]  (
	.Q(AdcSampleToReadA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[14]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[13]  (
	.Q(AdcSampleToReadA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[13]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[12]  (
	.Q(AdcSampleToReadA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[12]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[11]  (
	.Q(AdcSampleToReadA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[11]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[10]  (
	.Q(AdcSampleToReadA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[10]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[9]  (
	.Q(AdcSampleToReadA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[9]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[8]  (
	.Q(AdcSampleToReadA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[8]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[7]  (
	.Q(AdcSampleToReadA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[7]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[6]  (
	.Q(AdcSampleToReadA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[6]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[5]  (
	.Q(AdcSampleToReadA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[5]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[10]  (
	.Q(AdcSampleD_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[10]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[9]  (
	.Q(AdcSampleD_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[9]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[8]  (
	.Q(AdcSampleD_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[8]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[7]  (
	.Q(AdcSampleD_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[7]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[6]  (
	.Q(AdcSampleD_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[6]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[5]  (
	.Q(AdcSampleD_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[5]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[4]  (
	.Q(AdcSampleD_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[4]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[3]  (
	.Q(AdcSampleD_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[3]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[2]  (
	.Q(AdcSampleD_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[2]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[1]  (
	.Q(AdcSampleD_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[0]  (
	.Q(AdcSampleD_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[23]  (
	.Q(AdcSampleToReadA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[23]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[22]  (
	.Q(AdcSampleToReadA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[22]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[21]  (
	.Q(AdcSampleToReadA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[21]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadA_1[20]  (
	.Q(AdcSampleToReadA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleA_Z[20]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[1]  (
	.Q(AdcSampleC_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[0]  (
	.Q(AdcSampleC_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[23]  (
	.Q(AdcSampleD_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[23]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[22]  (
	.Q(AdcSampleD_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[22]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[21]  (
	.Q(AdcSampleD_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[21]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[20]  (
	.Q(AdcSampleD_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[20]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[19]  (
	.Q(AdcSampleD_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[19]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[18]  (
	.Q(AdcSampleD_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[18]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[17]  (
	.Q(AdcSampleD_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[17]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[16]  (
	.Q(AdcSampleD_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[16]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[15]  (
	.Q(AdcSampleD_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[15]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[14]  (
	.Q(AdcSampleD_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[14]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[13]  (
	.Q(AdcSampleD_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[13]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[12]  (
	.Q(AdcSampleD_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[12]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleD[11]  (
	.Q(AdcSampleD_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoD[11]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[16]  (
	.Q(AdcSampleC_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[16]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[15]  (
	.Q(AdcSampleC_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[15]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[14]  (
	.Q(AdcSampleC_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[14]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[13]  (
	.Q(AdcSampleC_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[13]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[12]  (
	.Q(AdcSampleC_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[12]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[11]  (
	.Q(AdcSampleC_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[11]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[10]  (
	.Q(AdcSampleC_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[10]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[9]  (
	.Q(AdcSampleC_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[9]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[8]  (
	.Q(AdcSampleC_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[8]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[7]  (
	.Q(AdcSampleC_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[7]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[6]  (
	.Q(AdcSampleC_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[6]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[5]  (
	.Q(AdcSampleC_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[5]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[4]  (
	.Q(AdcSampleC_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[4]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[3]  (
	.Q(AdcSampleC_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[3]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[2]  (
	.Q(AdcSampleC_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[2]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[7]  (
	.Q(AdcSampleB_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[7]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[6]  (
	.Q(AdcSampleB_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[6]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[5]  (
	.Q(AdcSampleB_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[5]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[4]  (
	.Q(AdcSampleB_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[4]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[3]  (
	.Q(AdcSampleB_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[3]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[2]  (
	.Q(AdcSampleB_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[2]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[1]  (
	.Q(AdcSampleB_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[0]  (
	.Q(AdcSampleB_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[23]  (
	.Q(AdcSampleC_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[23]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[22]  (
	.Q(AdcSampleC_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[22]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[21]  (
	.Q(AdcSampleC_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[21]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[20]  (
	.Q(AdcSampleC_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[20]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[19]  (
	.Q(AdcSampleC_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[19]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[18]  (
	.Q(AdcSampleC_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[18]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleC[17]  (
	.Q(AdcSampleC_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoC[17]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[22]  (
	.Q(AdcSampleB_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[22]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[21]  (
	.Q(AdcSampleB_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[21]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[20]  (
	.Q(AdcSampleB_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[20]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[19]  (
	.Q(AdcSampleB_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[19]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[18]  (
	.Q(AdcSampleB_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[18]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[17]  (
	.Q(AdcSampleB_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[17]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[16]  (
	.Q(AdcSampleB_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[16]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[15]  (
	.Q(AdcSampleB_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[15]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[14]  (
	.Q(AdcSampleB_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[14]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[13]  (
	.Q(AdcSampleB_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[13]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[12]  (
	.Q(AdcSampleB_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[12]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[11]  (
	.Q(AdcSampleB_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[11]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[10]  (
	.Q(AdcSampleB_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[10]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[9]  (
	.Q(AdcSampleB_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[9]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[8]  (
	.Q(AdcSampleB_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[8]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[13]  (
	.Q(AdcSampleA_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[13]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[12]  (
	.Q(AdcSampleA_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[12]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[11]  (
	.Q(AdcSampleA_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[11]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[10]  (
	.Q(AdcSampleA_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[10]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[9]  (
	.Q(AdcSampleA_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[9]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[8]  (
	.Q(AdcSampleA_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[8]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[7]  (
	.Q(AdcSampleA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[7]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[6]  (
	.Q(AdcSampleA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[6]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[5]  (
	.Q(AdcSampleA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[5]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[4]  (
	.Q(AdcSampleA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[4]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[3]  (
	.Q(AdcSampleA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[3]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[2]  (
	.Q(AdcSampleA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[2]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[1]  (
	.Q(AdcSampleA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[0]  (
	.Q(AdcSampleA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleB[23]  (
	.Q(AdcSampleB_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoB[23]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[4]  (
	.Q(AdcSampleToReadD[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[4]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[3]  (
	.Q(AdcSampleToReadD[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[3]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[2]  (
	.Q(AdcSampleToReadD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[2]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[1]  (
	.Q(AdcSampleToReadD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[1]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[0]  (
	.Q(AdcSampleToReadD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[0]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[23]  (
	.Q(AdcSampleA_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[23]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[22]  (
	.Q(AdcSampleA_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[22]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[21]  (
	.Q(AdcSampleA_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[21]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[20]  (
	.Q(AdcSampleA_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[20]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[19]  (
	.Q(AdcSampleA_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[19]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[18]  (
	.Q(AdcSampleA_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[18]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[17]  (
	.Q(AdcSampleA_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[17]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[16]  (
	.Q(AdcSampleA_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[16]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[15]  (
	.Q(AdcSampleA_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[15]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleA[14]  (
	.Q(AdcSampleA_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DataFromMisoA[14]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[19]  (
	.Q(AdcSampleToReadD[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[19]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[18]  (
	.Q(AdcSampleToReadD[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[18]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[17]  (
	.Q(AdcSampleToReadD[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[17]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[16]  (
	.Q(AdcSampleToReadD[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[16]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[15]  (
	.Q(AdcSampleToReadD[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[15]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[14]  (
	.Q(AdcSampleToReadD[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[14]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[13]  (
	.Q(AdcSampleToReadD[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[13]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[12]  (
	.Q(AdcSampleToReadD[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[12]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[11]  (
	.Q(AdcSampleToReadD[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[11]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[10]  (
	.Q(AdcSampleToReadD[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[10]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[9]  (
	.Q(AdcSampleToReadD[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[9]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[8]  (
	.Q(AdcSampleToReadD[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[8]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[7]  (
	.Q(AdcSampleToReadD[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[7]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[6]  (
	.Q(AdcSampleToReadD[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[6]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[5]  (
	.Q(AdcSampleToReadD[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[5]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[23]  (
	.Q(AdcSampleToReadD[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[23]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[22]  (
	.Q(AdcSampleToReadD[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[22]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[21]  (
	.Q(AdcSampleToReadD[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[21]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  SLE \AdcSampleToReadD_1[20]  (
	.Q(AdcSampleToReadD[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AdcSampleD_Z[20]),
	.EN(N_1727_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:296
  ARI1 SamplesAveraged_s_272 (
	.FCO(SamplesAveraged_s_272_FCO),
	.S(SamplesAveraged_s_272_S),
	.Y(SamplesAveraged_s_272_Y),
	.B(SamplesAveraged_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam SamplesAveraged_s_272.INIT=20'h4AA00;
// @43:296
  ARI1 \SamplesAveraged_cry[0]  (
	.FCO(SamplesAveraged_cry_Z[0]),
	.S(SamplesAveraged_s[0]),
	.Y(SamplesAveraged_cry_Y[0]),
	.B(SamplesAveraged_Z[0]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_s_272_FCO)
);
defparam \SamplesAveraged_cry[0] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[1]  (
	.FCO(SamplesAveraged_cry_Z[1]),
	.S(SamplesAveraged_s[1]),
	.Y(SamplesAveraged_cry_Y[1]),
	.B(SamplesAveraged_Z[1]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[0])
);
defparam \SamplesAveraged_cry[1] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[2]  (
	.FCO(SamplesAveraged_cry_Z[2]),
	.S(SamplesAveraged_s[2]),
	.Y(SamplesAveraged_cry_Y[2]),
	.B(SamplesAveraged_Z[2]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[1])
);
defparam \SamplesAveraged_cry[2] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[3]  (
	.FCO(SamplesAveraged_cry_Z[3]),
	.S(SamplesAveraged_s[3]),
	.Y(SamplesAveraged_cry_Y[3]),
	.B(SamplesAveraged_Z[3]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[2])
);
defparam \SamplesAveraged_cry[3] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[4]  (
	.FCO(SamplesAveraged_cry_Z[4]),
	.S(SamplesAveraged_s[4]),
	.Y(SamplesAveraged_cry_Y[4]),
	.B(SamplesAveraged_Z[4]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[3])
);
defparam \SamplesAveraged_cry[4] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[5]  (
	.FCO(SamplesAveraged_cry_Z[5]),
	.S(SamplesAveraged_s[5]),
	.Y(SamplesAveraged_cry_Y[5]),
	.B(SamplesAveraged_Z[5]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[4])
);
defparam \SamplesAveraged_cry[5] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[6]  (
	.FCO(SamplesAveraged_cry_Z[6]),
	.S(SamplesAveraged_s[6]),
	.Y(SamplesAveraged_cry_Y[6]),
	.B(SamplesAveraged_Z[6]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[5])
);
defparam \SamplesAveraged_cry[6] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[7]  (
	.FCO(SamplesAveraged_cry_Z[7]),
	.S(SamplesAveraged_s[7]),
	.Y(SamplesAveraged_cry_Y[7]),
	.B(SamplesAveraged_Z[7]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[6])
);
defparam \SamplesAveraged_cry[7] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[8]  (
	.FCO(SamplesAveraged_cry_Z[8]),
	.S(SamplesAveraged_s[8]),
	.Y(SamplesAveraged_cry_Y[8]),
	.B(SamplesAveraged_Z[8]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[7])
);
defparam \SamplesAveraged_cry[8] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[9]  (
	.FCO(SamplesAveraged_cry_Z[9]),
	.S(SamplesAveraged_s[9]),
	.Y(SamplesAveraged_cry_Y[9]),
	.B(SamplesAveraged_Z[9]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[8])
);
defparam \SamplesAveraged_cry[9] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[10]  (
	.FCO(SamplesAveraged_cry_Z[10]),
	.S(SamplesAveraged_s[10]),
	.Y(SamplesAveraged_cry_Y[10]),
	.B(SamplesAveraged_Z[10]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[9])
);
defparam \SamplesAveraged_cry[10] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[11]  (
	.FCO(SamplesAveraged_cry_Z[11]),
	.S(SamplesAveraged_s[11]),
	.Y(SamplesAveraged_cry_Y[11]),
	.B(SamplesAveraged_Z[11]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[10])
);
defparam \SamplesAveraged_cry[11] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[12]  (
	.FCO(SamplesAveraged_cry_Z[12]),
	.S(SamplesAveraged_s[12]),
	.Y(SamplesAveraged_cry_Y[12]),
	.B(SamplesAveraged_Z[12]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[11])
);
defparam \SamplesAveraged_cry[12] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[13]  (
	.FCO(SamplesAveraged_cry_Z[13]),
	.S(SamplesAveraged_s[13]),
	.Y(SamplesAveraged_cry_Y[13]),
	.B(SamplesAveraged_Z[13]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[12])
);
defparam \SamplesAveraged_cry[13] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_s[15]  (
	.FCO(SamplesAveraged_s_FCO[15]),
	.S(SamplesAveraged_s_Z[15]),
	.Y(SamplesAveraged_s_Y[15]),
	.B(SamplesAveraged_Z[15]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[14])
);
defparam \SamplesAveraged_s[15] .INIT=20'h48800;
// @43:296
  ARI1 \SamplesAveraged_cry[14]  (
	.FCO(SamplesAveraged_cry_Z[14]),
	.S(SamplesAveraged_s[14]),
	.Y(SamplesAveraged_cry_Y[14]),
	.B(SamplesAveraged_Z[14]),
	.C(SamplesAveraged_lcry),
	.D(GND),
	.A(VCC),
	.FCI(SamplesAveraged_cry_Z[13])
);
defparam \SamplesAveraged_cry[14] .INIT=20'h48800;
// @43:358
  CFG2 SpiRst_RNO (
	.A(N_1760),
	.B(nDrdyAdcC_i),
	.Y(un7_ndrdya_i)
);
defparam SpiRst_RNO.INIT=4'hE;
// @43:424
  CFG2 AdcSampleNumAccums_0_sqmuxa_i_0 (
	.A(ReadAdcSample),
	.B(LastReadRequest_Z),
	.Y(AdcSampleNumAccums_0_sqmuxa_i_0_Z)
);
defparam AdcSampleNumAccums_0_sqmuxa_i_0.INIT=4'hD;
// @43:369
  CFG2 AdcSampleA_0_sqmuxa_i_o2_0 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.Y(N_1755)
);
defparam AdcSampleA_0_sqmuxa_i_o2_0.INIT=4'hD;
// @43:358
  CFG2 LastSpiXferComplete_1_sqmuxa_i_x2 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.Y(N_588_i)
);
defparam LastSpiXferComplete_1_sqmuxa_i_x2.INIT=4'h6;
// @43:336
  CFG4 un13_ndrdyalto15_11 (
	.A(SamplesAveraged_Z[3]),
	.B(SamplesAveraged_Z[2]),
	.C(SamplesAveraged_Z[1]),
	.D(SamplesAveraged_Z[0]),
	.Y(un13_ndrdyalto15_11_Z)
);
defparam un13_ndrdyalto15_11.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_10 (
	.A(SamplesAveraged_Z[7]),
	.B(SamplesAveraged_Z[6]),
	.C(SamplesAveraged_Z[5]),
	.D(SamplesAveraged_Z[4]),
	.Y(un13_ndrdyalto15_10_Z)
);
defparam un13_ndrdyalto15_10.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_9 (
	.A(SamplesAveraged_Z[11]),
	.B(SamplesAveraged_Z[10]),
	.C(SamplesAveraged_Z[9]),
	.D(SamplesAveraged_Z[8]),
	.Y(un13_ndrdyalto15_9_Z)
);
defparam un13_ndrdyalto15_9.INIT=16'h0001;
// @43:336
  CFG4 un13_ndrdyalto15_8 (
	.A(SamplesAveraged_Z[15]),
	.B(SamplesAveraged_Z[14]),
	.C(SamplesAveraged_Z[13]),
	.D(SamplesAveraged_Z[12]),
	.Y(un13_ndrdyalto15_8_Z)
);
defparam un13_ndrdyalto15_8.INIT=16'h0001;
// @34:58
  CFG4 \un1_SpiRst_0_sqmuxa_1_i_o2[0]  (
	.A(LastnDrdy_Z),
	.B(nDrdyAdcD_i),
	.C(nDrdyAdcB_i),
	.D(nDrdyAdcA_i),
	.Y(N_1760)
);
defparam \un1_SpiRst_0_sqmuxa_1_i_o2[0] .INIT=16'hFFFD;
// @34:58
  CFG4 \un1_SpiRst_0_sqmuxa_1_i_o2_0[0]  (
	.A(LastnDrdy_Z),
	.B(nDrdyAdcD_i),
	.C(nDrdyAdcB_i),
	.D(nDrdyAdcA_i),
	.Y(N_1770)
);
defparam \un1_SpiRst_0_sqmuxa_1_i_o2_0[0] .INIT=16'hBFFF;
// @43:358
  CFG2 \un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB[0]  (
	.A(N_1760),
	.B(nDrdyAdcC_i),
	.Y(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0])
);
defparam \un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB[0] .INIT=4'h1;
// @34:58
  CFG3 \un1_SpiRst_0_sqmuxa_1_i_m2[0]  (
	.A(nDrdyAdcC_i),
	.B(N_1770),
	.C(N_1760),
	.Y(N_1894)
);
defparam \un1_SpiRst_0_sqmuxa_1_i_m2[0] .INIT=8'h27;
// @43:336
  CFG4 un13_ndrdyalto15 (
	.A(un13_ndrdyalto15_11_Z),
	.B(un13_ndrdyalto15_10_Z),
	.C(un13_ndrdyalto15_9_Z),
	.D(un13_ndrdyalto15_8_Z),
	.Y(SamplesAveraged_lcry)
);
defparam un13_ndrdyalto15.INIT=16'h8000;
// @43:296
  CFG2 LastSpiXferComplete_RNO (
	.A(N_1894),
	.B(N_588_i),
	.Y(N_290_i)
);
defparam LastSpiXferComplete_RNO.INIT=4'h4;
// @43:296
  CFG4 LastReadRequest_RNO (
	.A(ReadAdcSample),
	.B(LastReadRequest_Z),
	.C(N_1894),
	.D(N_588_i),
	.Y(N_300_i)
);
defparam LastReadRequest_RNO.INIT=16'h0006;
// @43:296
  CFG4 AdcSampleNumAccums_0_sqmuxa_i_0_RNIHE071 (
	.A(N_588_i),
	.B(N_1894),
	.C(AdcSampleNumAccums_0_sqmuxa_i_0_Z),
	.D(shot_i),
	.Y(N_1727_i)
);
defparam AdcSampleNumAccums_0_sqmuxa_i_0_RNIHE071.INIT=16'h0001;
// @43:296
  CFG3 AdcSampleA_0_sqmuxa_i_o2_0_RNII7RU (
	.A(shot_i),
	.B(N_1755),
	.C(N_1894),
	.Y(N_288_i)
);
defparam AdcSampleA_0_sqmuxa_i_o2_0_RNII7RU.INIT=8'h01;
// @34:58
  CFG4 \un1_SpiRst_0_sqmuxa_1_i_0[0]  (
	.A(N_1755),
	.B(SamplesAveraged_lcry),
	.C(N_1894),
	.D(un1_SpiRst_0_sqmuxa_1_i_o2_RNI3VJB_Z[0]),
	.Y(N_271)
);
defparam \un1_SpiRst_0_sqmuxa_1_i_0[0] .INIT=16'h3705;
// @43:215
  VariableClockDividerPorts_work_main_architecture_main_1layer1 clk_div_adcconv (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.TrigAdcs_c(TrigAdcs_c)
);
// @43:239
  SpiMasterQuadPorts_work_main_architecture_main_0layer1 Spi (
	.DataFromMisoD(DataFromMisoD[23:0]),
	.DataFromMisoC(DataFromMisoC[23:0]),
	.DataFromMisoB(DataFromMisoB[23:0]),
	.DataFromMisoA(DataFromMisoA[23:0]),
	.shot_i(shot_i_0),
	.SpiXferComplete(SpiXferComplete),
	.SckAdcs_c(SckAdcs_c),
	.shot_i_arst_0_i(shot_i_arst_0_i),
	.MisoAdcD_i(MisoAdcD_i),
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcA_i(MisoAdcA_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @43:274
  OneShotPorts_work_main_architecture_main_2layer1 SpiEnableDelayOneShot (
	.shot_i_1z(shot_i_0),
	.shot_i_arst_0_i(shot_i_arst_0_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.SpiRst_arst_i(SpiRst_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ltc2378AccumQuadPorts */

module IBufP3Ports (
  nDrdyMonAdc0_c,
  FCCC_C0_0_GL1,
  nDrdyMonitorAdc0_i
)
;
input nDrdyMonAdc0_c ;
input FCCC_C0_0_GL1 ;
output nDrdyMonitorAdc0_i ;
wire nDrdyMonAdc0_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyMonitorAdc0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
  SLE O (
	.Q(nDrdyMonitorAdc0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyMonAdc0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP3Ports_0 (
  MisoMonAdc0_c,
  FCCC_C0_0_GL1,
  MisoMonitorAdc0_i
)
;
input MisoMonAdc0_c ;
input FCCC_C0_0_GL1 ;
output MisoMonitorAdc0_i ;
wire MisoMonAdc0_c ;
wire FCCC_C0_0_GL1 ;
wire MisoMonitorAdc0_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
  SLE O (
	.Q(MisoMonitorAdc0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonAdc0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP3Ports_1 (
  nDrdyMonAdc1_c,
  FCCC_C0_0_GL1,
  nDrdyMonitorAdc1_i
)
;
input nDrdyMonAdc1_c ;
input FCCC_C0_0_GL1 ;
output nDrdyMonitorAdc1_i ;
wire nDrdyMonAdc1_c ;
wire FCCC_C0_0_GL1 ;
wire nDrdyMonitorAdc1_i ;
wire VCC ;
wire Temp2_1 ;
wire GND ;
wire Temp1_1 ;
// @31:48
  SLE O (
	.Q(nDrdyMonitorAdc1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(nDrdyMonAdc1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP3Ports_2 (
  MisoMonAdc1_c,
  FCCC_C0_0_GL1,
  MisoMonitorAdc1_i
)
;
input MisoMonAdc1_c ;
input FCCC_C0_0_GL1 ;
output MisoMonitorAdc1_i ;
wire MisoMonAdc1_c ;
wire FCCC_C0_0_GL1 ;
wire MisoMonitorAdc1_i ;
wire VCC ;
wire Temp2_2 ;
wire GND ;
wire Temp1_2 ;
// @31:48
  SLE O (
	.Q(MisoMonitorAdc1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonAdc1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_2 */

module SpiMasterDualPorts_work_main_architecture_main_0layer1 (
  ReadbackA_i,
  ReadbackB_i,
  MonitorAdcSpiDataIn,
  un1_MosiA_i_0_sqmuxa_1_i_0_0,
  SpiRst,
  SpiXferComplete,
  SckMonAdcs_c,
  SpiRst_arst_i,
  MisoMonitorAdc1_i,
  MisoMonitorAdc0_i,
  FCCC_C0_0_GL1,
  MosiMonAdcs_c,
  N_1032_i_set,
  N_1032_i_i
)
;
output [7:0] ReadbackA_i ;
output [7:0] ReadbackB_i ;
input [7:0] MonitorAdcSpiDataIn ;
output un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckMonAdcs_c ;
input SpiRst_arst_i ;
input MisoMonitorAdc1_i ;
input MisoMonitorAdc0_i ;
input FCCC_C0_0_GL1 ;
output MosiMonAdcs_c ;
input N_1032_i_set ;
output N_1032_i_i ;
wire un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckMonAdcs_c ;
wire SpiRst_arst_i ;
wire MisoMonitorAdc1_i ;
wire MisoMonitorAdc0_i ;
wire FCCC_C0_0_GL1 ;
wire MosiMonAdcs_c ;
wire N_1032_i_set ;
wire N_1032_i_i ;
wire [6:0] ClkDiv_Z;
wire [5:0] ClkDiv_s;
wire [7:7] ReadbackA_irs;
wire [7:7] ReadbackB_irs;
wire [6:6] ClkDiv_s_Z;
wire [7:0] DataToMosiA_i_Z;
wire [5:1] ClkDiv_cry_Z;
wire [5:1] ClkDiv_cry_Y_5;
wire [6:6] ClkDiv_s_FCO_4;
wire [6:6] ClkDiv_s_Y_4;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_2_Z ;
wire un1_rst_2_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire N_1032_i_Z ;
wire un1_rst_4_rs_Z ;
wire MosiMonAdcs_crs ;
wire VCC ;
wire un1_rst_4_i ;
wire N_71 ;
wire GND ;
wire un1_rst_1_set_Z ;
wire un1_rst_6_rs_1 ;
wire un1_rst_6_i ;
wire DataFromMisoA_6_4 ;
wire un1_rst_2_set_0 ;
wire un1_rst_7_rs_1 ;
wire un1_rst_7_i ;
wire ANB2 ;
wire N_68_i_i ;
wire SpiBitPos_1_sqmuxa ;
wire ANB1 ;
wire N_66_i_i ;
wire CO0 ;
wire N_31_i ;
wire N_1028_i ;
wire XferComplete_ice_1 ;
wire ANB3 ;
wire N_69_i_i ;
wire DataFromMisoA_6_2 ;
wire DataFromMisoA_6_1 ;
wire DataFromMisoA_6_0 ;
wire DataFromMisoA_6 ;
wire DataFromMisoA_6_6 ;
wire DataFromMisoB_6 ;
wire DataFromMisoA_6_3 ;
wire ClkDiv_s_292_FCO ;
wire ClkDiv_s_292_S ;
wire ClkDiv_s_292_Y ;
wire MosiA_i_3_7_i_m2_2_wmux_3_FCO ;
wire MosiA_i_3_7_i_m2_2_wmux_3_S ;
wire N_1579 ;
wire MosiA_i_3_7_i_m2_2_0_y1 ;
wire MosiA_i_3_7_i_m2_2_0_y3 ;
wire MosiA_i_3_7_i_m2_2_co1_0 ;
wire MosiA_i_3_7_i_m2_2_wmux_2_S ;
wire MosiA_i_3_7_i_m2_2_y0_0 ;
wire MosiA_i_3_7_i_m2_2_co0_0 ;
wire MosiA_i_3_7_i_m2_2_wmux_1_S ;
wire MosiA_i_3_7_i_m2_2_0_co1 ;
wire MosiA_i_3_7_i_m2_2_wmux_0_S ;
wire MosiA_i_3_7_i_m2_2_0_y0 ;
wire MosiA_i_3_7_i_m2_2_0_co0 ;
wire MosiA_i_3_7_i_m2_2_0_wmux_S ;
wire un3_clkdivlto6_Z ;
wire N_62 ;
wire un3_clkdivlto6_4_Z ;
wire N_1034 ;
wire N_1044 ;
wire N_64 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNISJG4 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNISJG4.INIT=2'h1;
  CFG1 un1_rst_2_set_RNO (
	.A(un1_rst_2_Z),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG1 N_1032_i_i_0 (
	.A(N_1032_i_Z),
	.Y(N_1032_i_i)
);
defparam N_1032_i_i_0.INIT=2'h1;
  CFG3 MosiA_i_RNIGT2S (
	.A(N_1032_i_set),
	.B(un1_rst_4_rs_Z),
	.C(MosiMonAdcs_crs),
	.Y(MosiMonAdcs_c)
);
defparam MosiA_i_RNIGT2S.INIT=8'hF8;
// @42:96
  SLE MosiA_i (
	.Q(MosiMonAdcs_crs),
	.ADn(VCC),
	.ALn(un1_rst_4_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_71),
	.EN(un1_MosiA_i_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_4_rs (
	.Q(un1_rst_4_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_4_i),
	.CLK(N_1032_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_6_rs_RNI8C9M (
	.A(un1_rst_1_set_Z),
	.B(ReadbackA_irs[7]),
	.C(un1_rst_6_rs_1),
	.Y(ReadbackA_i[7])
);
defparam un1_rst_6_rs_RNI8C9M.INIT=8'hEC;
// @42:96
  SLE \DataFromMisoA_1[7]  (
	.Q(ReadbackA_irs[7]),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_6_rs (
	.Q(un1_rst_6_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_6_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_set_RNIBOS5 (
	.A(un1_rst_2_set_0),
	.B(ReadbackB_irs[7]),
	.C(un1_rst_7_rs_1),
	.Y(ReadbackB_i[7])
);
defparam un1_rst_2_set_RNIBOS5.INIT=8'hEC;
// @42:96
  SLE \DataFromMisoB_1[7]  (
	.Q(ReadbackB_irs[7]),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_set (
	.Q(un1_rst_2_set_0),
	.ADn(GND),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(DataFromMisoA_6_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_7_rs (
	.Q(un1_rst_7_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_7_i),
	.CLK(un1_rst_2_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[2]  (
	.Q(ANB2),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_68_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_66_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_31_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE Sck_i (
	.Q(SckMonAdcs_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1028_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \SpiBitPos[3]  (
	.Q(ANB3),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_69_i_i),
	.EN(SpiBitPos_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[7]  (
	.Q(DataToMosiA_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[6]  (
	.Q(DataToMosiA_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[5]  (
	.Q(DataToMosiA_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[4]  (
	.Q(DataToMosiA_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[3]  (
	.Q(DataToMosiA_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[2]  (
	.Q(DataToMosiA_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[1]  (
	.Q(DataToMosiA_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataToMosiA_i[0]  (
	.Q(DataToMosiA_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiDataIn[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[5]  (
	.Q(ReadbackA_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[4]  (
	.Q(ReadbackA_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[3]  (
	.Q(ReadbackA_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[2]  (
	.Q(ReadbackA_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[1]  (
	.Q(ReadbackA_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[0]  (
	.Q(ReadbackA_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[6]  (
	.Q(ReadbackB_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[5]  (
	.Q(ReadbackB_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[4]  (
	.Q(ReadbackB_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[3]  (
	.Q(ReadbackB_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[2]  (
	.Q(ReadbackB_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[1]  (
	.Q(ReadbackB_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoA_6_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoB_1[0]  (
	.Q(ReadbackB_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc1_i),
	.EN(DataFromMisoB_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  SLE \DataFromMisoA_1[6]  (
	.Q(ReadbackA_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoMonitorAdc0_i),
	.EN(DataFromMisoA_6_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:96
  ARI1 ClkDiv_s_292 (
	.FCO(ClkDiv_s_292_FCO),
	.S(ClkDiv_s_292_S),
	.Y(ClkDiv_s_292_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_292.INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_5[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_292_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_5[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_5[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_5[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_4[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_4[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h4AA00;
// @42:96
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_5[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_3 (
	.FCO(MosiA_i_3_7_i_m2_2_wmux_3_FCO),
	.S(MosiA_i_3_7_i_m2_2_wmux_3_S),
	.Y(N_1579),
	.B(MosiA_i_3_7_i_m2_2_0_y1),
	.C(CO0),
	.D(VCC),
	.A(MosiA_i_3_7_i_m2_2_0_y3),
	.FCI(MosiA_i_3_7_i_m2_2_co1_0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_2 (
	.FCO(MosiA_i_3_7_i_m2_2_co1_0),
	.S(MosiA_i_3_7_i_m2_2_wmux_2_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y3),
	.B(ANB2),
	.C(DataToMosiA_i_Z[4]),
	.D(DataToMosiA_i_Z[6]),
	.A(MosiA_i_3_7_i_m2_2_y0_0),
	.FCI(MosiA_i_3_7_i_m2_2_co0_0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_1 (
	.FCO(MosiA_i_3_7_i_m2_2_co0_0),
	.S(MosiA_i_3_7_i_m2_2_wmux_1_S),
	.Y(MosiA_i_3_7_i_m2_2_y0_0),
	.B(ANB2),
	.C(DataToMosiA_i_Z[0]),
	.D(DataToMosiA_i_Z[2]),
	.A(ANB1),
	.FCI(MosiA_i_3_7_i_m2_2_0_co1)
);
defparam MosiA_i_3_7_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 MosiA_i_3_7_i_m2_2_wmux_0 (
	.FCO(MosiA_i_3_7_i_m2_2_0_co1),
	.S(MosiA_i_3_7_i_m2_2_wmux_0_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y1),
	.B(ANB2),
	.C(DataToMosiA_i_Z[3]),
	.D(DataToMosiA_i_Z[5]),
	.A(MosiA_i_3_7_i_m2_2_0_y0),
	.FCI(MosiA_i_3_7_i_m2_2_0_co0)
);
defparam MosiA_i_3_7_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 MosiA_i_3_7_i_m2_2_0_wmux (
	.FCO(MosiA_i_3_7_i_m2_2_0_co0),
	.S(MosiA_i_3_7_i_m2_2_0_wmux_S),
	.Y(MosiA_i_3_7_i_m2_2_0_y0),
	.B(ANB2),
	.C(DataToMosiA_i_Z[7]),
	.D(DataToMosiA_i_Z[1]),
	.A(ANB1),
	.FCI(VCC)
);
defparam MosiA_i_3_7_i_m2_2_0_wmux.INIT=20'h0FA44;
// @42:144
  CFG4 SpiBitPos_1_sqmuxa_0_a2 (
	.A(un3_clkdivlto6_Z),
	.B(N_62),
	.C(SpiXferComplete),
	.D(SckMonAdcs_c),
	.Y(SpiBitPos_1_sqmuxa)
);
defparam SpiBitPos_1_sqmuxa_0_a2.INIT=16'h0004;
// @42:144
  CFG4 SpiBitPos_1_sqmuxa_0_o2 (
	.A(CO0),
	.B(ANB2),
	.C(ANB3),
	.D(ANB1),
	.Y(N_62)
);
defparam SpiBitPos_1_sqmuxa_0_o2.INIT=16'hFFFE;
// @42:96
  CFG2 un1_rst_4_0_a2 (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(un1_rst_4_i)
);
defparam un1_rst_4_0_a2.INIT=4'hB;
// @42:96
  CFG2 un1_rst_7 (
	.A(MisoMonitorAdc1_i),
	.B(SpiRst),
	.Y(un1_rst_7_i)
);
defparam un1_rst_7.INIT=4'hB;
// @42:96
  CFG2 un1_rst_6 (
	.A(MisoMonitorAdc0_i),
	.B(SpiRst),
	.Y(un1_rst_6_i)
);
defparam un1_rst_6.INIT=4'hB;
// @42:96
  CFG2 un1_rst_2 (
	.A(MisoMonitorAdc1_i),
	.B(SpiRst),
	.Y(un1_rst_2_Z)
);
defparam un1_rst_2.INIT=4'h8;
// @42:96
  CFG2 un1_rst_1 (
	.A(MisoMonitorAdc0_i),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @42:127
  CFG4 un3_clkdivlto6_4 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un3_clkdivlto6_4_Z)
);
defparam un3_clkdivlto6_4.INIT=16'h7FFF;
// @42:127
  CFG3 DataFromMisoA_6_4_0_o4 (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_1034)
);
defparam DataFromMisoA_6_4_0_o4.INIT=8'hFE;
// @42:96
  CFG2 \SpiBitPos_RNO[1]  (
	.A(ANB1),
	.B(CO0),
	.Y(N_66_i_i)
);
defparam \SpiBitPos_RNO[1] .INIT=4'h9;
// @50:122
  CFG2 N_1032_i (
	.A(MonitorAdcSpiDataIn[7]),
	.B(SpiRst),
	.Y(N_1032_i_Z)
);
defparam N_1032_i.INIT=4'h8;
// @42:127
  CFG4 un3_clkdivlto6 (
	.A(ClkDiv_Z[0]),
	.B(un3_clkdivlto6_4_Z),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un3_clkdivlto6_Z)
);
defparam un3_clkdivlto6.INIT=16'hDFFF;
// @42:96
  CFG3 \SpiBitPos_RNO[2]  (
	.A(ANB2),
	.B(CO0),
	.C(ANB1),
	.Y(N_68_i_i)
);
defparam \SpiBitPos_RNO[2] .INIT=8'hA9;
// @42:96
  CFG2 \SpiBitPos_RNO[3]  (
	.A(N_1034),
	.B(ANB3),
	.Y(N_69_i_i)
);
defparam \SpiBitPos_RNO[3] .INIT=4'h9;
// @42:127
  CFG3 MosiA_i_7_i_m2 (
	.A(N_1579),
	.B(MonitorAdcSpiDataIn[7]),
	.C(un3_clkdivlto6_Z),
	.Y(N_71)
);
defparam MosiA_i_7_i_m2.INIT=8'hCA;
// @42:96
  CFG3 XferComplete_ice (
	.A(SckMonAdcs_c),
	.B(un3_clkdivlto6_Z),
	.C(N_62),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=8'h02;
// @42:96
  CFG4 Sck_i_0_i_a2 (
	.A(SckMonAdcs_c),
	.B(SpiXferComplete),
	.C(N_62),
	.D(un3_clkdivlto6_Z),
	.Y(N_1044)
);
defparam Sck_i_0_i_a2.INIT=16'h0020;
// @42:96
  CFG3 \SpiBitPos_0_i_o2[0]  (
	.A(SckMonAdcs_c),
	.B(un3_clkdivlto6_Z),
	.C(SpiXferComplete),
	.Y(N_64)
);
defparam \SpiBitPos_0_i_o2[0] .INIT=8'hFE;
// @42:127
  CFG4 DataFromMisoA_6_0_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6_0)
);
defparam DataFromMisoA_6_0_0_a2.INIT=16'h0010;
// @42:127
  CFG2 DataFromMisoA_6_4_0_a2 (
	.A(N_64),
	.B(N_1034),
	.Y(DataFromMisoA_6_4)
);
defparam DataFromMisoA_6_4_0_a2.INIT=4'h1;
// @43:296
  CFG4 \un1_MosiA_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto6_Z),
	.B(N_1044),
	.C(ANB3),
	.D(N_1034),
	.Y(un1_MosiA_i_0_sqmuxa_1_i_0_0)
);
defparam \un1_MosiA_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @42:127
  CFG4 DataFromMisoA_6_2_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6_2)
);
defparam DataFromMisoA_6_2_0_a2.INIT=16'h0040;
// @42:127
  CFG4 DataFromMisoA_6_6_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6_6)
);
defparam DataFromMisoA_6_6_0_a2.INIT=16'h0004;
// @42:127
  CFG4 DataFromMisoA_6_3_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6_3)
);
defparam DataFromMisoA_6_3_0_a2.INIT=16'h0080;
// @42:127
  CFG4 DataFromMisoA_6_7_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6)
);
defparam DataFromMisoA_6_7_a2.INIT=16'h0008;
// @42:127
  CFG4 DataFromMisoA_6_5_0_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoB_6)
);
defparam DataFromMisoA_6_5_0_a2.INIT=16'h0002;
// @42:127
  CFG4 DataFromMisoA_6_1_1_a2 (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(N_64),
	.Y(DataFromMisoA_6_1)
);
defparam DataFromMisoA_6_1_1_a2.INIT=16'h0020;
// @42:96
  CFG4 Sck_i_RNO (
	.A(SckMonAdcs_c),
	.B(SpiXferComplete),
	.C(N_62),
	.D(un3_clkdivlto6_Z),
	.Y(N_1028_i)
);
defparam Sck_i_RNO.INIT=16'hAA9A;
// @42:96
  CFG3 \SpiBitPos_RNO[0]  (
	.A(N_64),
	.B(CO0),
	.C(N_62),
	.Y(N_31_i)
);
defparam \SpiBitPos_RNO[0] .INIT=8'h90;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterDualPorts_work_main_architecture_main_0layer1 */

module SpiDeviceDualPorts_work_main_architecture_main_0layer1 (
  un1_MosiA_i_0_sqmuxa_1_i_0_0,
  MonitorAdcSpiDataIn,
  Main_0_RamBusDataOut_m_0,
  Main_0_RamBusDataOut_0,
  MonitorAdcSpiDataOut1,
  MonitorAdcSpiDataOut0,
  N_1032_i_i,
  N_1032_i_set,
  MosiMonAdcs_c,
  MisoMonitorAdc0_i,
  MisoMonitorAdc1_i,
  SckMonAdcs_c,
  MonitorAdcReset_i,
  Main_0_RamBusAck_i_m_i_1z,
  ReadAck,
  WriteAck,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  MonitorAdcSpiXferDone,
  MonitorAdcSpiXferStart,
  FCCC_C0_0_GL1,
  MonitorAdcReset_i_arst_i
)
;
output un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
input [7:0] MonitorAdcSpiDataIn ;
output Main_0_RamBusDataOut_m_0 ;
input Main_0_RamBusDataOut_0 ;
output [7:0] MonitorAdcSpiDataOut1 ;
output [7:0] MonitorAdcSpiDataOut0 ;
output N_1032_i_i ;
input N_1032_i_set ;
output MosiMonAdcs_c ;
input MisoMonitorAdc0_i ;
input MisoMonitorAdc1_i ;
output SckMonAdcs_c ;
input MonitorAdcReset_i ;
output Main_0_RamBusAck_i_m_i_1z ;
input ReadAck ;
input WriteAck ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
output MonitorAdcSpiXferDone ;
input MonitorAdcSpiXferStart ;
input FCCC_C0_0_GL1 ;
input MonitorAdcReset_i_arst_i ;
wire un1_MosiA_i_0_sqmuxa_1_i_0_0 ;
wire Main_0_RamBusDataOut_m_0 ;
wire Main_0_RamBusDataOut_0 ;
wire N_1032_i_i ;
wire N_1032_i_set ;
wire MosiMonAdcs_c ;
wire MisoMonitorAdc0_i ;
wire MisoMonitorAdc1_i ;
wire SckMonAdcs_c ;
wire MonitorAdcReset_i ;
wire Main_0_RamBusAck_i_m_i_1z ;
wire ReadAck ;
wire WriteAck ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire MonitorAdcSpiXferDone ;
wire MonitorAdcSpiXferStart ;
wire FCCC_C0_0_GL1 ;
wire MonitorAdcReset_i_arst_i ;
wire [0:0] un1_spirst2_i_0_Z;
wire [7:0] ReadbackB_i;
wire [7:0] ReadbackA_i;
wire SpiRst_rep_Z ;
wire GND ;
wire N_1056_i ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastTransfer_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_1029_i ;
wire SpiRst_Z ;
wire N_26_i ;
// @50:155
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1056_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI3OLC (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI3OLC_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI3OLC_0.INIT=2'h1;
// @50:155
  SLE LastTransfer (
	.Q(LastTransfer_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(MonitorAdcSpiXferStart),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_1029_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE TransferActuallyComplete (
	.Q(MonitorAdcSpiXferDone),
	.ADn(VCC),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1056_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(MonitorAdcReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1056_i),
	.EN(un1_spirst2_i_0_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[6]  (
	.Q(MonitorAdcSpiDataOut1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[6]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[5]  (
	.Q(MonitorAdcSpiDataOut1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[5]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[4]  (
	.Q(MonitorAdcSpiDataOut1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[4]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[3]  (
	.Q(MonitorAdcSpiDataOut1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[3]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[2]  (
	.Q(MonitorAdcSpiDataOut1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[2]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[1]  (
	.Q(MonitorAdcSpiDataOut1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[1]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[0]  (
	.Q(MonitorAdcSpiDataOut1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[0]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[7]  (
	.Q(MonitorAdcSpiDataOut0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[7]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[6]  (
	.Q(MonitorAdcSpiDataOut0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[6]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[5]  (
	.Q(MonitorAdcSpiDataOut0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[5]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[4]  (
	.Q(MonitorAdcSpiDataOut0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[4]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[3]  (
	.Q(MonitorAdcSpiDataOut0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[3]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[2]  (
	.Q(MonitorAdcSpiDataOut0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[2]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[1]  (
	.Q(MonitorAdcSpiDataOut0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[1]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackA[0]  (
	.Q(MonitorAdcSpiDataOut0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackA_i[0]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:155
  SLE \ReadbackB[7]  (
	.Q(MonitorAdcSpiDataOut1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadbackB_i[7]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:188
  CFG2 LastTransfer_RNIHK3E (
	.A(MonitorAdcSpiXferStart),
	.B(LastTransfer_Z),
	.Y(N_1056_i)
);
defparam LastTransfer_RNIHK3E.INIT=4'h9;
// @14:89
  CFG2 \Main_0_RamBusDataOut_m[10]  (
	.A(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(Main_0_RamBusDataOut_0),
	.Y(Main_0_RamBusDataOut_m_0)
);
defparam \Main_0_RamBusDataOut_m[10] .INIT=4'h8;
// @42:96
  CFG4 \un1_spirst2_i_0[0]  (
	.A(MonitorAdcSpiXferStart),
	.B(SpiXferComplete),
	.C(LastTransfer_Z),
	.D(LastSpiXferComplete_Z),
	.Y(un1_spirst2_i_0_Z[0])
);
defparam \un1_spirst2_i_0[0] .INIT=16'h0A8E;
// @50:155
  CFG3 LastSpiXferComplete_RNO (
	.A(SpiXferComplete),
	.B(N_1056_i),
	.C(LastSpiXferComplete_Z),
	.Y(N_1029_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h48;
// @11:225
  CFG3 Main_0_RamBusAck_i_m_i (
	.A(WriteAck),
	.B(ReadAck),
	.C(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.Y(Main_0_RamBusAck_i_m_i_1z)
);
defparam Main_0_RamBusAck_i_m_i.INIT=8'hEF;
// @50:155
  CFG4 LastSpiXferComplete_RNIS4AC1 (
	.A(SpiXferComplete),
	.B(LastSpiXferComplete_Z),
	.C(MonitorAdcReset_i),
	.D(N_1056_i),
	.Y(N_26_i)
);
defparam LastSpiXferComplete_RNIS4AC1.INIT=16'h0200;
// @50:122
  SpiMasterDualPorts_work_main_architecture_main_0layer1 Spi (
	.ReadbackA_i(ReadbackA_i[7:0]),
	.ReadbackB_i(ReadbackB_i[7:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.un1_MosiA_i_0_sqmuxa_1_i_0_0(un1_MosiA_i_0_sqmuxa_1_i_0_0),
	.SpiRst(SpiRst_Z),
	.SpiXferComplete(SpiXferComplete),
	.SckMonAdcs_c(SckMonAdcs_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i),
	.MisoMonitorAdc0_i(MisoMonitorAdc0_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.N_1032_i_set(N_1032_i_set),
	.N_1032_i_i(N_1032_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDeviceDualPorts_work_main_architecture_main_0layer1 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_4 (
  Uart0ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_3;
wire [5:1] ClkDiv_cry_Y_4;
wire [6:6] ClkDiv_s_FCO_3;
wire [6:6] ClkDiv_s_Y_3;
wire clko_i_2 ;
wire VCC ;
wire GND ;
wire N_812_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_0 ;
wire clkdiv16_cry_0_Y_0 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_0 ;
wire clkdiv16_cry_1_Y_0 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_0 ;
wire clkdiv16_cry_2_Y_0 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_0 ;
wire clkdiv16_cry_3_Y_0 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_0 ;
wire clkdiv16_cry_4_Y_0 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_0 ;
wire clkdiv16_cry_5_Y_0 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_0 ;
wire clkdiv16_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_0 ;
wire clkdiv16_cry_7_Y_0 ;
wire ClkDiv_s_271_FCO ;
wire ClkDiv_s_271_S ;
wire ClkDiv_s_271_Y ;
  CLKINT clko_i_inferred_clock_RNIKQ1F (
	.Y(UartClk0),
	.A(clko_i_2)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_812_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_0),
	.Y(clkdiv16_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_0),
	.Y(clkdiv16_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_0),
	.Y(clkdiv16_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_0),
	.Y(clkdiv16_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_0),
	.Y(clkdiv16_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_0),
	.Y(clkdiv16_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_0),
	.Y(clkdiv16_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_0),
	.Y(clkdiv16_cry_7_Y_0),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_271 (
	.FCO(ClkDiv_s_271_FCO),
	.S(ClkDiv_s_271_S),
	.Y(ClkDiv_s_271_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_271.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_3[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_271_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_4[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_4[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_4[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_4[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_3[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_4[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_2),
	.Y(N_812_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:1855
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_4 */

module ClockDividerPorts_work_main_architecture_main_0layer1_4 (
  SUM_3_0_d0,
  ClkDiv,
  SUM_3_0_0,
  UartClk0,
  shot_i_arst_i,
  CO0_3,
  UartTxClk0
)
;
input SUM_3_0_d0 ;
output [2:1] ClkDiv ;
input SUM_3_0_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk0 ;
wire SUM_3_0_d0 ;
wire SUM_3_0_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk0 ;
wire div_i_0 ;
wire CO0_3_i ;
wire VCC ;
wire N_811_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIQ2FB (
	.Y(UartTxClk0),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_811_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_3),
	.B(div_i_0),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_811_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:1870
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_4 */

module IBufP3Ports_8 (
  Rx0_c,
  FCCC_C0_0_GL1,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL1 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_3 ;
wire GND ;
wire Temp1_3 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8 */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Uart0FifoReset_i,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart0FifoReset_i ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Uart0FifoReset_i ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire [3:0] bitpos_Z;
wire [2:2] SUM;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [0:0] bitpos_10_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire RReg_9 ;
wire CO0_i ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire bitpos_1_sqmuxa ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire bitpos_0_sqmuxa ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire RReg_0_sqmuxa_Z ;
wire N_61 ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:67
  CFG4 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=16'h8000;
// @37:98
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:98
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:82
  CFG4 \bitpos_RNIIC161[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIIC161[3] .INIT=16'h0020;
// @37:98
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart0FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:66
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:66
  CFG2 \bitpos_10_RNO[0]  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(bitpos_Z[0]),
	.Y(bitpos_10_RNO_0[0])
);
defparam \bitpos_10_RNO[0] .INIT=4'h9;
// @37:67
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:69
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:84
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart0FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:98
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:112
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:105
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:66
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @37:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:112
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:112
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:66
  CFG4 \bitpos_10[0]  (
	.A(bitpos_10_RNO_0[0]),
	.B(bitpos_1_sqmuxa),
	.C(un21_enable),
	.D(bitpos_0_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hFF01;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:66
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input Uart0FifoReset_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @44:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_0 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI9CKB_Y;
wire [1:1] counter_r_RNIICML_Y;
wire [2:2] counter_r_RNISDOV_Y;
wire [3:3] counter_r_RNI7GQ91_Y;
wire [4:4] counter_r_RNIJJSJ1_Y;
wire [5:5] counter_r_RNI0OUT1_Y;
wire [6:6] counter_r_RNIET082_Y;
wire [7:7] counter_r_RNIT33I2_Y;
wire [8:8] counter_r_RNIDB5S2_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIUJ763_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_7;
wire [9:9] raddr_r_s_FCO_7;
wire [9:9] raddr_r_s_Y_7;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_2;
wire [8:1] waddr_r_cry_Y_7;
wire [9:9] waddr_r_s_FCO_7;
wire [9:9] waddr_r_s_Y_7;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_1057_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_1058_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI1DI1_S ;
wire empty_r_RNI1DI1_Y ;
wire raddr_r_s_290_FCO ;
wire raddr_r_s_290_S ;
wire raddr_r_s_290_Y ;
wire waddr_r_s_291_FCO ;
wire waddr_r_s_291_S ;
wire waddr_r_s_291_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIIPN5 (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIIPN5.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_5_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_6_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_7_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_8_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1057_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_10_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_11_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_12_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1058_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI1DI1 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1DI1_S),
	.Y(empty_r_RNI1DI1_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1DI1.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI9CKB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI9CKB_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI9CKB[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIICML[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIICML_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIICML[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNISDOV[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNISDOV_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNISDOV[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7GQ91[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7GQ91_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7GQ91[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIJJSJ1[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIJJSJ1_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIJJSJ1[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI0OUT1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0OUT1_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0OUT1[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIET082[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIET082_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIET082[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIT33I2[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIT33I2_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIT33I2[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIDB5S2[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIDB5S2_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIDB5S2[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUJ763[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUJ763_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUJ763[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_290 (
	.FCO(raddr_r_s_290_FCO),
	.S(raddr_r_s_290_S),
	.Y(raddr_r_s_290_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_290.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_7[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_290_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_7[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_7[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_7[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_7[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_7[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_7[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_7[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_7[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_7[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_291 (
	.FCO(waddr_r_s_291_FCO),
	.S(waddr_r_s_291_S),
	.Y(waddr_r_s_291_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_291.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_291_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_7[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_7[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_7[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_7[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_7[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_7[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_7[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_7[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_7[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_7[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI10UQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNI10UQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0VTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNI0VTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVTTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIVTTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUSTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIUSTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITRTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNITRTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNISQTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNISQTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRPTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIRPTQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQOTQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIQOTQ.INIT=8'hD8;
// @18:443
  CFG3 full_r_RNI68RI (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI68RI.INIT=8'hD2;
// @38:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:443
  CFG2 full_r_RNIABSB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIABSB.INIT=4'h4;
// @18:443
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:443
  CFG4 \counter_r_RNICPU11[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNICPU11[1] .INIT=16'h0001;
// @18:443
  CFG4 \counter_r_RNIIVU11[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIIVU11[3] .INIT=16'h0001;
// @18:443
  CFG2 \counter_r_RNIHTBK[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNIHTBK[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1057_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1058_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:443
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:443
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:443
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @18:443
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @18:443
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_15_0),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:443
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(N_15_0),
	.C(i13_mux),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hD850;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_4 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i(Uart0FifoReset_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @46:147
  IBufP2Ports_0 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_4 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_3 ;
wire TxD_2_7_2_wmux_3_S_3 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_3 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_3 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_3 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_3 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd16_Z ;
wire txd14_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
wire CO1 ;
wire N_2 ;
// @39:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_3),
	.S(TxD_2_7_2_wmux_3_S_3),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_3),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_3),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_3),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_3),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 txd16_RNI7QMN (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNI7QMN.INIT=16'h8808;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_0_5 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_5 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIFU0O1_Y;
wire [1:1] counter_r_RNI28IK2_Y;
wire [2:2] counter_r_RNIMI3H3_Y;
wire [3:3] counter_r_RNIBUKD4_Y;
wire [4:4] counter_r_RNI1B6A5_Y;
wire [5:5] counter_r_RNIOON66_Y;
wire [6:6] counter_r_RNIG7937_Y;
wire [7:7] counter_r_RNI9NQV7_Y;
wire [8:8] counter_r_RNI38CS8_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUPTO9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_6;
wire [9:9] raddr_r_s_FCO_6;
wire [9:9] raddr_r_s_Y_6;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_6;
wire [9:9] waddr_r_s_FCO_6;
wire [9:9] waddr_r_s_Y_6;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNITLFR_S ;
wire empty_r_RNITLFR_Y ;
wire raddr_r_s_288_FCO ;
wire raddr_r_s_288_S ;
wire raddr_r_s_288_Y ;
wire waddr_r_s_289_FCO ;
wire waddr_r_s_289_S ;
wire waddr_r_s_289_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_1095 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNITLFR (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNITLFR_S),
	.Y(empty_r_RNITLFR_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNITLFR.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIFU0O1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIFU0O1_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIFU0O1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI28IK2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI28IK2_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI28IK2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIMI3H3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIMI3H3_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIMI3H3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIBUKD4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIBUKD4_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIBUKD4[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI1B6A5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI1B6A5_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI1B6A5[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIOON66[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIOON66_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIOON66[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIG7937[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIG7937_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIG7937[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9NQV7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI9NQV7_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI9NQV7[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI38CS8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI38CS8_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI38CS8[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUPTO9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUPTO9_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUPTO9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_288 (
	.FCO(raddr_r_s_288_FCO),
	.S(raddr_r_s_288_S),
	.Y(raddr_r_s_288_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_288.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_6[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_288_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_6[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_6[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_6[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_6[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_6[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_6[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_6[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_6[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_6[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_289 (
	.FCO(waddr_r_s_289_FCO),
	.S(waddr_r_s_289_S),
	.Y(waddr_r_s_289_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_289.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_6[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_289_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_6[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_6[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_6[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_6[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_6[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_6[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_6[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_6[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_6[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIBHPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIBHPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAGPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIAGPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9FPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNI9FPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8EPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNI8EPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI7DPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNI7DPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6CPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNI6CPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5BPQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI5BPQ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4APQ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI4APQ.INIT=8'hD8;
// @38:68
  CFG3 do_write_RNIMMN11 (
	.A(re_i),
	.B(Uart0TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_22_i_i)
);
defparam do_write_RNIMMN11.INIT=8'hD2;
// @38:89
  CFG2 empty_r_RNITLFR_0 (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNITLFR_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNITLFR_Y),
	.C(un16_counter_r_0_a2_7),
	.D(do_write_Z),
	.Y(N_1095)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(empty_r_RNITLFR_Y),
	.B(un7_counter_r_0_a2_7),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0C4C;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1095),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_4 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input Uart0FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire N_21_i ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_23_i ;
wire un1_NextState_1_sqmuxa_i_0_3 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_21_i),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_21_i),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_3)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_21_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_23_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @47:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @47:182
  IBufP2Ports_0_5 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_4 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_3 (
  Uart1ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [5:1] ClkDiv_cry_Y_3;
wire [6:6] ClkDiv_s_FCO_2;
wire [6:6] ClkDiv_s_Y_2;
wire clko_i_0 ;
wire VCC ;
wire GND ;
wire N_810_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S ;
wire clkdiv16_cry_0_Y ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S ;
wire clkdiv16_cry_1_Y ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S ;
wire clkdiv16_cry_2_Y ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S ;
wire clkdiv16_cry_3_Y ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S ;
wire clkdiv16_cry_4_Y ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S ;
wire clkdiv16_cry_5_Y ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S ;
wire clkdiv16_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S ;
wire clkdiv16_cry_7_Y ;
wire ClkDiv_s_270_FCO ;
wire ClkDiv_s_270_S ;
wire ClkDiv_s_270_Y ;
  CLKINT clko_i_inferred_clock_RNILRIF (
	.Y(UartClk1),
	.A(clko_i_0)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_810_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S),
	.Y(clkdiv16_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S),
	.Y(clkdiv16_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S),
	.Y(clkdiv16_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S),
	.Y(clkdiv16_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S),
	.Y(clkdiv16_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S),
	.Y(clkdiv16_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S),
	.Y(clkdiv16_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S),
	.Y(clkdiv16_cry_7_Y),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_270 (
	.FCO(ClkDiv_s_270_FCO),
	.S(ClkDiv_s_270_S),
	.Y(ClkDiv_s_270_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_270.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_270_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_2[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_0),
	.Y(N_810_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:1957
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_3 */

module ClockDividerPorts_work_main_architecture_main_0layer1_3 (
  SUM_2_0_d0,
  ClkDiv,
  SUM_2_0_0,
  UartClk1,
  shot_i_arst_i,
  CO0_2,
  UartTxClk1
)
;
input SUM_2_0_d0 ;
output [2:1] ClkDiv ;
input SUM_2_0_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk1 ;
wire SUM_2_0_d0 ;
wire SUM_2_0_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk1 ;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_809_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIR41D (
	.Y(UartTxClk1),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_809_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_2),
	.B(div_i_Z),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_809_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:1972
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_3 */

module IBufP3Ports_8_0 (
  Rx1_c,
  FCCC_C0_0_GL1,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL1 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_4 ;
wire GND ;
wire Temp1_4 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Uart1FifoReset_i,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart1FifoReset_i ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Uart1FifoReset_i ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire [3:0] bitpos_Z;
wire [2:2] SUM_0;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [0:0] bitpos_10_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire RReg_9 ;
wire CO0_i ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire bitpos_1_sqmuxa ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire bitpos_0_sqmuxa ;
wire un21_enable ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire RReg_0_sqmuxa_Z ;
wire N_61 ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:67
  CFG4 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=16'h8000;
// @37:98
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:98
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:82
  CFG4 \bitpos_RNIMSRD[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIMSRD[3] .INIT=16'h0020;
// @37:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:98
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart1FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:66
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:66
  CFG2 \bitpos_10_RNO[0]  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(bitpos_Z[0]),
	.Y(bitpos_10_RNO_1[0])
);
defparam \bitpos_10_RNO[0] .INIT=4'h9;
// @37:69
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:67
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:84
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart1FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:98
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:112
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:105
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:66
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @37:112
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:112
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:66
  CFG4 \bitpos_10[0]  (
	.A(bitpos_10_RNO_1[0]),
	.B(bitpos_1_sqmuxa),
	.C(un21_enable),
	.D(bitpos_0_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hFF01;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:66
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  Uart1FifoReset_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input Uart1FifoReset_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire Uart1FifoReset_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @44:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Uart1FifoReset_i(Uart1FifoReset_i),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_0_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_6 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIELBD1_Y;
wire [1:1] counter_r_RNIQOK92_Y;
wire [2:2] counter_r_RNI7TT53_Y;
wire [3:3] counter_r_RNIL2724_Y;
wire [4:4] counter_r_RNI49GU4_Y;
wire [5:5] counter_r_RNIKGPQ5_Y;
wire [6:6] counter_r_RNI5P2N6_Y;
wire [7:7] counter_r_RNIN2CJ7_Y;
wire [8:8] counter_r_RNIADLF8_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUOUB9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_1;
wire [8:1] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1113_i ;
wire N_1104_i ;
wire N_1105_i ;
wire N_1106_i ;
wire N_1107_i ;
wire N_1108_i ;
wire N_1109_i ;
wire N_1110_i ;
wire N_1111_i ;
wire N_1112_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI3J2H_S ;
wire empty_r_RNI3J2H_Y ;
wire raddr_r_s_286_FCO ;
wire raddr_r_s_286_S ;
wire raddr_r_s_286_Y ;
wire waddr_r_s_287_FCO ;
wire waddr_r_s_287_S ;
wire waddr_r_s_287_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1114 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1116 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIJGL8 (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNIJGL8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1113_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1104_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1105_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1106_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1107_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1108_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1109_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1110_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1111_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1112_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI3J2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI3J2H_S),
	.Y(empty_r_RNI3J2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI3J2H.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNIELBD1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIELBD1_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIELBD1[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIQOK92[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQOK92_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQOK92[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7TT53[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI7TT53_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI7TT53[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIL2724[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIL2724_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIL2724[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI49GU4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI49GU4_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI49GU4[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIKGPQ5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKGPQ5_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKGPQ5[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI5P2N6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI5P2N6_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI5P2N6[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIN2CJ7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIN2CJ7_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIN2CJ7[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIADLF8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIADLF8_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIADLF8[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUOUB9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUOUB9_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUOUB9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_286 (
	.FCO(raddr_r_s_286_FCO),
	.S(raddr_r_s_286_S),
	.Y(raddr_r_s_286_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_286.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_286_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_287 (
	.FCO(waddr_r_s_287_FCO),
	.S(waddr_r_s_287_S),
	.Y(waddr_r_s_287_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_287.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_287_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI4V1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI4V1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI3U1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI3U1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI2T1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI2T1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI1S1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNI1S1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI0R1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNI0R1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIVP1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIVP1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUO1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIUO1O.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITN1O (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNITN1O.INIT=8'hD8;
// @18:443
  CFG3 full_r_RNI959L (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI959L.INIT=8'hD2;
// @38:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:443
  CFG2 full_r_RNICGLD (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNICGLD.INIT=4'h4;
// @18:443
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:443
  CFG4 \counter_r_RNIGDQC1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIGDQC1[1] .INIT=16'h0001;
// @18:443
  CFG4 \counter_r_RNIMJQC1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIMJQC1[3] .INIT=16'h0001;
// @18:443
  CFG2 \counter_r_RNIKVRO[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1114)
);
defparam \counter_r_RNIKVRO[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1113_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1104_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1105_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1106_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1107_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1108_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1109_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1110_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1111_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1112_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:443
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:443
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:443
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:443
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1116)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:443
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1114),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:443
  CFG4 full_r_RNO (
	.A(N_1114),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1116),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_3 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart1FifoReset_i(Uart1FifoReset_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @46:147
  IBufP2Ports_0_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_16_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire BitCnt_0_sqmuxa_Z ;
wire txd16_Z ;
wire txd14_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
wire CO1 ;
wire N_2 ;
// @39:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 txd16_RNIBAND1 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIBAND1.INIT=16'h8808;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_0_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_7 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIKHFH1_Y;
wire [1:1] counter_r_RNIA4HH2_Y;
wire [2:2] counter_r_RNI1OIH3_Y;
wire [3:3] counter_r_RNIPCKH4_Y;
wire [4:4] counter_r_RNII2MH5_Y;
wire [5:5] counter_r_RNICPNH6_Y;
wire [6:6] counter_r_RNI7HPH7_Y;
wire [7:7] counter_r_RNI3ARH8_Y;
wire [8:8] counter_r_RNI04TH9_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUUUHA_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1180_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIVVDH_S ;
wire empty_r_RNIVVDH_Y ;
wire raddr_r_s_284_FCO ;
wire raddr_r_s_284_S ;
wire raddr_r_s_284_Y ;
wire waddr_r_s_285_FCO ;
wire waddr_r_s_285_S ;
wire waddr_r_s_285_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_1167 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1180_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNIVVDH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIVVDH_S),
	.Y(empty_r_RNIVVDH_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIVVDH.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIKHFH1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIKHFH1_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIKHFH1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIA4HH2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA4HH2_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA4HH2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI1OIH3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1OIH3_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1OIH3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIPCKH4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPCKH4_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPCKH4[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNII2MH5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNII2MH5_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNII2MH5[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNICPNH6[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICPNH6_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICPNH6[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI7HPH7[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7HPH7_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7HPH7[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI3ARH8[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3ARH8_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3ARH8[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI04TH9[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI04TH9_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI04TH9[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUUUHA[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUUHA_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUUHA[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_284 (
	.FCO(raddr_r_s_284_FCO),
	.S(raddr_r_s_284_S),
	.Y(raddr_r_s_284_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_284.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_284_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_285 (
	.FCO(waddr_r_s_285_FCO),
	.S(waddr_r_s_285_S),
	.Y(waddr_r_s_285_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_285.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_285_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEMUU[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIEMUU[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDLUU[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIDLUU[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICKUU[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNICKUU[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBJUU[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNIBJUU[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAIUU[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIAIUU[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9HUU[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI9HUU[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8GUU[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI8GUU[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7FUU[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI7FUU[0] .INIT=8'hD8;
// @38:68
  CFG3 do_write_RNIPRLV (
	.A(re_i),
	.B(Uart1TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_1180_i)
);
defparam do_write_RNIPRLV.INIT=8'hD2;
// @38:89
  CFG2 empty_r_RNIVVDH_0 (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIVVDH_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNIVVDH_Y),
	.C(un16_counter_r_0_a2_7),
	.D(do_write_Z),
	.Y(N_1167)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(empty_r_RNIVVDH_Y),
	.B(un7_counter_r_0_a2_7),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0C4C;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1167),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoEmpty,
  Uart1TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoEmpty ;
output Uart1TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_3 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Tx1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  Uart1FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Tx1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input Uart1FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Tx1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire Uart1FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire N_1179 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1161_i ;
wire un1_NextState_1_sqmuxa_i_0_2 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1179),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1179),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_2)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_1179)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1161_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @47:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @47:182
  IBufP2Ports_0_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_2 (
  Uart2ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [5:1] ClkDiv_cry_Y_2;
wire [6:6] ClkDiv_s_FCO_1;
wire [6:6] ClkDiv_s_Y_1;
wire clko_i_Z ;
wire VCC ;
wire GND ;
wire N_808_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_1 ;
wire clkdiv16_cry_0_Y_1 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_1 ;
wire clkdiv16_cry_1_Y_1 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_1 ;
wire clkdiv16_cry_2_Y_1 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_1 ;
wire clkdiv16_cry_3_Y_1 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_1 ;
wire clkdiv16_cry_4_Y_1 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_1 ;
wire clkdiv16_cry_5_Y_1 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_1 ;
wire clkdiv16_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_1 ;
wire clkdiv16_cry_7_Y_1 ;
wire ClkDiv_s_269_FCO ;
wire ClkDiv_s_269_S ;
wire ClkDiv_s_269_Y ;
  CLKINT clko_i_inferred_clock_RNIMS3 (
	.Y(UartClk2),
	.A(clko_i_Z)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_808_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_1),
	.Y(clkdiv16_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_1),
	.Y(clkdiv16_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_1),
	.Y(clkdiv16_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_1),
	.Y(clkdiv16_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_1),
	.Y(clkdiv16_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_1),
	.Y(clkdiv16_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_1),
	.Y(clkdiv16_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_1),
	.Y(clkdiv16_cry_7_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_269 (
	.FCO(ClkDiv_s_269_FCO),
	.S(ClkDiv_s_269_S),
	.Y(ClkDiv_s_269_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_269.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_269_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_1[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_Z),
	.Y(N_808_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:2053
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_2 */

module ClockDividerPorts_work_main_architecture_main_0layer1_2 (
  SUM_4_0,
  ClkDiv_3,
  SUM_0_0_0,
  ClkDiv_2,
  SUM_2_0_0,
  ClkDiv_1,
  SUM_3_0_0,
  ClkDiv_0,
  SUM_0_d0,
  SUM_0_0_d0,
  SUM_2_0_d0,
  SUM_3_0_d0,
  CO0,
  CO0_0,
  CO0_2,
  CO0_3,
  UartClk2,
  shot_i_arst_i,
  UartTxClk2
)
;
output SUM_4_0 ;
input [2:1] ClkDiv_3 ;
output SUM_0_0_0 ;
input [2:1] ClkDiv_2 ;
output SUM_2_0_0 ;
input [2:1] ClkDiv_1 ;
output SUM_3_0_0 ;
input [2:1] ClkDiv_0 ;
output SUM_0_d0 ;
output SUM_0_0_d0 ;
output SUM_2_0_d0 ;
output SUM_3_0_d0 ;
input CO0 ;
input CO0_0 ;
input CO0_2 ;
input CO0_3 ;
input UartClk2 ;
input shot_i_arst_i ;
output UartTxClk2 ;
wire SUM_4_0 ;
wire SUM_0_0_0 ;
wire SUM_2_0_0 ;
wire SUM_3_0_0 ;
wire SUM_0_d0 ;
wire SUM_0_0_d0 ;
wire SUM_2_0_d0 ;
wire SUM_3_0_d0 ;
wire CO0 ;
wire CO0_0 ;
wire CO0_2 ;
wire CO0_3 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire UartTxClk2 ;
wire [2:1] ClkDiv_Z;
wire [2:2] SUM_1_0;
wire [1:1] SUM_1;
wire div_i_2 ;
wire CO0_1 ;
wire CO0_1_i ;
wire VCC ;
wire N_807_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIS6JE (
	.Y(UartTxClk2),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_1),
	.Y(CO0_1_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_807_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_1),
	.B(div_i_2),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(N_807_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_0[1]),
	.Y(SUM_3_0_d0)
);
defparam \un2_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_1[1]),
	.Y(SUM_2_0_d0)
);
defparam \un2_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_1[1]  (
	.A(CO0_1),
	.B(ClkDiv_Z[1]),
	.Y(SUM_1[1])
);
defparam \un2_clkdiv_1.SUM_1[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM_0[1]  (
	.A(CO0_0),
	.B(ClkDiv_2[1]),
	.Y(SUM_0_0_d0)
);
defparam \un2_clkdiv_1.SUM_0[1] .INIT=4'h6;
// @40:67
  CFG2 \un2_clkdiv_1.SUM[1]  (
	.A(CO0),
	.B(ClkDiv_3[1]),
	.Y(SUM_0_d0)
);
defparam \un2_clkdiv_1.SUM[1] .INIT=4'h6;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_3),
	.Y(SUM_3_0_0)
);
defparam \un2_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_2),
	.Y(SUM_2_0_0)
);
defparam \un2_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0_1),
	.Y(SUM_1_0[2])
);
defparam \un2_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM_0[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_0),
	.Y(SUM_0_0_0)
);
defparam \un2_clkdiv_1.SUM_0[2] .INIT=8'h6A;
// @40:67
  CFG3 \un2_clkdiv_1.SUM[2]  (
	.A(ClkDiv_3[2]),
	.B(ClkDiv_3[1]),
	.C(CO0),
	.Y(SUM_4_0)
);
defparam \un2_clkdiv_1.SUM[2] .INIT=8'h6A;
//@51:2068
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_2 */

module IBufP3Ports_8_1 (
  Rx2_c,
  FCCC_C0_0_GL1,
  Rxd2_i
)
;
input Rx2_c ;
input FCCC_C0_0_GL1 ;
output Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire VCC ;
wire Temp2_5 ;
wire GND ;
wire Temp1_5 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire [3:0] bitpos_Z;
wire [2:2] SUM_1;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [0:0] bitpos_10_m2_0_Z;
wire [3:3] samplecnt_3;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire CO0_i ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire bitpos_N_7_mux ;
wire un21_enable ;
wire bitpos_10_sm0 ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:66
  CFG3 \bitpos_10[0]  (
	.A(Rxd_i),
	.B(bitpos_1_sqmuxa),
	.C(bitpos_10_m2_0_Z[0]),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=8'h74;
// @37:67
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @37:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:82
  CFG4 \bitpos_RNIQCML1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQCML1[3] .INIT=16'h0020;
// @37:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:66
  CFG4 \bitpos_RNO_0[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(bitpos_N_7_mux)
);
defparam \bitpos_RNO_0[3] .INIT=16'h8000;
// @37:66
  CFG2 bitpos_10_m2s2 (
	.A(un21_enable),
	.B(bitpos_1_sqmuxa),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10_m2s2.INIT=4'hD;
// @37:67
  CFG2 \RxProc.un21_enable  (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:67
  CFG3 \RxProc.samplecnt_3[3]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[3]),
	.C(Rxd_i),
	.Y(samplecnt_3[3])
);
defparam \RxProc.samplecnt_3[3] .INIT=8'hC4;
// @37:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:66
  CFG3 \bitpos_10_m2_0[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(bitpos_10_m2_0_Z[0])
);
defparam \bitpos_10_m2_0[0] .INIT=8'h12;
// @37:112
  CFG4 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=16'h6606;
// @37:112
  CFG4 \samplecnt_RNIFVA91[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(CO1)
);
defparam \samplecnt_RNIFVA91[1] .INIT=16'h8808;
// @37:61
  CFG3 \samplecnt_RNO[0]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[0]),
	.C(Rxd_i),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=8'h3B;
// @37:66
  CFG4 \bitpos_RNO[3]  (
	.A(bitpos_N_7_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_RNO[3] .INIT=16'hFF06;
// @37:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:112
  CFG4 \samplecnt_RNO[2]  (
	.A(bitpos_1_sqmuxa),
	.B(CO1),
	.C(samplecnt_Z[2]),
	.D(Rxd_i),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h3C9C;
// @37:61
  CFG4 RxAv_RNO (
	.A(Rxd_i),
	.B(un11_enable),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h002F;
// @37:66
  CFG4 \bitpos_10_m2[1]  (
	.A(bitpos_10_sm0),
	.B(CO0),
	.C(bitpos_Z[1]),
	.D(un1_bitpos_1_sqmuxa_Z),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'h7D28;
// @37:112
  CFG3 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_3[3]),
	.C(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=8'h6C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @44:88
  UartRxRaw_2 Uart (
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_0_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_8 */

module fifo_8_10_1_3 (
  Uart2RxFifoCount,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIJU2F1_Y;
wire [1:1] counter_r_RNI25JD2_Y;
wire [2:2] counter_r_RNIIC3C3_Y;
wire [3:3] counter_r_RNI3LJA4_Y;
wire [4:4] counter_r_RNILU395_Y;
wire [5:5] counter_r_RNI89K76_Y;
wire [6:6] counter_r_RNISK467_Y;
wire [7:7] counter_r_RNIH1L48_Y;
wire [8:8] counter_r_RNI7F539_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUTL1A_Y;
wire VCC ;
wire do_count ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1190_i ;
wire N_1181_i ;
wire N_1182_i ;
wire N_1183_i ;
wire N_1184_i ;
wire N_1185_i ;
wire N_1186_i ;
wire N_1187_i ;
wire N_1188_i ;
wire N_1189_i ;
wire counter_r_cry_cy ;
wire empty_r_RNI5PIG_S ;
wire empty_r_RNI5PIG_Y ;
wire do_read_Z ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1191 ;
wire m34_8 ;
wire m34_7 ;
wire m46_1 ;
wire N_1193 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_1 ;
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1190_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1181_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1182_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1183_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1184_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1185_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1186_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1187_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1188_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1189_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNI5PIG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI5PIG_S),
	.Y(empty_r_RNI5PIG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI5PIG.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNIJU2F1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIJU2F1_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIJU2F1[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI25JD2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI25JD2_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI25JD2[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIIC3C3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIIC3C3_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIIC3C3[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI3LJA4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI3LJA4_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI3LJA4[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNILU395[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNILU395_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNILU395[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI89K76[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI89K76_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI89K76[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNISK467[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNISK467_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNISK467[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIH1L48[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIH1L48_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIH1L48[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI7F539[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI7F539_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI7F539[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUTL1A[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUTL1A_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUTL1A[9] .INIT=20'h5DD22;
// @18:443
  CFG4 full_r_RNIJE101 (
	.A(we_i),
	.B(re_i),
	.C(Uart2RxFifoFull),
	.D(Uart2RxFifoEmpty),
	.Y(do_count)
);
defparam full_r_RNIJE101.INIT=16'h0AC6;
// @38:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:443
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:443
  CFG4 \counter_r_RNIK1MN1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIK1MN1[1] .INIT=16'h0001;
// @18:443
  CFG4 \counter_r_RNIQ7MN1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIQ7MN1[3] .INIT=16'h0001;
// @18:443
  CFG3 \counter_r_RNIN1CT[0]  (
	.A(counter_r_Z[0]),
	.B(Uart2RxFifoFull),
	.C(we_i),
	.Y(N_1191)
);
defparam \counter_r_RNIN1CT[0] .INIT=8'h20;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1190_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1181_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1182_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1183_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1184_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1185_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1186_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1187_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1188_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1189_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:443
  CFG4 full_r_RNO_1 (
	.A(N_1191),
	.B(do_read_Z),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[2]),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:443
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:443
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:443
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1193)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @18:443
  CFG4 empty_r_RNO (
	.A(N_1191),
	.B(counter_r_Z[0]),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h5030;
// @18:443
  CFG4 full_r_RNO (
	.A(N_1193),
	.B(m34_8),
	.C(counter_r_Z[7]),
	.D(m34_7),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hCA0A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoCount,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_2 (
  Uart2RxFifoCount,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  FCCC_C0_0_GL1,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_2 Uart (
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @46:147
  IBufP2Ports_0_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_16_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd16_Z ;
wire txd14_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
wire CO1 ;
wire N_2 ;
// @39:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 txd16_RNIFQN31 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIFQN31.INIT=16'h8808;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_0_9 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_9 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIP4UQ_Y;
wire [1:1] counter_r_RNII0GE1_Y;
wire [2:2] counter_r_RNICT122_Y;
wire [3:3] counter_r_RNI7RJL2_Y;
wire [4:4] counter_r_RNI3Q593_Y;
wire [5:5] counter_r_RNI0QNS3_Y;
wire [6:6] counter_r_RNIUQ9G4_Y;
wire [7:7] counter_r_RNITSR35_Y;
wire [8:8] counter_r_RNITVDN5_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIU30B6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1257_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI1AC7_S ;
wire empty_r_RNI1AC7_Y ;
wire raddr_r_s_282_FCO ;
wire raddr_r_s_282_S ;
wire raddr_r_s_282_Y ;
wire waddr_r_s_283_FCO ;
wire waddr_r_s_283_S ;
wire waddr_r_s_283_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_1244 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1257_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNI1AC7 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI1AC7_S),
	.Y(empty_r_RNI1AC7_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI1AC7.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNIP4UQ[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIP4UQ_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIP4UQ[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNII0GE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNII0GE1_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNII0GE1[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNICT122[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNICT122_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNICT122[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI7RJL2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI7RJL2_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI7RJL2[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI3Q593[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI3Q593_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI3Q593[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI0QNS3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0QNS3_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0QNS3[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIUQ9G4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIUQ9G4_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIUQ9G4[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNITSR35[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNITSR35_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNITSR35[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNITVDN5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNITVDN5_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNITVDN5[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIU30B6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU30B6_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU30B6[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_282 (
	.FCO(raddr_r_s_282_FCO),
	.S(raddr_r_s_282_S),
	.Y(raddr_r_s_282_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_282.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_282_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_283 (
	.FCO(waddr_r_s_283_FCO),
	.S(waddr_r_s_283_S),
	.Y(waddr_r_s_283_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_283.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_283_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIHR331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIHR331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIGQ331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIGQ331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIFP331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIFP331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEO331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIEO331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDN331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIDN331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICM331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNICM331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBL331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIBL331.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIAK331 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIAK331.INIT=8'hD8;
// @38:68
  CFG3 full_r_RNIB24Q (
	.A(we_i),
	.B(Uart2TxFifoFull),
	.C(empty_r_RNI1AC7_Y),
	.Y(N_1257_i)
);
defparam full_r_RNIB24Q.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNI1AC7_0 (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI1AC7_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNI1AC7_Y),
	.D(do_write_Z),
	.Y(N_1244)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNI1AC7_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1244),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_2 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoFull,
  Tx2_c,
  UartTxClk2,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  Uart2FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoFull ;
output Tx2_c ;
input UartTxClk2 ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input Uart2FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart2 ;
wire Uart2TxFifoFull ;
wire Tx2_c ;
wire UartTxClk2 ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire Uart2FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire N_1256 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1238_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire un1_NextState_1_sqmuxa_i_0_1_0 ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1256),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1238_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1256),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_0),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_0)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_1256)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1238_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @47:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @47:182
  IBufP2Ports_0_9 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_1 (
  Uart3ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [5:1] ClkDiv_cry_Y_1;
wire [6:6] ClkDiv_s_FCO_0;
wire [6:6] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire VCC ;
wire GND ;
wire N_806_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_3 ;
wire clkdiv16_cry_0_Y_3 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_3 ;
wire clkdiv16_cry_1_Y_3 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_3 ;
wire clkdiv16_cry_2_Y_3 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_3 ;
wire clkdiv16_cry_3_Y_3 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_3 ;
wire clkdiv16_cry_4_Y_3 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_3 ;
wire clkdiv16_cry_5_Y_3 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_3 ;
wire clkdiv16_cry_6_Y_3 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_3 ;
wire clkdiv16_cry_7_Y_3 ;
wire ClkDiv_s_268_FCO ;
wire ClkDiv_s_268_S ;
wire ClkDiv_s_268_Y ;
  CLKINT clko_i_inferred_clock_RNINTK (
	.Y(UartClk3),
	.A(clko_i_1)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_806_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_3),
	.Y(clkdiv16_cry_0_Y_3),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_3),
	.Y(clkdiv16_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_3),
	.Y(clkdiv16_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_3),
	.Y(clkdiv16_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_3),
	.Y(clkdiv16_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_3),
	.Y(clkdiv16_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_3),
	.Y(clkdiv16_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_3),
	.Y(clkdiv16_cry_7_Y_3),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_268 (
	.FCO(ClkDiv_s_268_FCO),
	.S(ClkDiv_s_268_S),
	.Y(ClkDiv_s_268_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_268.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_268_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO_0[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_1),
	.Y(N_806_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:2164
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_1 */

module ClockDividerPorts_work_main_architecture_main_0layer1_1 (
  SUM_0_0_d0,
  ClkDiv,
  SUM_0_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_0,
  UartTxClk3
)
;
input SUM_0_0_d0 ;
output [2:1] ClkDiv ;
input SUM_0_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_0 ;
output UartTxClk3 ;
wire SUM_0_0_d0 ;
wire SUM_0_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_0 ;
wire UartTxClk3 ;
wire div_i_1 ;
wire CO0_0_i ;
wire VCC ;
wire N_805_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIT85 (
	.Y(UartTxClk3),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_0),
	.Y(CO0_0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_805_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0_0_d0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0_0),
	.B(div_i_1),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_805_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:2179
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_1 */

module IBufP3Ports_8_2 (
  Rxd3_i,
  Rx3_c,
  FCCC_C0_0_GL1
)
;
output Rxd3_i ;
input Rx3_c ;
input FCCC_C0_0_GL1 ;
wire Rxd3_i ;
wire Rx3_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_6 ;
wire VCC ;
wire GND ;
wire Temp2_6 ;
// @31:48
  SLE Temp1 (
	.Q(Temp1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx3_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd3_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_2 */

module IBufP2Ports_0_3 (
  Rxd_i,
  Rxd3_i,
  UartClk3
)
;
output Rxd_i ;
input Rxd3_i ;
input UartClk3 ;
wire Rxd_i ;
wire Rxd3_i ;
wire UartClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_3 */

module UartRxRaw_3 (
  RxData,
  Uart3FifoReset_i,
  Rxd_i,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Uart3FifoReset_i ;
input Rxd_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire Uart3FifoReset_i ;
wire Rxd_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_2;
wire [3:0] bitpos_Z;
wire [2:2] SUM_2;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [0:0] bitpos_10_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire RReg_9 ;
wire CO0_i ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire bitpos_1_sqmuxa ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire bitpos_0_sqmuxa ;
wire un21_enable ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire RReg_0_sqmuxa_Z ;
wire N_61 ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:67
  CFG4 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=16'h8000;
// @37:98
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:98
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:82
  CFG4 \bitpos_RNI61NL1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI61NL1[3] .INIT=16'h0020;
// @37:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:98
  CFG4 RReg_0_sqmuxa_2 (
	.A(Uart3FifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:66
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:66
  CFG2 \bitpos_10_RNO[0]  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(bitpos_Z[0]),
	.Y(bitpos_10_RNO_Z[0])
);
defparam \bitpos_10_RNO[0] .INIT=4'h9;
// @37:69
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:67
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:84
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(Uart3FifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:98
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:112
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_2[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:105
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_2[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:66
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @37:112
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(samplecnt_RNO_2[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:112
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_2[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:66
  CFG4 \bitpos_10[0]  (
	.A(bitpos_10_RNO_Z[0]),
	.B(bitpos_1_sqmuxa),
	.C(un21_enable),
	.D(bitpos_0_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hFF01;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:66
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  Uart3FifoReset_i,
  UartClk3,
  Rxd3_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input Uart3FifoReset_i ;
input UartClk3 ;
input Rxd3_i ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i ;
wire UartClk3 ;
wire Rxd3_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_3 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3)
);
// @44:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.Uart3FifoReset_i(Uart3FifoReset_i),
	.Rxd_i(Rxd_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_0_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_10 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart3RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI27BU_Y;
wire [1:1] counter_r_RNIQHSE1_Y;
wire [2:2] counter_r_RNIJTDV1_Y;
wire [3:3] counter_r_RNIDAVF2_Y;
wire [4:4] counter_r_RNI8OG03_Y;
wire [5:5] counter_r_RNI472H3_Y;
wire [6:6] counter_r_RNI1NJ14_Y;
wire [7:7] counter_r_RNIV75I4_Y;
wire [8:8] counter_r_RNIUPM25_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUC8J5_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_0;
wire [8:1] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1267_i ;
wire N_1258_i ;
wire N_1259_i ;
wire N_1260_i ;
wire N_1261_i ;
wire N_1262_i ;
wire N_1263_i ;
wire N_1264_i ;
wire N_1265_i ;
wire N_1266_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIBTPD_S ;
wire empty_r_RNIBTPD_Y ;
wire raddr_r_s_280_FCO ;
wire raddr_r_s_280_S ;
wire raddr_r_s_280_Y ;
wire waddr_r_s_281_FCO ;
wire waddr_r_s_281_S ;
wire waddr_r_s_281_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1268 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1270 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNINLBE (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNINLBE.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1267_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1258_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1259_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1260_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1261_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1262_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1263_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1264_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1265_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1266_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNIBTPD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIBTPD_S),
	.Y(empty_r_RNIBTPD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIBTPD.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI27BU[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI27BU_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI27BU[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIQHSE1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQHSE1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQHSE1[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIJTDV1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIJTDV1_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIJTDV1[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIDAVF2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIDAVF2_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIDAVF2[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI8OG03[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI8OG03_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI8OG03[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI472H3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI472H3_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI472H3[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI1NJ14[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI1NJ14_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI1NJ14[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIV75I4[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIV75I4_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIV75I4[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIUPM25[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIUPM25_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIUPM25[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUC8J5[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUC8J5_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUC8J5[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_280 (
	.FCO(raddr_r_s_280_FCO),
	.S(raddr_r_s_280_S),
	.Y(raddr_r_s_280_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_280.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_280_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_281 (
	.FCO(waddr_r_s_281_FCO),
	.S(waddr_r_s_281_S),
	.Y(waddr_r_s_281_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_281.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_281_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIGMPB[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIGMPB[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIFLPB[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIFLPB[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIEKPB[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNIEKPB[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDJPB[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIDJPB[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICIPB[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNICIPB[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBHPB[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNIBHPB[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAGPB[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNIAGPB[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9FPB[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI9FPB[0] .INIT=8'hD8;
// @18:443
  CFG3 full_r_RNILKMN (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNILKMN.INIT=8'hD2;
// @38:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:443
  CFG2 full_r_RNIKM7K (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIKM7K.INIT=4'h4;
// @18:443
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:443
  CFG4 \counter_r_RNI02UA[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI02UA[1] .INIT=16'h0001;
// @18:443
  CFG4 \counter_r_RNI68UA[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNI68UA[3] .INIT=16'h0001;
// @18:443
  CFG2 \counter_r_RNI03VM[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1268)
);
defparam \counter_r_RNI03VM[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1267_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1258_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1259_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1260_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1261_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1262_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1263_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1264_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1265_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1266_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:443
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:443
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:443
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:443
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1270)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:443
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1268),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:443
  CFG4 full_r_RNO (
	.A(N_1268),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1270),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_1 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd3_i,
  UartClk3,
  Uart3FifoReset_i,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd3_i ;
input UartClk3 ;
input Uart3FifoReset_i ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd3_i ;
wire UartClk3 ;
wire Uart3FifoReset_i ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart3FifoReset_i(Uart3FifoReset_i),
	.UartClk3(UartClk3),
	.Rxd3_i(Rxd3_i)
);
// @46:147
  IBufP2Ports_0_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_16_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_11 */

module UartTx_3 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  Tx3_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output Tx3_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire Tx3_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd16_Z ;
wire txd14_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
wire CO1 ;
wire N_2 ;
// @39:59
  SLE TxD (
	.Q(Tx3_c),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 txd16_RNIREA41 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIREA41.INIT=16'h8808;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_0_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_11 */

module fifo_8_10_1_6 (
  ExtWriteOut,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] ExtWriteOut ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI8B6J1_Y;
wire [1:1] counter_r_RNIATAF2_Y;
wire [2:2] counter_r_RNIDGFB3_Y;
wire [3:3] counter_r_RNIH4K74_Y;
wire [4:4] counter_r_RNIMPO35_Y;
wire [5:5] counter_r_RNISFTV5_Y;
wire [6:6] counter_r_RNI372S6_Y;
wire [7:7] counter_r_RNIBV6O7_Y;
wire [8:8] counter_r_RNIKOBK8_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIUIGG9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1334_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNI7Q1N_S ;
wire empty_r_RNI7Q1N_Y ;
wire raddr_r_s_278_FCO ;
wire raddr_r_s_278_S ;
wire raddr_r_s_278_Y ;
wire waddr_r_s_279_FCO ;
wire waddr_r_s_279_S ;
wire waddr_r_s_279_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_1321 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1334_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNI7Q1N (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNI7Q1N_S),
	.Y(empty_r_RNI7Q1N_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNI7Q1N.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNI8B6J1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI8B6J1_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI8B6J1[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIATAF2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIATAF2_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIATAF2[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIDGFB3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIDGFB3_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIDGFB3[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIH4K74[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIH4K74_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIH4K74[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIMPO35[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIMPO35_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIMPO35[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNISFTV5[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISFTV5_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISFTV5[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI372S6[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI372S6_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI372S6[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIBV6O7[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIBV6O7_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIBV6O7[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIKOBK8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIKOBK8_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIKOBK8[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUIGG9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUIGG9_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUIGG9[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_278 (
	.FCO(raddr_r_s_278_FCO),
	.S(raddr_r_s_278_S),
	.Y(raddr_r_s_278_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_278.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_278_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_279 (
	.FCO(waddr_r_s_279_FCO),
	.S(waddr_r_s_279_S),
	.Y(waddr_r_s_279_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_279.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_279_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, ExtWriteOut[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIQ5HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIQ5HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP4HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIP4HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO3HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIO3HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIN2HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNIN2HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIM1HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIM1HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIL0HP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIL0HP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIKVGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNIKVGP.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIJUGP (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNIJUGP.INIT=8'hD8;
// @38:68
  CFG3 do_write_RNI5BC21 (
	.A(re_i),
	.B(Uart3TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_1334_i)
);
defparam do_write_RNI5BC21.INIT=8'hD2;
// @38:89
  CFG2 empty_r_RNI7Q1N_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNI7Q1N_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNI7Q1N_Y),
	.C(un16_counter_r_0_a2_7),
	.D(do_write_Z),
	.Y(N_1321)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(empty_r_RNI7Q1N_Y),
	.B(un7_counter_r_0_a2_7),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0C4C;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1321),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  OutgoingTxByte,
  ExtWriteOut,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] ExtWriteOut ;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.ExtWriteOut(ExtWriteOut[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_1 (
  ExtWriteOut,
  WriteUart3,
  Uart3TxFifoFull,
  Tx3_c,
  UartTxClk3,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  Uart3FifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] ExtWriteOut ;
input WriteUart3 ;
output Uart3TxFifoFull ;
output Tx3_c ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input Uart3FifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire Tx3_c ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire N_1333 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1315_i ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1333),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1315_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1333),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_1333)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1315_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @47:170
  UartTx_3 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Tx3_c(Tx3_c)
);
// @47:182
  IBufP2Ports_0_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.ExtWriteOut(ExtWriteOut[7:0]),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_main_architecture_main_0layer1_0 (
  UartLabClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClkLab
)
;
input [7:0] UartLabClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClkLab ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClkLab ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [5:1] ClkDiv_cry_Y_0;
wire [6:6] ClkDiv_s_FCO;
wire [6:6] ClkDiv_s_Y;
wire clko_i_3 ;
wire VCC ;
wire GND ;
wire N_804_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S_2 ;
wire clkdiv16_cry_0_Y_2 ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S_2 ;
wire clkdiv16_cry_1_Y_2 ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S_2 ;
wire clkdiv16_cry_2_Y_2 ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S_2 ;
wire clkdiv16_cry_3_Y_2 ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S_2 ;
wire clkdiv16_cry_4_Y_2 ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S_2 ;
wire clkdiv16_cry_5_Y_2 ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S_2 ;
wire clkdiv16_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S_2 ;
wire clkdiv16_cry_7_Y_2 ;
wire ClkDiv_s_267_FCO ;
wire ClkDiv_s_267_S ;
wire ClkDiv_s_267_Y ;
  CLKINT clko_i_inferred_clock_RNIJLCC (
	.Y(UartClkLab),
	.A(clko_i_3)
);
// @32:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:57
  SLE clko_i (
	.Q(clko_i_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_804_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S_2),
	.Y(clkdiv16_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S_2),
	.Y(clkdiv16_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S_2),
	.Y(clkdiv16_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S_2),
	.Y(clkdiv16_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S_2),
	.Y(clkdiv16_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S_2),
	.Y(clkdiv16_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S_2),
	.Y(clkdiv16_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(UartLabClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S_2),
	.Y(clkdiv16_cry_7_Y_2),
	.B(UartLabClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @32:57
  ARI1 ClkDiv_s_267 (
	.FCO(ClkDiv_s_267_FCO),
	.S(ClkDiv_s_267_S),
	.Y(ClkDiv_s_267_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_267.INIT=20'h4AA00;
// @32:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_267_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @32:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @32:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(clko_i_3),
	.Y(N_804_i)
);
defparam clko_i_RNO.INIT=4'h9;
//@51:2272
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_main_architecture_main_0layer1_0 */

module ClockDividerPorts_work_main_architecture_main_0layer1_0 (
  SUM_0,
  ClkDiv,
  SUM_4_0,
  UartClkLab,
  shot_i_arst_i,
  CO0,
  UartTxClkLab
)
;
input SUM_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClkLab ;
input shot_i_arst_i ;
output CO0 ;
output UartTxClkLab ;
wire SUM_0 ;
wire SUM_4_0 ;
wire UartClkLab ;
wire shot_i_arst_i ;
wire CO0 ;
wire UartTxClkLab ;
wire div_i_3 ;
wire CO0_i ;
wire VCC ;
wire N_803_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNIPSK3 (
	.Y(UartTxClkLab),
	.A(div_i_3)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @40:55
  SLE div_i (
	.Q(div_i_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(N_803_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClkLab),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:55
  CFG4 div_i_RNO (
	.A(CO0),
	.B(div_i_3),
	.C(ClkDiv[2]),
	.D(ClkDiv[1]),
	.Y(N_803_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
//@51:2304
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_main_architecture_main_0layer1_0 */

module IBufP3Ports_8_3 (
  TxdLab_c,
  FCCC_C0_0_GL1,
  RxdLab_i
)
;
input TxdLab_c ;
input FCCC_C0_0_GL1 ;
output RxdLab_i ;
wire TxdLab_c ;
wire FCCC_C0_0_GL1 ;
wire RxdLab_i ;
wire VCC ;
wire Temp2_7 ;
wire GND ;
wire Temp1_7 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(RxdLab_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxdLab_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_8_3 */

module IBufP2Ports_0_4 (
  Rxd_i,
  RxdLab_i,
  UartClkLab
)
;
output Rxd_i ;
input RxdLab_i ;
input UartClkLab ;
wire Rxd_i ;
wire RxdLab_i ;
wire UartClkLab ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RxdLab_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_4 */

module UartRxRaw_4 (
  RxData,
  UartLabFifoReset_i,
  Rxd_i,
  UartClkLab,
  UartLabFifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartLabFifoReset_i ;
input Rxd_i ;
input UartClkLab ;
input UartLabFifoReset_i_arst_i ;
output RxComplete ;
wire UartLabFifoReset_i ;
wire Rxd_i ;
wire UartClkLab ;
wire UartLabFifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_3;
wire [3:0] bitpos_Z;
wire [2:2] SUM_3;
wire [3:1] bitpos_10;
wire [0:0] bitpos_10_Z;
wire [0:0] bitpos_10_RNO_2;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_12 ;
wire RReg_11 ;
wire RReg_10 ;
wire RReg_9 ;
wire CO0_i ;
wire DataO_0_sqmuxa_1_Z ;
wire RReg_16 ;
wire RReg_15 ;
wire RReg_14 ;
wire RReg_13 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire bitpos_4_sqmuxa_1_Z ;
wire CO2 ;
wire RReg_0_sqmuxa_3_Z ;
wire bitpos_1_sqmuxa ;
wire RReg_0_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire bitpos_0_sqmuxa ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire RReg_0_sqmuxa_Z ;
wire N_61 ;
// @37:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(samplecnt_RNO_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(samplecnt_RNO_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(samplecnt_RNO_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(SUM_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClkLab),
	.D(Rxd_i),
	.EN(RReg_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartClkLab),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:67
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @37:67
  CFG4 bitpos_4_sqmuxa_1 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_1_Z)
);
defparam bitpos_4_sqmuxa_1.INIT=16'h8000;
// @37:98
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @37:98
  CFG2 RReg_0_sqmuxa_3 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(RReg_0_sqmuxa_3_Z)
);
defparam RReg_0_sqmuxa_3.INIT=4'h8;
// @37:83
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @37:82
  CFG4 \bitpos_RNIEKA7[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIEKA7[3] .INIT=16'h0020;
// @37:68
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @37:90
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @37:98
  CFG4 RReg_0_sqmuxa_2 (
	.A(UartLabFifoReset_i),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(RReg_0_sqmuxa_2_Z)
);
defparam RReg_0_sqmuxa_2.INIT=16'h1000;
// @37:66
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_1_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @37:66
  CFG2 \bitpos_10_RNO[0]  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(bitpos_Z[0]),
	.Y(bitpos_10_RNO_2[0])
);
defparam \bitpos_10_RNO[0] .INIT=4'h9;
// @37:67
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @37:69
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @37:105
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_1_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @37:84
  CFG4 DataO_0_sqmuxa_1 (
	.A(un11_enable),
	.B(RxAv_5),
	.C(UartLabFifoReset_i),
	.D(Rxd_i),
	.Y(DataO_0_sqmuxa_1_Z)
);
defparam DataO_0_sqmuxa_1.INIT=16'h0400;
// @37:67
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @37:98
  CFG4 RReg_0_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_0_sqmuxa_2_Z),
	.Y(RReg_0_sqmuxa_Z)
);
defparam RReg_0_sqmuxa.INIT=16'h0D00;
// @37:105
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @37:112
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_3[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @37:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @37:61
  CFG4 RReg_11_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_11)
);
defparam RReg_11_0.INIT=16'h0200;
// @37:61
  CFG3 RReg_15_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_15)
);
defparam RReg_15_0.INIT=8'h40;
// @37:105
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_3[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @37:66
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @37:66
  CFG4 \bitpos_10[0]  (
	.A(bitpos_10_RNO_2[0]),
	.B(bitpos_1_sqmuxa),
	.C(un21_enable),
	.D(bitpos_0_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hFF01;
// @37:112
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[0]),
	.D(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_3[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h006A;
// @37:112
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_0_sqmuxa_3_Z),
	.Y(samplecnt_RNO_3[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @37:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @37:66
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @37:61
  CFG4 RReg_10_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_10)
);
defparam RReg_10_0.INIT=16'h4000;
// @37:61
  CFG4 RReg_12_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_12)
);
defparam RReg_12_0.INIT=16'h2000;
// @37:61
  CFG4 RReg_14_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_14)
);
defparam RReg_14_0.INIT=16'h8000;
// @37:61
  CFG4 RReg_13_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_13)
);
defparam RReg_13_0.INIT=16'h0800;
// @37:61
  CFG3 RReg_16_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_0_sqmuxa_Z),
	.Y(RReg_16)
);
defparam RReg_16_0.INIT=8'h80;
// @37:61
  CFG4 RReg_9_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_0_sqmuxa_Z),
	.Y(RReg_9)
);
defparam RReg_9_0.INIT=16'h0400;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_4 */

module UartRxExtClk_4 (
  RxData,
  RxComplete,
  UartLabFifoReset_i_arst_i,
  UartLabFifoReset_i,
  UartClkLab,
  RxdLab_i
)
;
output [7:0] RxData ;
output RxComplete ;
input UartLabFifoReset_i_arst_i ;
input UartLabFifoReset_i ;
input UartClkLab ;
input RxdLab_i ;
wire RxComplete ;
wire UartLabFifoReset_i_arst_i ;
wire UartLabFifoReset_i ;
wire UartClkLab ;
wire RxdLab_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_4 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.RxdLab_i(RxdLab_i),
	.UartClkLab(UartClkLab)
);
// @44:88
  UartRxRaw_4 Uart (
	.RxData(RxData[7:0]),
	.UartLabFifoReset_i(UartLabFifoReset_i),
	.Rxd_i(Rxd_i),
	.UartClkLab(UartClkLab),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_4 */

module IBufP2Ports_0_12 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_12 */

module fifo_8_10_1_7 (
  RxData,
  UartLabRxFifoCount,
  UartLabRxFifoData,
  we_i,
  re_i,
  UartLabFifoReset_i_data_i,
  UartLabRxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  UartLabRxFifoFull
)
;
input [7:0] RxData ;
output [9:0] UartLabRxFifoCount ;
output [7:0] UartLabRxFifoData ;
input we_i ;
input re_i ;
input UartLabFifoReset_i_data_i ;
output UartLabRxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output UartLabRxFifoFull ;
wire we_i ;
wire re_i ;
wire UartLabFifoReset_i_data_i ;
wire UartLabRxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire UartLabRxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI4PVT_Y;
wire [1:1] counter_r_RNIAG7D1_Y;
wire [2:2] counter_r_RNIH8FS1_Y;
wire [3:3] counter_r_RNIP1NB2_Y;
wire [4:4] counter_r_RNI2SUQ2_Y;
wire [5:5] counter_r_RNICN6A3_Y;
wire [6:6] counter_r_RNINJEP3_Y;
wire [7:7] counter_r_RNI3HM84_Y;
wire [8:8] counter_r_RNIGFUN4_Y;
wire [10:10] counter_r_RNO_FCO_7;
wire [10:10] counter_r_RNO_Y_7;
wire [9:9] counter_r_RNIUE675_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y;
wire [8:1] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_6;
wire [8:0] ram_ram_0_0_B_DOUT_6;
wire UartLabRxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_1344_i ;
wire N_1335_i ;
wire N_1336_i ;
wire N_1337_i ;
wire N_1338_i ;
wire N_1339_i ;
wire N_1340_i ;
wire N_1341_i ;
wire N_1342_i ;
wire N_1343_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV2OE_S ;
wire empty_r_RNIV2OE_Y ;
wire raddr_r_s_276_FCO ;
wire raddr_r_s_276_S ;
wire raddr_r_s_276_Y ;
wire waddr_r_s_277_FCO ;
wire waddr_r_s_277_S ;
wire waddr_r_s_277_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_1345 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_1347 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIH0T9 (
	.A(UartLabRxFifoFull),
	.Y(UartLabRxFifoFull_i)
);
defparam full_r_RNIH0T9.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(UartLabRxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(UartLabRxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(UartLabRxFifoEmpty),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(UartLabRxFifoFull),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[0]  (
	.Q(UartLabRxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1344_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[9]  (
	.Q(UartLabRxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1335_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[8]  (
	.Q(UartLabRxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1336_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[7]  (
	.Q(UartLabRxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1337_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[6]  (
	.Q(UartLabRxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1338_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[5]  (
	.Q(UartLabRxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1339_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[4]  (
	.Q(UartLabRxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1340_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[3]  (
	.Q(UartLabRxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1341_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[2]  (
	.Q(UartLabRxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1342_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \count_o[1]  (
	.Q(UartLabRxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1343_i),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:59
  ARI1 empty_r_RNIV2OE (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV2OE_S),
	.Y(empty_r_RNIV2OE_Y),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV2OE.INIT=20'h4DD00;
// @38:59
  ARI1 \counter_r_RNI4PVT[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI4PVT_Y[0]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI4PVT[0] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIAG7D1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIAG7D1_Y[1]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIAG7D1[1] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIH8FS1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIH8FS1_Y[2]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIH8FS1[2] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIP1NB2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIP1NB2_Y[3]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIP1NB2[3] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI2SUQ2[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI2SUQ2_Y[4]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI2SUQ2[4] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNICN6A3[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICN6A3_Y[5]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICN6A3[5] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNINJEP3[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNINJEP3_Y[6]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNINJEP3[6] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNI3HM84[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3HM84_Y[7]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3HM84[7] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNIGFUN4[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIGFUN4_Y[8]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIGFUN4[8] .INIT=20'h5DD22;
// @38:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_7[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_7[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:59
  ARI1 \counter_r_RNIUE675[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUE675_Y[9]),
	.B(re_i),
	.C(UartLabRxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUE675[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_276 (
	.FCO(raddr_r_s_276_FCO),
	.S(raddr_r_s_276_S),
	.Y(raddr_r_s_276_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_276.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_276_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_277 (
	.FCO(waddr_r_s_277_FCO),
	.S(waddr_r_s_277_S),
	.Y(waddr_r_s_277_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_277.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_277_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_6[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_6[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIUQEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(UartLabRxFifoData[7])
);
defparam ram_ram_0_0_RNIUQEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNITPEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(UartLabRxFifoData[6])
);
defparam ram_ram_0_0_RNITPEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNISOEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(UartLabRxFifoData[5])
);
defparam ram_ram_0_0_RNISOEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRNEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(UartLabRxFifoData[4])
);
defparam ram_ram_0_0_RNIRNEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQMEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(UartLabRxFifoData[3])
);
defparam ram_ram_0_0_RNIQMEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIPLEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(UartLabRxFifoData[2])
);
defparam ram_ram_0_0_RNIPLEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIOKEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(UartLabRxFifoData[1])
);
defparam ram_ram_0_0_RNIOKEN.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNINJEN (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(UartLabRxFifoData[0])
);
defparam ram_ram_0_0_RNINJEN.INIT=8'hD8;
// @18:443
  CFG3 full_r_RNI356K (
	.A(we_i),
	.B(UartLabRxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNI356K.INIT=8'hD2;
// @38:59
  CFG2 do_read (
	.A(UartLabRxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @18:443
  CFG2 full_r_RNI82RJ (
	.A(UartLabRxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI82RJ.INIT=4'h4;
// @18:443
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @18:443
  CFG4 \counter_r_RNI8TU1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI8TU1[1] .INIT=16'h0001;
// @18:443
  CFG4 \counter_r_RNIE3V1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIE3V1[3] .INIT=16'h0001;
// @18:443
  CFG2 \counter_r_RNIELAK[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_1345)
);
defparam \counter_r_RNIELAK[0] .INIT=4'h8;
// @38:68
  CFG2 \count_o_RNO[0]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_1344_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[9]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_1335_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[8]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_1336_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[7]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_1337_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[6]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_1338_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[5]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_1339_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[4]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_1340_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[3]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_1341_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[2]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_1342_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @38:68
  CFG2 \count_o_RNO[1]  (
	.A(UartLabRxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_1343_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @18:443
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @18:443
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @18:443
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @18:443
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_1347)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @18:443
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_1345),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @18:443
  CFG4 full_r_RNO (
	.A(N_1345),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_1347),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_7 */

module gated_fifo_8_10_1_7 (
  UartLabRxFifoData,
  UartLabRxFifoCount,
  RxData,
  UartLabRxFifoFull,
  UartLabRxFifoEmpty,
  UartLabFifoReset_i_data_i,
  ReadUartLab,
  Dbg1,
  FCCC_C0_0_GL1,
  UartLabFifoReset_i_arst_i
)
;
output [7:0] UartLabRxFifoData ;
output [9:0] UartLabRxFifoCount ;
input [7:0] RxData ;
output UartLabRxFifoFull ;
output UartLabRxFifoEmpty ;
input UartLabFifoReset_i_data_i ;
input ReadUartLab ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input UartLabFifoReset_i_arst_i ;
wire UartLabRxFifoFull ;
wire UartLabRxFifoEmpty ;
wire UartLabFifoReset_i_data_i ;
wire ReadUartLab ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire UartLabFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUartLab),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUartLab),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_7 fifo_i (
	.RxData(RxData[7:0]),
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabRxFifoFull(UartLabRxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_7 */

module UartRxFifoExtClk_10_0 (
  UartLabRxFifoCount,
  UartLabRxFifoData,
  ReadUartLab,
  UartLabFifoReset_i_data_i,
  UartLabRxFifoEmpty,
  UartLabRxFifoFull,
  FCCC_C0_0_GL1,
  RxdLab_i,
  UartClkLab,
  UartLabFifoReset_i,
  UartLabFifoReset_i_arst_i
)
;
output [9:0] UartLabRxFifoCount ;
output [7:0] UartLabRxFifoData ;
input ReadUartLab ;
input UartLabFifoReset_i_data_i ;
output UartLabRxFifoEmpty ;
output UartLabRxFifoFull ;
input FCCC_C0_0_GL1 ;
input RxdLab_i ;
input UartClkLab ;
input UartLabFifoReset_i ;
input UartLabFifoReset_i_arst_i ;
wire ReadUartLab ;
wire UartLabFifoReset_i_data_i ;
wire UartLabRxFifoEmpty ;
wire UartLabRxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire RxdLab_i ;
wire UartClkLab ;
wire UartLabFifoReset_i ;
wire UartLabFifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_4 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.UartLabFifoReset_i(UartLabFifoReset_i),
	.UartClkLab(UartClkLab),
	.RxdLab_i(RxdLab_i)
);
// @46:147
  IBufP2Ports_0_12 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_7 UartFifo (
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.ReadUartLab(ReadUartLab),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_16_15 (
  StartTx_i,
  StartTx,
  UartTxClkLab
)
;
output StartTx_i ;
input StartTx ;
input UartTxClkLab ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClkLab ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkLab),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClkLab),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_16_15 */

module UartTx_4 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClkLab,
  UartLabFifoReset_i_arst_i,
  RxdLab_c_i,
  RxdLab_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClkLab ;
input UartLabFifoReset_i_arst_i ;
output RxdLab_c_i ;
output RxdLab_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClkLab ;
wire UartLabFifoReset_i_arst_i ;
wire RxdLab_c_i ;
wire RxdLab_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_3 ;
wire TxD_2_7_2_wmux_3_FCO_2 ;
wire TxD_2_7_2_wmux_3_S_2 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_2 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_2 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_2 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_2 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd16_Z ;
wire txd14_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
wire CO1 ;
wire N_2 ;
  CFG1 TxD_RNI336A (
	.A(RxdLab_c),
	.Y(RxdLab_c_i)
);
defparam TxD_RNI336A.INIT=2'h1;
// @39:59
  SLE TxD (
	.Q(RxdLab_c),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(UartTxClkLab),
	.D(StartTx_i),
	.EN(un1_busy_i_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_2),
	.S(TxD_2_7_2_wmux_3_S_2),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_2),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_2),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_2),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_2),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @39:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @39:101
  CFG4 txd16 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd16_Z)
);
defparam txd16.INIT=16'h0010;
// @39:82
  CFG4 txd14 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd14_Z)
);
defparam txd14.INIT=16'h8000;
// @39:79
  CFG3 Busy_i_1 (
	.A(txd14_Z),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @39:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd16_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @39:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd16_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @39:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_3)
);
defparam un1_busy_i.INIT=8'h12;
// @39:97
  CFG4 txd16_RNIB5U31 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(CO1)
);
defparam txd16_RNIB5U31.INIT=16'h8808;
// @39:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd16_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @39:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd14_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @39:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd14_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @39:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd14_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @39:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd14_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @39:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd14_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_4 */

module IBufP2Ports_0_13 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_13 */

module fifo_8_10_1_8 (
  UartLabTxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  UartLabTxFifoFull,
  UartLabTxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] UartLabTxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output UartLabTxFifoFull ;
output UartLabTxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire UartLabTxFifoFull ;
wire UartLabTxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNICB191_Y;
wire [1:1] counter_r_RNIAQJT1_Y;
wire [2:2] counter_r_RNI9A6I2_Y;
wire [3:3] counter_r_RNI9RO63_Y;
wire [4:4] counter_r_RNIADBR3_Y;
wire [5:5] counter_r_RNIC0UF4_Y;
wire [6:6] counter_r_RNIFKG45_Y;
wire [7:7] counter_r_RNIJ93P5_Y;
wire [8:8] counter_r_RNIOVLD6_Y;
wire [10:10] counter_r_RNO_FCO_8;
wire [10:10] counter_r_RNO_Y_8;
wire [9:9] counter_r_RNIUM827_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_7;
wire [8:0] ram_ram_0_0_B_DOUT_7;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_1411_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIFTEK_S ;
wire empty_r_RNIFTEK_Y ;
wire raddr_r_s_274_FCO ;
wire raddr_r_s_274_S ;
wire raddr_r_s_274_Y ;
wire waddr_r_s_275_FCO ;
wire waddr_r_s_275_S ;
wire waddr_r_s_275_Y ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_1398 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_1411_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE empty_r (
	.Q(UartLabTxFifoEmpty),
	.ADn(GND),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:68
  SLE full_r (
	.Q(UartLabTxFifoFull),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  ARI1 empty_r_RNIFTEK (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIFTEK_S),
	.Y(empty_r_RNIFTEK_Y),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIFTEK.INIT=20'h4DD00;
// @38:89
  ARI1 \counter_r_RNICB191[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNICB191_Y[0]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNICB191[0] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIAQJT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIAQJT1_Y[1]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIAQJT1[1] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9A6I2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI9A6I2_Y[2]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI9A6I2[2] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNI9RO63[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI9RO63_Y[3]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI9RO63[3] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIADBR3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIADBR3_Y[4]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIADBR3[4] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIC0UF4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIC0UF4_Y[5]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIC0UF4[5] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIFKG45[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIFKG45_Y[6]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIFKG45[6] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIJ93P5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIJ93P5_Y[7]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIJ93P5[7] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNIOVLD6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIOVLD6_Y[8]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIOVLD6[8] .INIT=20'h5DD22;
// @38:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_8[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_8[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @38:89
  ARI1 \counter_r_RNIUM827[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUM827_Y[9]),
	.B(re_i),
	.C(UartLabTxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUM827[9] .INIT=20'h5DD22;
// @38:68
  ARI1 raddr_r_s_274 (
	.FCO(raddr_r_s_274_FCO),
	.S(raddr_r_s_274_S),
	.Y(raddr_r_s_274_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_274.INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_274_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @38:68
  ARI1 waddr_r_s_275 (
	.FCO(waddr_r_s_275_FCO),
	.S(waddr_r_s_275_S),
	.Y(waddr_r_s_275_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_275.INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_275_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @38:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @38:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_7[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_7[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UartLabTxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIMICM[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIMICM[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNILHCM[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNILHCM[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIKGCM[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIKGCM[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIJFCM[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNIJFCM[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIIECM[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIIECM[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIHDCM[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNIHDCM[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIGCCM[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNIGCCM[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIFBCM[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNIFBCM[0] .INIT=8'hD8;
// @38:68
  CFG3 full_r_RNI7IJ11 (
	.A(we_i),
	.B(UartLabTxFifoFull),
	.C(empty_r_RNIFTEK_Y),
	.Y(N_1411_i)
);
defparam full_r_RNI7IJ11.INIT=8'h2D;
// @38:89
  CFG2 empty_r_RNIFTEK_0 (
	.A(UartLabTxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIFTEK_0.INIT=4'h4;
// @38:60
  CFG2 do_write (
	.A(UartLabTxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @38:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @38:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @38:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @38:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNIFTEK_Y),
	.D(do_write_Z),
	.Y(N_1398)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @38:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIFTEK_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @38:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_1398),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_8 */

module gated_fifo_8_10_1_8 (
  OutgoingTxByte,
  UartLabTxFifoData,
  UartLabTxFifoEmpty,
  UartLabTxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUartLab,
  FCCC_C0_0_GL1,
  UartLabFifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] UartLabTxFifoData ;
output UartLabTxFifoEmpty ;
output UartLabTxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUartLab ;
input FCCC_C0_0_GL1 ;
input UartLabFifoReset_i_arst_i ;
wire UartLabTxFifoEmpty ;
wire UartLabTxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUartLab ;
wire FCCC_C0_0_GL1 ;
wire UartLabFifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUartLab),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUartLab),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_8 fifo_i (
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_8 */

module UartTxFifoExtClk_10_0 (
  UartLabTxFifoData,
  WriteUartLab,
  UartLabTxFifoFull,
  RxdLab_c,
  RxdLab_c_i,
  UartTxClkLab,
  UartLabTxFifoEmpty,
  UartLabFifoReset_i_arst_i,
  UartLabFifoReset_i_data_i,
  FCCC_C0_0_GL1
)
;
input [7:0] UartLabTxFifoData ;
input WriteUartLab ;
output UartLabTxFifoFull ;
output RxdLab_c ;
output RxdLab_c_i ;
input UartTxClkLab ;
output UartLabTxFifoEmpty ;
input UartLabFifoReset_i_arst_i ;
input UartLabFifoReset_i_data_i ;
input FCCC_C0_0_GL1 ;
wire WriteUartLab ;
wire UartLabTxFifoFull ;
wire RxdLab_c ;
wire RxdLab_c_i ;
wire UartTxClkLab ;
wire UartLabTxFifoEmpty ;
wire UartLabFifoReset_i_arst_i ;
wire UartLabFifoReset_i_data_i ;
wire FCCC_C0_0_GL1 ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire StartTx_Z ;
wire N_1410 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_1392_i ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1410),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_1392_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1410),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(UartLabFifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(UartLabFifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:217
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:217
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(UartLabTxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:217
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_1410)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_1392_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:162
  IBufP2Ports_16_15 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClkLab(UartTxClkLab)
);
// @47:170
  UartTx_4 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClkLab(UartTxClkLab),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.RxdLab_c_i(RxdLab_c_i),
	.RxdLab_c(RxdLab_c)
);
// @47:182
  IBufP2Ports_0_13 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_8 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUartLab(WriteUartLab),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module IBufP2Ports_11 (
  PPS_i,
  PPS_c,
  FCCC_C0_0_GL1
)
;
output PPS_i ;
input PPS_c ;
input FCCC_C0_0_GL1 ;
wire PPS_i ;
wire PPS_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPS_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(PPS_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module PPSCountPorts_work_main_architecture_main_0layer1 (
  PPSCount,
  PPSCounter,
  PPSCountReset,
  PPS_i,
  PPSCountReset_arst_i,
  PPSDetected_1z,
  FCCC_C0_0_GL1
)
;
output [31:0] PPSCount ;
output [31:0] PPSCounter ;
input PPSCountReset ;
input PPS_i ;
input PPSCountReset_arst_i ;
output PPSDetected_1z ;
input FCCC_C0_0_GL1 ;
wire PPSCountReset ;
wire PPS_i ;
wire PPSCountReset_arst_i ;
wire PPSDetected_1z ;
wire FCCC_C0_0_GL1 ;
wire [30:0] PPSAccum_i_s;
wire [31:31] PPSAccum_i_s_Z;
wire [31:2] PPSAccum_5;
wire [0:0] PPSAccum_5_Z;
wire [30:1] PPSAccum_i_cry_Z;
wire [30:1] PPSAccum_i_cry_Y;
wire [31:31] PPSAccum_i_s_FCO;
wire [31:31] PPSAccum_i_s_Y;
wire InvalidatePPSCount_Z ;
wire N_41_i ;
wire PPSAccum_i_0_sqmuxa_1_Z ;
wire PPSAccum_i_0_sqmuxa_1_i ;
wire VCC ;
wire PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z ;
wire GND ;
wire un1_ppsreset_i ;
wire lastpps4 ;
wire LastPPS_Z ;
wire LastPPS_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_Z ;
wire PPSAccum_0_sqmuxa_0_Z ;
wire PPSAccum_5_cry_1_Y ;
wire PPSAccum_5_cry_1_Z ;
wire PPSAccum_5_cry_1_S ;
wire PPSAccum_5_cry_2_Z ;
wire PPSAccum_5_cry_2_Y ;
wire PPSAccum_5_cry_3_Z ;
wire PPSAccum_5_cry_3_Y ;
wire PPSAccum_5_cry_4_Z ;
wire PPSAccum_5_cry_4_Y ;
wire PPSAccum_5_cry_5_Z ;
wire PPSAccum_5_cry_5_Y ;
wire PPSAccum_5_cry_6_Z ;
wire PPSAccum_5_cry_6_Y ;
wire PPSAccum_5_cry_7_Z ;
wire PPSAccum_5_cry_7_Y ;
wire PPSAccum_5_cry_8_Z ;
wire PPSAccum_5_cry_8_Y ;
wire PPSAccum_5_cry_9_Z ;
wire PPSAccum_5_cry_9_Y ;
wire PPSAccum_5_cry_10_Z ;
wire PPSAccum_5_cry_10_Y ;
wire PPSAccum_5_cry_11_Z ;
wire PPSAccum_5_cry_11_Y ;
wire PPSAccum_5_cry_12_Z ;
wire PPSAccum_5_cry_12_Y ;
wire PPSAccum_5_cry_13_Z ;
wire PPSAccum_5_cry_13_Y ;
wire PPSAccum_5_cry_14_Z ;
wire PPSAccum_5_cry_14_Y ;
wire PPSAccum_5_cry_15_Z ;
wire PPSAccum_5_cry_15_Y ;
wire PPSAccum_5_cry_16_Z ;
wire PPSAccum_5_cry_16_Y ;
wire PPSAccum_5_cry_17_Z ;
wire PPSAccum_5_cry_17_Y ;
wire PPSAccum_5_cry_18_Z ;
wire PPSAccum_5_cry_18_Y ;
wire PPSAccum_5_cry_19_Z ;
wire PPSAccum_5_cry_19_Y ;
wire PPSAccum_5_cry_20_Z ;
wire PPSAccum_5_cry_20_Y ;
wire PPSAccum_5_cry_21_Z ;
wire PPSAccum_5_cry_21_Y ;
wire PPSAccum_5_cry_22_Z ;
wire PPSAccum_5_cry_22_Y ;
wire PPSAccum_5_cry_23_Z ;
wire PPSAccum_5_cry_23_Y ;
wire PPSAccum_5_cry_24_Z ;
wire PPSAccum_5_cry_24_Y ;
wire PPSAccum_5_cry_25_Z ;
wire PPSAccum_5_cry_25_Y ;
wire PPSAccum_5_cry_26_Z ;
wire PPSAccum_5_cry_26_Y ;
wire PPSAccum_5_cry_27_Z ;
wire PPSAccum_5_cry_27_Y ;
wire PPSAccum_5_cry_28_Z ;
wire PPSAccum_5_cry_28_Y ;
wire PPSAccum_5_cry_29_Z ;
wire PPSAccum_5_cry_29_Y ;
wire PPSAccum_5_s_31_FCO ;
wire PPSAccum_5_s_31_Y ;
wire PPSAccum_5_cry_30_Z ;
wire PPSAccum_5_cry_30_Y ;
wire PPSAccum_i_s_273_FCO ;
wire PPSAccum_i_s_273_S ;
wire PPSAccum_i_s_273_Y ;
  CFG1 \PPSAccum_i_RNO[0]  (
	.A(PPSCounter[0]),
	.Y(PPSAccum_i_s[0])
);
defparam \PPSAccum_i_RNO[0] .INIT=2'h1;
  CFG1 InvalidatePPSCount_RNI0A19 (
	.A(InvalidatePPSCount_Z),
	.Y(N_41_i)
);
defparam InvalidatePPSCount_RNI0A19.INIT=2'h1;
  CFG1 PPSAccum_i_0_sqmuxa_1_RNI4FQ5 (
	.A(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_i)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI4FQ5.INIT=2'h1;
// @35:54
  SLE \PPSAccum_i[0]  (
	.Q(PPSCounter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[0]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[1]  (
	.Q(PPSCounter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[1]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[2]  (
	.Q(PPSCounter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[2]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[3]  (
	.Q(PPSCounter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[3]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[4]  (
	.Q(PPSCounter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[4]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[5]  (
	.Q(PPSCounter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[5]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[6]  (
	.Q(PPSCounter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[6]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[7]  (
	.Q(PPSCounter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[7]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[8]  (
	.Q(PPSCounter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[8]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[9]  (
	.Q(PPSCounter[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[9]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[10]  (
	.Q(PPSCounter[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[10]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[11]  (
	.Q(PPSCounter[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[11]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[12]  (
	.Q(PPSCounter[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[12]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[13]  (
	.Q(PPSCounter[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[13]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[14]  (
	.Q(PPSCounter[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[14]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[15]  (
	.Q(PPSCounter[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[15]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[16]  (
	.Q(PPSCounter[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[16]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[17]  (
	.Q(PPSCounter[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[17]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[18]  (
	.Q(PPSCounter[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[18]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[19]  (
	.Q(PPSCounter[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[19]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[20]  (
	.Q(PPSCounter[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[20]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[21]  (
	.Q(PPSCounter[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[21]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[22]  (
	.Q(PPSCounter[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[22]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[23]  (
	.Q(PPSCounter[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[23]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[24]  (
	.Q(PPSCounter[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[24]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[25]  (
	.Q(PPSCounter[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[25]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[26]  (
	.Q(PPSCounter[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[26]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[27]  (
	.Q(PPSCounter[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[27]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[28]  (
	.Q(PPSCounter[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[28]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[29]  (
	.Q(PPSCounter[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[29]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[30]  (
	.Q(PPSCounter[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s[30]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
// @35:54
  SLE \PPSAccum_i[31]  (
	.Q(PPSCounter[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_i_s_Z[31]),
	.EN(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(PPSAccum_i_0_sqmuxa_1_i)
);
  CFG2 PPSAccum_i_0_sqmuxa_1_RNI1M1M (
	.A(un1_ppsreset_i),
	.B(PPSAccum_i_0_sqmuxa_1_Z),
	.Y(PPSAccum_i_0_sqmuxa_1_RNI1M1M_Z)
);
defparam PPSAccum_i_0_sqmuxa_1_RNI1M1M.INIT=4'hE;
// @35:54
  SLE PPSDetected (
	.Q(PPSDetected_1z),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(lastpps4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE LastPPS (
	.Q(LastPPS_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(PPS_i),
	.EN(LastPPS_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE InvalidatePPSCount (
	.Q(InvalidatePPSCount_Z),
	.ADn(GND),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(PPSAccum_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[10]  (
	.Q(PPSCount[10]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[10]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[9]  (
	.Q(PPSCount[9]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[9]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[8]  (
	.Q(PPSCount[8]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[8]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[7]  (
	.Q(PPSCount[7]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[7]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[6]  (
	.Q(PPSCount[6]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[6]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[5]  (
	.Q(PPSCount[5]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[5]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[4]  (
	.Q(PPSCount[4]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[4]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[3]  (
	.Q(PPSCount[3]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[3]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[2]  (
	.Q(PPSCount[2]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[2]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[1]  (
	.Q(PPSCount[1]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5_cry_1_Y),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[0]  (
	.Q(PPSCount[0]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5_Z[0]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[25]  (
	.Q(PPSCount[25]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[25]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[24]  (
	.Q(PPSCount[24]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[24]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[23]  (
	.Q(PPSCount[23]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[23]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[22]  (
	.Q(PPSCount[22]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[22]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[21]  (
	.Q(PPSCount[21]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[21]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[20]  (
	.Q(PPSCount[20]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[20]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[19]  (
	.Q(PPSCount[19]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[19]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[18]  (
	.Q(PPSCount[18]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[18]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[17]  (
	.Q(PPSCount[17]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[17]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[16]  (
	.Q(PPSCount[16]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[16]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[15]  (
	.Q(PPSCount[15]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[15]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[14]  (
	.Q(PPSCount[14]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[14]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[13]  (
	.Q(PPSCount[13]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[13]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[12]  (
	.Q(PPSCount[12]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[12]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[11]  (
	.Q(PPSCount[11]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[11]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[31]  (
	.Q(PPSCount[31]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[31]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[30]  (
	.Q(PPSCount[30]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[30]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[29]  (
	.Q(PPSCount[29]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[29]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[28]  (
	.Q(PPSCount[28]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[28]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[27]  (
	.Q(PPSCount[27]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[27]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:54
  SLE \PPSAccum[26]  (
	.Q(PPSCount[26]),
	.ADn(VCC),
	.ALn(PPSCountReset_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(PPSAccum_5[26]),
	.EN(PPSAccum_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:83
  ARI1 PPSAccum_5_cry_1 (
	.FCO(PPSAccum_5_cry_1_Z),
	.S(PPSAccum_5_cry_1_S),
	.Y(PPSAccum_5_cry_1_Y),
	.B(InvalidatePPSCount_Z),
	.C(GND),
	.D(GND),
	.A(PPSCounter[1]),
	.FCI(GND)
);
defparam PPSAccum_5_cry_1.INIT=20'h50055;
// @35:83
  ARI1 PPSAccum_5_cry_2 (
	.FCO(PPSAccum_5_cry_2_Z),
	.S(PPSAccum_5[2]),
	.Y(PPSAccum_5_cry_2_Y),
	.B(PPSCounter[2]),
	.C(InvalidatePPSCount_Z),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_1_Z)
);
defparam PPSAccum_5_cry_2.INIT=20'h42200;
// @35:83
  ARI1 PPSAccum_5_cry_3 (
	.FCO(PPSAccum_5_cry_3_Z),
	.S(PPSAccum_5[3]),
	.Y(PPSAccum_5_cry_3_Y),
	.B(N_41_i),
	.C(PPSCounter[3]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_2_Z)
);
defparam PPSAccum_5_cry_3.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_4 (
	.FCO(PPSAccum_5_cry_4_Z),
	.S(PPSAccum_5[4]),
	.Y(PPSAccum_5_cry_4_Y),
	.B(N_41_i),
	.C(PPSCounter[4]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_3_Z)
);
defparam PPSAccum_5_cry_4.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_5 (
	.FCO(PPSAccum_5_cry_5_Z),
	.S(PPSAccum_5[5]),
	.Y(PPSAccum_5_cry_5_Y),
	.B(N_41_i),
	.C(PPSCounter[5]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_4_Z)
);
defparam PPSAccum_5_cry_5.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_6 (
	.FCO(PPSAccum_5_cry_6_Z),
	.S(PPSAccum_5[6]),
	.Y(PPSAccum_5_cry_6_Y),
	.B(N_41_i),
	.C(PPSCounter[6]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_5_Z)
);
defparam PPSAccum_5_cry_6.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_7 (
	.FCO(PPSAccum_5_cry_7_Z),
	.S(PPSAccum_5[7]),
	.Y(PPSAccum_5_cry_7_Y),
	.B(N_41_i),
	.C(PPSCounter[7]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_6_Z)
);
defparam PPSAccum_5_cry_7.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_8 (
	.FCO(PPSAccum_5_cry_8_Z),
	.S(PPSAccum_5[8]),
	.Y(PPSAccum_5_cry_8_Y),
	.B(N_41_i),
	.C(PPSCounter[8]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_7_Z)
);
defparam PPSAccum_5_cry_8.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_9 (
	.FCO(PPSAccum_5_cry_9_Z),
	.S(PPSAccum_5[9]),
	.Y(PPSAccum_5_cry_9_Y),
	.B(N_41_i),
	.C(PPSCounter[9]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_8_Z)
);
defparam PPSAccum_5_cry_9.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_10 (
	.FCO(PPSAccum_5_cry_10_Z),
	.S(PPSAccum_5[10]),
	.Y(PPSAccum_5_cry_10_Y),
	.B(N_41_i),
	.C(PPSCounter[10]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_9_Z)
);
defparam PPSAccum_5_cry_10.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_11 (
	.FCO(PPSAccum_5_cry_11_Z),
	.S(PPSAccum_5[11]),
	.Y(PPSAccum_5_cry_11_Y),
	.B(N_41_i),
	.C(PPSCounter[11]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_10_Z)
);
defparam PPSAccum_5_cry_11.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_12 (
	.FCO(PPSAccum_5_cry_12_Z),
	.S(PPSAccum_5[12]),
	.Y(PPSAccum_5_cry_12_Y),
	.B(N_41_i),
	.C(PPSCounter[12]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_11_Z)
);
defparam PPSAccum_5_cry_12.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_13 (
	.FCO(PPSAccum_5_cry_13_Z),
	.S(PPSAccum_5[13]),
	.Y(PPSAccum_5_cry_13_Y),
	.B(N_41_i),
	.C(PPSCounter[13]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_12_Z)
);
defparam PPSAccum_5_cry_13.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_14 (
	.FCO(PPSAccum_5_cry_14_Z),
	.S(PPSAccum_5[14]),
	.Y(PPSAccum_5_cry_14_Y),
	.B(N_41_i),
	.C(PPSCounter[14]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_13_Z)
);
defparam PPSAccum_5_cry_14.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_15 (
	.FCO(PPSAccum_5_cry_15_Z),
	.S(PPSAccum_5[15]),
	.Y(PPSAccum_5_cry_15_Y),
	.B(N_41_i),
	.C(PPSCounter[15]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_14_Z)
);
defparam PPSAccum_5_cry_15.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_16 (
	.FCO(PPSAccum_5_cry_16_Z),
	.S(PPSAccum_5[16]),
	.Y(PPSAccum_5_cry_16_Y),
	.B(N_41_i),
	.C(PPSCounter[16]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_15_Z)
);
defparam PPSAccum_5_cry_16.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_17 (
	.FCO(PPSAccum_5_cry_17_Z),
	.S(PPSAccum_5[17]),
	.Y(PPSAccum_5_cry_17_Y),
	.B(N_41_i),
	.C(PPSCounter[17]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_16_Z)
);
defparam PPSAccum_5_cry_17.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_18 (
	.FCO(PPSAccum_5_cry_18_Z),
	.S(PPSAccum_5[18]),
	.Y(PPSAccum_5_cry_18_Y),
	.B(N_41_i),
	.C(PPSCounter[18]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_17_Z)
);
defparam PPSAccum_5_cry_18.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_19 (
	.FCO(PPSAccum_5_cry_19_Z),
	.S(PPSAccum_5[19]),
	.Y(PPSAccum_5_cry_19_Y),
	.B(N_41_i),
	.C(PPSCounter[19]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_18_Z)
);
defparam PPSAccum_5_cry_19.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_20 (
	.FCO(PPSAccum_5_cry_20_Z),
	.S(PPSAccum_5[20]),
	.Y(PPSAccum_5_cry_20_Y),
	.B(N_41_i),
	.C(PPSCounter[20]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_19_Z)
);
defparam PPSAccum_5_cry_20.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_21 (
	.FCO(PPSAccum_5_cry_21_Z),
	.S(PPSAccum_5[21]),
	.Y(PPSAccum_5_cry_21_Y),
	.B(N_41_i),
	.C(PPSCounter[21]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_20_Z)
);
defparam PPSAccum_5_cry_21.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_22 (
	.FCO(PPSAccum_5_cry_22_Z),
	.S(PPSAccum_5[22]),
	.Y(PPSAccum_5_cry_22_Y),
	.B(N_41_i),
	.C(PPSCounter[22]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_21_Z)
);
defparam PPSAccum_5_cry_22.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_23 (
	.FCO(PPSAccum_5_cry_23_Z),
	.S(PPSAccum_5[23]),
	.Y(PPSAccum_5_cry_23_Y),
	.B(N_41_i),
	.C(PPSCounter[23]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_22_Z)
);
defparam PPSAccum_5_cry_23.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_24 (
	.FCO(PPSAccum_5_cry_24_Z),
	.S(PPSAccum_5[24]),
	.Y(PPSAccum_5_cry_24_Y),
	.B(N_41_i),
	.C(PPSCounter[24]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_23_Z)
);
defparam PPSAccum_5_cry_24.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_25 (
	.FCO(PPSAccum_5_cry_25_Z),
	.S(PPSAccum_5[25]),
	.Y(PPSAccum_5_cry_25_Y),
	.B(N_41_i),
	.C(PPSCounter[25]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_24_Z)
);
defparam PPSAccum_5_cry_25.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_26 (
	.FCO(PPSAccum_5_cry_26_Z),
	.S(PPSAccum_5[26]),
	.Y(PPSAccum_5_cry_26_Y),
	.B(N_41_i),
	.C(PPSCounter[26]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_25_Z)
);
defparam PPSAccum_5_cry_26.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_27 (
	.FCO(PPSAccum_5_cry_27_Z),
	.S(PPSAccum_5[27]),
	.Y(PPSAccum_5_cry_27_Y),
	.B(N_41_i),
	.C(PPSCounter[27]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_26_Z)
);
defparam PPSAccum_5_cry_27.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_28 (
	.FCO(PPSAccum_5_cry_28_Z),
	.S(PPSAccum_5[28]),
	.Y(PPSAccum_5_cry_28_Y),
	.B(N_41_i),
	.C(PPSCounter[28]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_27_Z)
);
defparam PPSAccum_5_cry_28.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_29 (
	.FCO(PPSAccum_5_cry_29_Z),
	.S(PPSAccum_5[29]),
	.Y(PPSAccum_5_cry_29_Y),
	.B(N_41_i),
	.C(PPSCounter[29]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_28_Z)
);
defparam PPSAccum_5_cry_29.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_s_31 (
	.FCO(PPSAccum_5_s_31_FCO),
	.S(PPSAccum_5[31]),
	.Y(PPSAccum_5_s_31_Y),
	.B(N_41_i),
	.C(PPSCounter[31]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_30_Z)
);
defparam PPSAccum_5_s_31.INIT=20'h48800;
// @35:83
  ARI1 PPSAccum_5_cry_30 (
	.FCO(PPSAccum_5_cry_30_Z),
	.S(PPSAccum_5[30]),
	.Y(PPSAccum_5_cry_30_Y),
	.B(N_41_i),
	.C(PPSCounter[30]),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_5_cry_29_Z)
);
defparam PPSAccum_5_cry_30.INIT=20'h48800;
// @35:54
  ARI1 PPSAccum_i_s_273 (
	.FCO(PPSAccum_i_s_273_FCO),
	.S(PPSAccum_i_s_273_S),
	.Y(PPSAccum_i_s_273_Y),
	.B(PPSCounter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PPSAccum_i_s_273.INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[1]  (
	.FCO(PPSAccum_i_cry_Z[1]),
	.S(PPSAccum_i_s[1]),
	.Y(PPSAccum_i_cry_Y[1]),
	.B(PPSCounter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_s_273_FCO)
);
defparam \PPSAccum_i_cry[1] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[2]  (
	.FCO(PPSAccum_i_cry_Z[2]),
	.S(PPSAccum_i_s[2]),
	.Y(PPSAccum_i_cry_Y[2]),
	.B(PPSCounter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[1])
);
defparam \PPSAccum_i_cry[2] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[3]  (
	.FCO(PPSAccum_i_cry_Z[3]),
	.S(PPSAccum_i_s[3]),
	.Y(PPSAccum_i_cry_Y[3]),
	.B(PPSCounter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[2])
);
defparam \PPSAccum_i_cry[3] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[4]  (
	.FCO(PPSAccum_i_cry_Z[4]),
	.S(PPSAccum_i_s[4]),
	.Y(PPSAccum_i_cry_Y[4]),
	.B(PPSCounter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[3])
);
defparam \PPSAccum_i_cry[4] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[5]  (
	.FCO(PPSAccum_i_cry_Z[5]),
	.S(PPSAccum_i_s[5]),
	.Y(PPSAccum_i_cry_Y[5]),
	.B(PPSCounter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[4])
);
defparam \PPSAccum_i_cry[5] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[6]  (
	.FCO(PPSAccum_i_cry_Z[6]),
	.S(PPSAccum_i_s[6]),
	.Y(PPSAccum_i_cry_Y[6]),
	.B(PPSCounter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[5])
);
defparam \PPSAccum_i_cry[6] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[7]  (
	.FCO(PPSAccum_i_cry_Z[7]),
	.S(PPSAccum_i_s[7]),
	.Y(PPSAccum_i_cry_Y[7]),
	.B(PPSCounter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[6])
);
defparam \PPSAccum_i_cry[7] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[8]  (
	.FCO(PPSAccum_i_cry_Z[8]),
	.S(PPSAccum_i_s[8]),
	.Y(PPSAccum_i_cry_Y[8]),
	.B(PPSCounter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[7])
);
defparam \PPSAccum_i_cry[8] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[9]  (
	.FCO(PPSAccum_i_cry_Z[9]),
	.S(PPSAccum_i_s[9]),
	.Y(PPSAccum_i_cry_Y[9]),
	.B(PPSCounter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[8])
);
defparam \PPSAccum_i_cry[9] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[10]  (
	.FCO(PPSAccum_i_cry_Z[10]),
	.S(PPSAccum_i_s[10]),
	.Y(PPSAccum_i_cry_Y[10]),
	.B(PPSCounter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[9])
);
defparam \PPSAccum_i_cry[10] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[11]  (
	.FCO(PPSAccum_i_cry_Z[11]),
	.S(PPSAccum_i_s[11]),
	.Y(PPSAccum_i_cry_Y[11]),
	.B(PPSCounter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[10])
);
defparam \PPSAccum_i_cry[11] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[12]  (
	.FCO(PPSAccum_i_cry_Z[12]),
	.S(PPSAccum_i_s[12]),
	.Y(PPSAccum_i_cry_Y[12]),
	.B(PPSCounter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[11])
);
defparam \PPSAccum_i_cry[12] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[13]  (
	.FCO(PPSAccum_i_cry_Z[13]),
	.S(PPSAccum_i_s[13]),
	.Y(PPSAccum_i_cry_Y[13]),
	.B(PPSCounter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[12])
);
defparam \PPSAccum_i_cry[13] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[14]  (
	.FCO(PPSAccum_i_cry_Z[14]),
	.S(PPSAccum_i_s[14]),
	.Y(PPSAccum_i_cry_Y[14]),
	.B(PPSCounter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[13])
);
defparam \PPSAccum_i_cry[14] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[15]  (
	.FCO(PPSAccum_i_cry_Z[15]),
	.S(PPSAccum_i_s[15]),
	.Y(PPSAccum_i_cry_Y[15]),
	.B(PPSCounter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[14])
);
defparam \PPSAccum_i_cry[15] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[16]  (
	.FCO(PPSAccum_i_cry_Z[16]),
	.S(PPSAccum_i_s[16]),
	.Y(PPSAccum_i_cry_Y[16]),
	.B(PPSCounter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[15])
);
defparam \PPSAccum_i_cry[16] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[17]  (
	.FCO(PPSAccum_i_cry_Z[17]),
	.S(PPSAccum_i_s[17]),
	.Y(PPSAccum_i_cry_Y[17]),
	.B(PPSCounter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[16])
);
defparam \PPSAccum_i_cry[17] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[18]  (
	.FCO(PPSAccum_i_cry_Z[18]),
	.S(PPSAccum_i_s[18]),
	.Y(PPSAccum_i_cry_Y[18]),
	.B(PPSCounter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[17])
);
defparam \PPSAccum_i_cry[18] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[19]  (
	.FCO(PPSAccum_i_cry_Z[19]),
	.S(PPSAccum_i_s[19]),
	.Y(PPSAccum_i_cry_Y[19]),
	.B(PPSCounter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[18])
);
defparam \PPSAccum_i_cry[19] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[20]  (
	.FCO(PPSAccum_i_cry_Z[20]),
	.S(PPSAccum_i_s[20]),
	.Y(PPSAccum_i_cry_Y[20]),
	.B(PPSCounter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[19])
);
defparam \PPSAccum_i_cry[20] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[21]  (
	.FCO(PPSAccum_i_cry_Z[21]),
	.S(PPSAccum_i_s[21]),
	.Y(PPSAccum_i_cry_Y[21]),
	.B(PPSCounter[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[20])
);
defparam \PPSAccum_i_cry[21] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[22]  (
	.FCO(PPSAccum_i_cry_Z[22]),
	.S(PPSAccum_i_s[22]),
	.Y(PPSAccum_i_cry_Y[22]),
	.B(PPSCounter[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[21])
);
defparam \PPSAccum_i_cry[22] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[23]  (
	.FCO(PPSAccum_i_cry_Z[23]),
	.S(PPSAccum_i_s[23]),
	.Y(PPSAccum_i_cry_Y[23]),
	.B(PPSCounter[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[22])
);
defparam \PPSAccum_i_cry[23] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[24]  (
	.FCO(PPSAccum_i_cry_Z[24]),
	.S(PPSAccum_i_s[24]),
	.Y(PPSAccum_i_cry_Y[24]),
	.B(PPSCounter[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[23])
);
defparam \PPSAccum_i_cry[24] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[25]  (
	.FCO(PPSAccum_i_cry_Z[25]),
	.S(PPSAccum_i_s[25]),
	.Y(PPSAccum_i_cry_Y[25]),
	.B(PPSCounter[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[24])
);
defparam \PPSAccum_i_cry[25] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[26]  (
	.FCO(PPSAccum_i_cry_Z[26]),
	.S(PPSAccum_i_s[26]),
	.Y(PPSAccum_i_cry_Y[26]),
	.B(PPSCounter[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[25])
);
defparam \PPSAccum_i_cry[26] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[27]  (
	.FCO(PPSAccum_i_cry_Z[27]),
	.S(PPSAccum_i_s[27]),
	.Y(PPSAccum_i_cry_Y[27]),
	.B(PPSCounter[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[26])
);
defparam \PPSAccum_i_cry[27] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[28]  (
	.FCO(PPSAccum_i_cry_Z[28]),
	.S(PPSAccum_i_s[28]),
	.Y(PPSAccum_i_cry_Y[28]),
	.B(PPSCounter[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[27])
);
defparam \PPSAccum_i_cry[28] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[29]  (
	.FCO(PPSAccum_i_cry_Z[29]),
	.S(PPSAccum_i_s[29]),
	.Y(PPSAccum_i_cry_Y[29]),
	.B(PPSCounter[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[28])
);
defparam \PPSAccum_i_cry[29] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_s[31]  (
	.FCO(PPSAccum_i_s_FCO[31]),
	.S(PPSAccum_i_s_Z[31]),
	.Y(PPSAccum_i_s_Y[31]),
	.B(PPSCounter[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[30])
);
defparam \PPSAccum_i_s[31] .INIT=20'h4AA00;
// @35:54
  ARI1 \PPSAccum_i_cry[30]  (
	.FCO(PPSAccum_i_cry_Z[30]),
	.S(PPSAccum_i_s[30]),
	.Y(PPSAccum_i_cry_Y[30]),
	.B(PPSCounter[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PPSAccum_i_cry_Z[29])
);
defparam \PPSAccum_i_cry[30] .INIT=20'h4AA00;
// @35:89
  CFG3 PPSAccum_i_0_sqmuxa_1 (
	.A(LastPPS_Z),
	.B(PPS_i),
	.C(PPSCountReset),
	.Y(PPSAccum_i_0_sqmuxa_1_Z)
);
defparam PPSAccum_i_0_sqmuxa_1.INIT=8'h04;
// @35:83
  CFG2 \PPSAccum_5[0]  (
	.A(InvalidatePPSCount_Z),
	.B(PPSCounter[0]),
	.Y(PPSAccum_5_Z[0])
);
defparam \PPSAccum_5[0] .INIT=4'h4;
// @35:103
  CFG2 PPSAccum_0_sqmuxa_0 (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(PPSAccum_0_sqmuxa_0_Z)
);
defparam PPSAccum_0_sqmuxa_0.INIT=4'h2;
// @35:83
  CFG2 un1_LastPPS (
	.A(PPS_i),
	.B(LastPPS_Z),
	.Y(lastpps4)
);
defparam un1_LastPPS.INIT=4'h6;
// @35:103
  CFG2 PPSAccum_0_sqmuxa (
	.A(PPSAccum_0_sqmuxa_0_Z),
	.B(InvalidatePPSCount_Z),
	.Y(PPSAccum_0_sqmuxa_Z)
);
defparam PPSAccum_0_sqmuxa.INIT=4'h8;
// @35:83
  CFG2 LastPPS_0_sqmuxa (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(LastPPS_0_sqmuxa_Z)
);
defparam LastPPS_0_sqmuxa.INIT=4'h2;
// @35:54
  CFG2 un1_LastPPS_RNIT67G (
	.A(lastpps4),
	.B(PPSCountReset),
	.Y(un1_ppsreset_i)
);
defparam un1_LastPPS_RNIT67G.INIT=4'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PPSCountPorts_work_main_architecture_main_0layer1 */

module SpiMasterPorts_work_main_architecture_main_0layer1 (
  DacReadback_i,
  ClkDacWrite,
  SpiRst,
  SpiXferComplete,
  SckXO_c,
  SpiRst_arst_i,
  N_273,
  FCCC_C0_0_GL1,
  MosiXO_c,
  N_277_i_set,
  N_277_i_i
)
;
output [15:0] DacReadback_i ;
input [15:0] ClkDacWrite ;
input SpiRst ;
output SpiXferComplete ;
output SckXO_c ;
input SpiRst_arst_i ;
output N_273 ;
input FCCC_C0_0_GL1 ;
output MosiXO_c ;
input N_277_i_set ;
output N_277_i_i ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckXO_c ;
wire SpiRst_arst_i ;
wire N_273 ;
wire FCCC_C0_0_GL1 ;
wire MosiXO_c ;
wire N_277_i_set ;
wire N_277_i_i ;
wire [4:0] SpiBitPos_Z;
wire [0:0] SpiBitPos_i_0;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [15:0] DataFromMiso_1ce_Z;
wire [15:0] DataToMosi_i_Z;
wire [8:1] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_277_i_Z ;
wire un1_rst_2_rs_Z ;
wire MosiXO_crs ;
wire VCC ;
wire un1_rst_2_i ;
wire Mosi_i_7_i_m2_Z ;
wire GND ;
wire N_624_i_i ;
wire N_1729_i ;
wire N_622_i_i ;
wire N_619_i_i ;
wire N_643_i_i ;
wire XferComplete_ice_2 ;
wire N_628_i_i ;
wire un6_clkdiv_s_1_293_FCO ;
wire un6_clkdiv_s_1_293_S ;
wire un6_clkdiv_s_1_293_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_7_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_7_i_m2_2_wmux_3_S ;
wire N_2052 ;
wire Mosi_i_3_7_i_m2_2_0_y1 ;
wire Mosi_i_3_7_i_m2_2_0_y3 ;
wire Mosi_i_3_7_i_m2_2_co1_0 ;
wire Mosi_i_3_7_i_m2_2_wmux_2_S ;
wire Mosi_i_3_7_i_m2_2_y0_0 ;
wire Mosi_i_3_7_i_m2_2_co0_0 ;
wire Mosi_i_3_7_i_m2_2_wmux_1_S ;
wire Mosi_i_3_7_i_m2_2_0_co1 ;
wire Mosi_i_3_7_i_m2_2_wmux_0_S ;
wire Mosi_i_3_7_i_m2_2_0_y0 ;
wire Mosi_i_3_7_i_m2_2_0_co0 ;
wire Mosi_i_3_7_i_m2_2_0_wmux_S ;
wire Mosi_i_3_14_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_14_i_m2_2_wmux_3_S ;
wire N_2059 ;
wire Mosi_i_3_14_i_m2_2_0_y1 ;
wire Mosi_i_3_14_i_m2_2_0_y3 ;
wire Mosi_i_3_14_i_m2_2_co1_0 ;
wire Mosi_i_3_14_i_m2_2_wmux_2_S ;
wire Mosi_i_3_14_i_m2_2_y0_0 ;
wire Mosi_i_3_14_i_m2_2_co0_0 ;
wire Mosi_i_3_14_i_m2_2_wmux_1_S ;
wire Mosi_i_3_14_i_m2_2_0_co1 ;
wire Mosi_i_3_14_i_m2_2_wmux_0_S ;
wire Mosi_i_3_14_i_m2_2_0_y0 ;
wire Mosi_i_3_14_i_m2_2_0_co0 ;
wire Mosi_i_3_14_i_m2_2_0_wmux_S ;
wire N_1909 ;
wire N_1908 ;
wire N_914 ;
wire N_913 ;
wire un3_clkdivlto8_4_Z ;
wire un3_clkdivlto8_3_Z ;
wire N_1744 ;
wire un3_clkdivlto8_Z ;
wire N_1784_1 ;
wire N_282 ;
wire N_1777 ;
wire N_825 ;
  CFG1 \SpiBitPos_RNO[0]  (
	.A(SpiBitPos_Z[0]),
	.Y(SpiBitPos_i_0[0])
);
defparam \SpiBitPos_RNO[0] .INIT=2'h1;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIU2NA (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIU2NA.INIT=2'h1;
  CFG1 N_277_i_i_0 (
	.A(N_277_i_Z),
	.Y(N_277_i_i)
);
defparam N_277_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIB8JU (
	.A(N_277_i_set),
	.B(un1_rst_2_rs_Z),
	.C(MosiXO_crs),
	.Y(MosiXO_c)
);
defparam Mosi_i_RNIB8JU.INIT=8'hF8;
// @41:89
  SLE Mosi_i (
	.Q(MosiXO_crs),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_i_m2_Z),
	.EN(N_273),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(N_277_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[15]  (
	.Q(DacReadback_i[15]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[15]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_624_i_i),
	.EN(N_1729_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_622_i_i),
	.EN(N_1729_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_619_i_i),
	.EN(N_1729_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_i_0[0]),
	.EN(N_1729_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE Sck_i (
	.Q(SckXO_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_643_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(XferComplete_ice_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_628_i_i),
	.EN(N_1729_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDacWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[10]  (
	.Q(DacReadback_i[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[9]  (
	.Q(DacReadback_i[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[9]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[8]  (
	.Q(DacReadback_i[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[7]  (
	.Q(DacReadback_i[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[6]  (
	.Q(DacReadback_i[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[5]  (
	.Q(DacReadback_i[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[4]  (
	.Q(DacReadback_i[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[3]  (
	.Q(DacReadback_i[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[2]  (
	.Q(DacReadback_i[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[1]  (
	.Q(DacReadback_i[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[0]  (
	.Q(DacReadback_i[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[14]  (
	.Q(DacReadback_i[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[14]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[13]  (
	.Q(DacReadback_i[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[13]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[12]  (
	.Q(DacReadback_i[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[12]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:89
  SLE \DataFromMiso_1[11]  (
	.Q(DacReadback_i[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(DataFromMiso_1ce_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:116
  ARI1 un6_clkdiv_s_1_293 (
	.FCO(un6_clkdiv_s_1_293_FCO),
	.S(un6_clkdiv_s_1_293_S),
	.Y(un6_clkdiv_s_1_293_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_293.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_293_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @41:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_7_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_7_i_m2_2_wmux_3_S),
	.Y(N_2052),
	.B(Mosi_i_3_7_i_m2_2_0_y1),
	.C(N_624_i_i),
	.D(VCC),
	.A(Mosi_i_3_7_i_m2_2_0_y3),
	.FCI(Mosi_i_3_7_i_m2_2_co1_0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_7_i_m2_2_co1_0),
	.S(Mosi_i_3_7_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y3),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[13]),
	.D(DataToMosi_i_Z[15]),
	.A(Mosi_i_3_7_i_m2_2_y0_0),
	.FCI(Mosi_i_3_7_i_m2_2_co0_0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_7_i_m2_2_co0_0),
	.S(Mosi_i_3_7_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_7_i_m2_2_y0_0),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[9]),
	.D(DataToMosi_i_Z[11]),
	.A(N_619_i_i),
	.FCI(Mosi_i_3_7_i_m2_2_0_co1)
);
defparam Mosi_i_3_7_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_7_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_7_i_m2_2_0_co1),
	.S(Mosi_i_3_7_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y1),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[7]),
	.A(Mosi_i_3_7_i_m2_2_0_y0),
	.FCI(Mosi_i_3_7_i_m2_2_0_co0)
);
defparam Mosi_i_3_7_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_7_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_7_i_m2_2_0_co0),
	.S(Mosi_i_3_7_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_7_i_m2_2_0_y0),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[3]),
	.A(N_619_i_i),
	.FCI(VCC)
);
defparam Mosi_i_3_7_i_m2_2_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_14_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_14_i_m2_2_wmux_3_S),
	.Y(N_2059),
	.B(Mosi_i_3_14_i_m2_2_0_y1),
	.C(N_624_i_i),
	.D(VCC),
	.A(Mosi_i_3_14_i_m2_2_0_y3),
	.FCI(Mosi_i_3_14_i_m2_2_co1_0)
);
defparam Mosi_i_3_14_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_14_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_14_i_m2_2_co1_0),
	.S(Mosi_i_3_14_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_14_i_m2_2_0_y3),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[12]),
	.D(DataToMosi_i_Z[14]),
	.A(Mosi_i_3_14_i_m2_2_y0_0),
	.FCI(Mosi_i_3_14_i_m2_2_co0_0)
);
defparam Mosi_i_3_14_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_14_i_m2_2_co0_0),
	.S(Mosi_i_3_14_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_14_i_m2_2_y0_0),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[8]),
	.D(DataToMosi_i_Z[10]),
	.A(N_619_i_i),
	.FCI(Mosi_i_3_14_i_m2_2_0_co1)
);
defparam Mosi_i_3_14_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_14_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_14_i_m2_2_0_co1),
	.S(Mosi_i_3_14_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_14_i_m2_2_0_y1),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[6]),
	.A(Mosi_i_3_14_i_m2_2_0_y0),
	.FCI(Mosi_i_3_14_i_m2_2_0_co0)
);
defparam Mosi_i_3_14_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_14_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_14_i_m2_2_0_co0),
	.S(Mosi_i_3_14_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_14_i_m2_2_0_y0),
	.B(N_622_i_i),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[2]),
	.A(N_619_i_i),
	.FCI(VCC)
);
defparam Mosi_i_3_14_i_m2_2_0_wmux.INIT=20'h0FA44;
// @41:133
  CFG2 _decfrac8_0_a2_0 (
	.A(N_624_i_i),
	.B(N_619_i_i),
	.Y(N_1909)
);
defparam _decfrac8_0_a2_0.INIT=4'h2;
// @41:133
  CFG2 _decfrac2_0_a2_0 (
	.A(N_624_i_i),
	.B(N_619_i_i),
	.Y(N_1908)
);
defparam _decfrac2_0_a2_0.INIT=4'h4;
// @41:133
  CFG2 _decfrac0_0_a2_0 (
	.A(N_624_i_i),
	.B(N_619_i_i),
	.Y(N_914)
);
defparam _decfrac0_0_a2_0.INIT=4'h1;
// @41:133
  CFG2 _decfrac14_0_a2_1 (
	.A(N_624_i_i),
	.B(N_619_i_i),
	.Y(N_913)
);
defparam _decfrac14_0_a2_1.INIT=4'h8;
// @41:89
  CFG2 un1_rst_2_0_a2 (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2_0_a2.INIT=4'hB;
// @41:114
  CFG4 un3_clkdivlto8_4 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[5]),
	.D(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_4_Z)
);
defparam un3_clkdivlto8_4.INIT=16'h7FFF;
// @41:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_Z[2]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'h7F;
// @41:133
  CFG2 \un12_mosi_i_1.N_619_i_i  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.Y(N_619_i_i)
);
defparam \un12_mosi_i_1.N_619_i_i .INIT=4'h9;
// @48:108
  CFG2 N_277_i (
	.A(ClkDacWrite[15]),
	.B(SpiRst),
	.Y(N_277_i_Z)
);
defparam N_277_i.INIT=4'h8;
// @35:54
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(N_1744)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=16'hFFFE;
// @41:133
  CFG3 \un12_mosi_i_1.N_622_i_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[0]),
	.Y(N_622_i_i)
);
defparam \un12_mosi_i_1.N_622_i_i .INIT=8'hA9;
// @41:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[0]),
	.B(ClkDiv_Z[1]),
	.C(un3_clkdivlto8_4_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(un3_clkdivlto8_Z)
);
defparam un3_clkdivlto8.INIT=16'hFFF1;
// @41:133
  CFG4 \un12_mosi_i_1.N_624_i_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(N_624_i_i)
);
defparam \un12_mosi_i_1.N_624_i_i .INIT=16'hAAA9;
// @41:114
  CFG2 \ClkDiv_3[1]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_1_S),
	.Y(ClkDiv_3_Z[1])
);
defparam \ClkDiv_3[1] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[3]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_3_S),
	.Y(ClkDiv_3_Z[3])
);
defparam \ClkDiv_3[3] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @41:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @41:89
  CFG2 \un12_mosi_i_1.N_628_i_i  (
	.A(N_1744),
	.B(SpiBitPos_Z[4]),
	.Y(N_628_i_i)
);
defparam \un12_mosi_i_1.N_628_i_i .INIT=4'h9;
// @41:114
  CFG4 Mosi_i_7_i_m2_1_0 (
	.A(un3_clkdivlto8_Z),
	.B(SpiBitPos_Z[0]),
	.C(N_2052),
	.D(N_2059),
	.Y(N_1784_1)
);
defparam Mosi_i_7_i_m2_1_0.INIT=16'h5410;
// @41:89
  CFG4 XferComplete_ice (
	.A(N_1744),
	.B(un3_clkdivlto8_Z),
	.C(SpiBitPos_Z[4]),
	.D(SckXO_c),
	.Y(XferComplete_ice_2)
);
defparam XferComplete_ice.INIT=16'h0100;
// @41:126
  CFG3 DataFromMiso_1_sqmuxa_i (
	.A(SckXO_c),
	.B(un3_clkdivlto8_Z),
	.C(SpiXferComplete),
	.Y(N_282)
);
defparam DataFromMiso_1_sqmuxa_i.INIT=8'hFE;
// @41:126
  CFG4 SpiBitPos_1_sqmuxa_i_o2 (
	.A(SpiXferComplete),
	.B(SpiBitPos_Z[4]),
	.C(un3_clkdivlto8_Z),
	.D(N_1744),
	.Y(N_1777)
);
defparam SpiBitPos_1_sqmuxa_i_o2.INIT=16'hFAFB;
// @41:114
  CFG3 Mosi_i_7_i_m2 (
	.A(ClkDacWrite[15]),
	.B(un3_clkdivlto8_Z),
	.C(N_1784_1),
	.Y(Mosi_i_7_i_m2_Z)
);
defparam Mosi_i_7_i_m2.INIT=8'hF8;
// @41:89
  CFG4 \DataFromMiso_1ce[11]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_913),
	.Y(DataFromMiso_1ce_Z[11])
);
defparam \DataFromMiso_1ce[11] .INIT=16'h0100;
// @41:89
  CFG4 \DataFromMiso_1ce[12]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1909),
	.Y(DataFromMiso_1ce_Z[12])
);
defparam \DataFromMiso_1ce[12] .INIT=16'h0800;
// @41:89
  CFG4 \DataFromMiso_1ce[13]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1909),
	.Y(DataFromMiso_1ce_Z[13])
);
defparam \DataFromMiso_1ce[13] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[14]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_913),
	.Y(DataFromMiso_1ce_Z[14])
);
defparam \DataFromMiso_1ce[14] .INIT=16'h0800;
// @41:89
  CFG4 \DataFromMiso_1ce[0]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_914),
	.Y(DataFromMiso_1ce_Z[0])
);
defparam \DataFromMiso_1ce[0] .INIT=16'h0400;
// @41:89
  CFG4 \DataFromMiso_1ce[1]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_914),
	.Y(DataFromMiso_1ce_Z[1])
);
defparam \DataFromMiso_1ce[1] .INIT=16'h0100;
// @41:89
  CFG4 \DataFromMiso_1ce[2]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1908),
	.Y(DataFromMiso_1ce_Z[2])
);
defparam \DataFromMiso_1ce[2] .INIT=16'h0400;
// @41:89
  CFG4 \DataFromMiso_1ce[3]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1908),
	.Y(DataFromMiso_1ce_Z[3])
);
defparam \DataFromMiso_1ce[3] .INIT=16'h0100;
// @41:89
  CFG4 \DataFromMiso_1ce[4]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_914),
	.Y(DataFromMiso_1ce_Z[4])
);
defparam \DataFromMiso_1ce[4] .INIT=16'h0800;
// @41:89
  CFG4 \DataFromMiso_1ce[5]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_914),
	.Y(DataFromMiso_1ce_Z[5])
);
defparam \DataFromMiso_1ce[5] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[6]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1908),
	.Y(DataFromMiso_1ce_Z[6])
);
defparam \DataFromMiso_1ce[6] .INIT=16'h0800;
// @41:89
  CFG4 \DataFromMiso_1ce[7]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1908),
	.Y(DataFromMiso_1ce_Z[7])
);
defparam \DataFromMiso_1ce[7] .INIT=16'h0200;
// @41:89
  CFG4 \DataFromMiso_1ce[8]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1909),
	.Y(DataFromMiso_1ce_Z[8])
);
defparam \DataFromMiso_1ce[8] .INIT=16'h0400;
// @41:89
  CFG4 \DataFromMiso_1ce[9]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_1909),
	.Y(DataFromMiso_1ce_Z[9])
);
defparam \DataFromMiso_1ce[9] .INIT=16'h0100;
// @41:89
  CFG4 \DataFromMiso_1ce[10]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_913),
	.Y(DataFromMiso_1ce_Z[10])
);
defparam \DataFromMiso_1ce[10] .INIT=16'h0400;
// @41:89
  CFG4 \DataFromMiso_1ce[15]  (
	.A(N_622_i_i),
	.B(SpiBitPos_Z[0]),
	.C(N_282),
	.D(N_913),
	.Y(DataFromMiso_1ce_Z[15])
);
defparam \DataFromMiso_1ce[15] .INIT=16'h0200;
// @35:54
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(N_1777),
	.B(SckXO_c),
	.Y(N_825)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=4'h4;
// @35:54
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto8_Z),
	.B(N_825),
	.C(SpiBitPos_Z[4]),
	.D(N_1744),
	.Y(N_273)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @41:89
  CFG2 SpiBitPos_1_sqmuxa_i_o2_RNI49V7 (
	.A(N_1777),
	.B(SckXO_c),
	.Y(N_1729_i)
);
defparam SpiBitPos_1_sqmuxa_i_o2_RNI49V7.INIT=4'h1;
// @41:89
  CFG2 Sck_i_RNO (
	.A(N_1777),
	.B(SckXO_c),
	.Y(N_643_i_i)
);
defparam Sck_i_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_main_architecture_main_0layer1 */

module SpiDacPorts_102000000_16 (
  ClkDacWrite,
  ClkDacReadback,
  N_277_i_i,
  N_277_i_set,
  MosiXO_c,
  N_273,
  SckXO_c,
  shot_i,
  SpiRst_1z,
  WriteClkDac,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [15:0] ClkDacWrite ;
output [15:0] ClkDacReadback ;
output N_277_i_i ;
input N_277_i_set ;
output MosiXO_c ;
output N_273 ;
output SckXO_c ;
input shot_i ;
output SpiRst_1z ;
input WriteClkDac ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire N_277_i_i ;
wire N_277_i_set ;
wire MosiXO_c ;
wire N_273 ;
wire SckXO_c ;
wire shot_i ;
wire SpiRst_1z ;
wire WriteClkDac ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [15:0] DacReadback_i;
wire SpiRst_rep_Z ;
wire GND ;
wire N_586_i ;
wire N_284 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastWriteDac_Z ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire N_286_i ;
wire N_1728_i ;
// @48:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_586_i),
	.EN(N_284),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNI5HQ1 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNI5HQ1_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNI5HQ1_0.INIT=2'h1;
// @48:134
  SLE LastWriteDac (
	.Q(LastWriteDac_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteClkDac),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(N_286_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_586_i),
	.EN(N_284),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[8]  (
	.Q(ClkDacReadback[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[8]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[7]  (
	.Q(ClkDacReadback[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[7]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[6]  (
	.Q(ClkDacReadback[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[6]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[5]  (
	.Q(ClkDacReadback[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[5]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[4]  (
	.Q(ClkDacReadback[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[4]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[3]  (
	.Q(ClkDacReadback[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[3]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[2]  (
	.Q(ClkDacReadback[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[2]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[1]  (
	.Q(ClkDacReadback[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[1]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[0]  (
	.Q(ClkDacReadback[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[0]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[15]  (
	.Q(ClkDacReadback[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[15]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[14]  (
	.Q(ClkDacReadback[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[14]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[13]  (
	.Q(ClkDacReadback[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[13]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[12]  (
	.Q(ClkDacReadback[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[12]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[11]  (
	.Q(ClkDacReadback[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[11]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[10]  (
	.Q(ClkDacReadback[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[10]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:134
  SLE \DacReadback[9]  (
	.Q(ClkDacReadback[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacReadback_i[9]),
	.EN(N_1728_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:160
  CFG2 LastWriteDac_RNIF5SF (
	.A(WriteClkDac),
	.B(LastWriteDac_Z),
	.Y(N_586_i)
);
defparam LastWriteDac_RNIF5SF.INIT=4'h9;
// @41:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac_Z),
	.B(WriteClkDac),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(N_284)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @48:134
  CFG3 LastSpiXferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(N_586_i),
	.Y(N_286_i)
);
defparam LastSpiXferComplete_RNO.INIT=8'h60;
// @48:134
  CFG4 LastSpiXferComplete_RNIJH571 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(shot_i),
	.D(N_586_i),
	.Y(N_1728_i)
);
defparam LastSpiXferComplete_RNIJH571.INIT=16'h0400;
// @48:108
  SpiMasterPorts_work_main_architecture_main_0layer1 Spi (
	.DacReadback_i(DacReadback_i[15:0]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckXO_c(SckXO_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_273(N_273),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiXO_c(MosiXO_c),
	.N_277_i_set(N_277_i_set),
	.N_277_i_i(N_277_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_102000000_16 */

module IBufP2Ports_12 (
  MisoExt_i,
  MisoExt_c,
  FCCC_C0_0_GL1
)
;
output MisoExt_i ;
input MisoExt_c ;
input FCCC_C0_0_GL1 ;
wire MisoExt_i ;
wire MisoExt_c ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(MisoExt_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(MisoExt_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_12 */

module Main (
  Main_0_RamBusDataOut_m,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  MisoExt_c,
  SpiRst_1,
  SckXO_c,
  MosiXO_c,
  PPS_c,
  RxdLab_c_i,
  RxdLab_c,
  TxdLab_c,
  Tx3_c,
  Rx3_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Main_0_RamBusAck_i_m_i,
  SckMonAdcs_c,
  MosiMonAdcs_c,
  MisoMonAdc1_c,
  nDrdyMonAdc1_c,
  MisoMonAdc0_c,
  nDrdyMonAdc0_c,
  SpiRst_0,
  TrigAdcs_c,
  SckAdcs_c,
  MisoAdcD_c,
  MisoAdcC_c,
  MisoAdcB_c,
  MisoAdcA_c,
  nDrdyAdcD_c,
  nDrdyAdcC_c,
  nDrdyAdcB_c,
  nDrdyAdcA_c,
  nLDacs_i,
  SckDacs_i,
  MosiDacA_i,
  MosiDacB_i,
  MosiDacC_i,
  MosiDacD_i,
  PowerEnMax_c,
  PowerEnMax_c_i,
  MonitorAdcSpiFrameEnable_i,
  nPowerCycClr_c,
  HVDis2_c,
  PowernEnHV_c,
  PowernEn_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  Oe3_c,
  nFaultsClr_c,
  nHVEn1_c,
  GlobalFaultInhibit_c,
  FaultNegV_c,
  Fault1V_c,
  Fault3VA_c,
  Fault3VD_c,
  Fault5V_c,
  FaultHV_c,
  nHVFaultA_c,
  nHVFaultB_c,
  nHVFaultC_c,
  nHVFaultD_c,
  Fault2VA_c,
  PowerCycd_c,
  Fault2VD_c,
  SpiRst,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES,
  FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0,
  nCsExt_c,
  MosiExt_c,
  SckExt_c,
  FCCC_C0_0_GL1
)
;
output [31:0] Main_0_RamBusDataOut_m ;
input [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS ;
input [9:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input MisoExt_c ;
output SpiRst_1 ;
output SckXO_c ;
output MosiXO_c ;
input PPS_c ;
output RxdLab_c_i ;
output RxdLab_c ;
input TxdLab_c ;
output Tx3_c ;
input Rx3_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Main_0_RamBusAck_i_m_i ;
output SckMonAdcs_c ;
output MosiMonAdcs_c ;
input MisoMonAdc1_c ;
input nDrdyMonAdc1_c ;
input MisoMonAdc0_c ;
input nDrdyMonAdc0_c ;
output SpiRst_0 ;
output TrigAdcs_c ;
output SckAdcs_c ;
input MisoAdcD_c ;
input MisoAdcC_c ;
input MisoAdcB_c ;
input MisoAdcA_c ;
input nDrdyAdcD_c ;
input nDrdyAdcC_c ;
input nDrdyAdcB_c ;
input nDrdyAdcA_c ;
output nLDacs_i ;
output SckDacs_i ;
output MosiDacA_i ;
output MosiDacB_i ;
output MosiDacC_i ;
output MosiDacD_i ;
output PowerEnMax_c ;
output PowerEnMax_c_i ;
output MonitorAdcSpiFrameEnable_i ;
output nPowerCycClr_c ;
output HVDis2_c ;
output PowernEnHV_c ;
output PowernEn_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output Oe3_c ;
output nFaultsClr_c ;
output nHVEn1_c ;
output GlobalFaultInhibit_c ;
input FaultNegV_c ;
input Fault1V_c ;
input Fault3VA_c ;
input Fault3VD_c ;
input Fault5V_c ;
input FaultHV_c ;
input nHVFaultA_c ;
input nHVFaultB_c ;
input nHVFaultC_c ;
input nHVFaultD_c ;
input Fault2VA_c ;
input PowerCycd_c ;
input Fault2VD_c ;
output SpiRst ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
input FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
output nCsExt_c ;
output MosiExt_c ;
output SckExt_c ;
input FCCC_C0_0_GL1 ;
wire MisoExt_c ;
wire SpiRst_1 ;
wire SckXO_c ;
wire MosiXO_c ;
wire PPS_c ;
wire RxdLab_c_i ;
wire RxdLab_c ;
wire TxdLab_c ;
wire Tx3_c ;
wire Rx3_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Main_0_RamBusAck_i_m_i ;
wire SckMonAdcs_c ;
wire MosiMonAdcs_c ;
wire MisoMonAdc1_c ;
wire nDrdyMonAdc1_c ;
wire MisoMonAdc0_c ;
wire nDrdyMonAdc0_c ;
wire SpiRst_0 ;
wire TrigAdcs_c ;
wire SckAdcs_c ;
wire MisoAdcD_c ;
wire MisoAdcC_c ;
wire MisoAdcB_c ;
wire MisoAdcA_c ;
wire nDrdyAdcD_c ;
wire nDrdyAdcC_c ;
wire nDrdyAdcB_c ;
wire nDrdyAdcA_c ;
wire nLDacs_i ;
wire SckDacs_i ;
wire MosiDacA_i ;
wire MosiDacB_i ;
wire MosiDacC_i ;
wire MosiDacD_i ;
wire PowerEnMax_c ;
wire PowerEnMax_c_i ;
wire MonitorAdcSpiFrameEnable_i ;
wire nPowerCycClr_c ;
wire HVDis2_c ;
wire PowernEnHV_c ;
wire PowernEn_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire Oe3_c ;
wire nFaultsClr_c ;
wire nHVEn1_c ;
wire GlobalFaultInhibit_c ;
wire FaultNegV_c ;
wire Fault1V_c ;
wire Fault3VA_c ;
wire Fault3VD_c ;
wire Fault5V_c ;
wire FaultHV_c ;
wire nHVFaultA_c ;
wire nHVFaultB_c ;
wire nHVFaultC_c ;
wire nHVFaultD_c ;
wire Fault2VA_c ;
wire PowerCycd_c ;
wire Fault2VD_c ;
wire SpiRst ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire nCsExt_c ;
wire MosiExt_c ;
wire SckExt_c ;
wire FCCC_C0_0_GL1 ;
wire [0:0] un1_MosiA_i_0_sqmuxa_1_i_0;
wire [7:0] ExtWriteOut;
wire [7:0] ExtReadback;
wire [7:0] ExtAddrExt;
wire [7:0] ExtAddr;
wire [2:1] ClkDiv_3;
wire [2:0] ClkDiv;
wire [9:0] Address;
wire [7:1] RamBusAddress_i;
wire [31:0] RamDataIn;
wire [7:0] Uart1RxFifoData;
wire [9:0] Uart0RxFifoCount;
wire [7:0] MonitorAdcSpiDataOut1;
wire [15:0] ClkDacReadback;
wire [7:0] MonitorAdcSpiDataOut0;
wire [7:0] UartLabRxFifoData;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [31:0] PPSCounter;
wire [23:0] AdcSampleToReadC;
wire [23:0] AdcSampleToReadB;
wire [23:0] AdcSampleToReadD;
wire [31:0] PPSCount;
wire [23:0] AdcSampleToReadA;
wire [23:0] DacCReadback;
wire [23:0] DacBReadback;
wire [23:0] DacAReadback;
wire [23:0] DacDReadback;
wire [9:0] UartLabRxFifoCount;
wire [9:0] Uart2RxFifoCount;
wire [9:0] Uart3RxFifoCount;
wire [9:0] Uart1RxFifoCount;
wire [10:10] Main_0_RamBusDataOut;
wire [15:0] ClkDacWrite;
wire [23:0] DacASetpoint;
wire [23:0] DacBSetpoint;
wire [23:0] DacCSetpoint;
wire [23:0] DacDSetpoint;
wire [7:0] Uart0TxFifoData;
wire [7:0] MonitorAdcSpiDataIn;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] UartLabTxFifoData;
wire [7:0] UartLabClkDivider;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [1:1] SUM_3;
wire [2:1] ClkDiv_0;
wire [2:2] SUM_3_0;
wire [1:1] SUM_2;
wire [2:1] ClkDiv_1;
wire [2:2] SUM_2_0;
wire [2:2] SUM_4;
wire [2:1] ClkDiv_2;
wire [2:2] SUM_0_0;
wire [2:1] ClkDiv_4;
wire [1:1] SUM;
wire [1:1] SUM_0;
wire Uart2FifoReset_i_arst ;
wire Uart2FifoReset_i_Z ;
wire Uart0FifoReset_i_arst ;
wire Uart0FifoReset_i_Z ;
wire Uart1FifoReset_i_arst ;
wire Uart1FifoReset_i_Z ;
wire Uart3FifoReset_i_arst ;
wire Uart3FifoReset_i_Z ;
wire UartLabFifoReset_i_arst ;
wire UartLabFifoReset_i_Z ;
wire UartLabFifoReset_i_data_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire MonitorAdcReset_i_Z ;
wire MonitorAdcReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire UartLabFifoReset_i_arst_i ;
wire N_208_i_set_Z ;
wire GND ;
wire N_208_i_i ;
wire N_215 ;
wire VCC ;
wire N_204_i_set_Z ;
wire N_204_i_i ;
wire N_206_i_set_Z ;
wire N_206_i_i ;
wire N_1032_i_set_Z ;
wire N_1032_i_i ;
wire N_277_i_set_Z ;
wire N_277_i_i ;
wire N_273 ;
wire shot_i ;
wire Uart3FifoReset ;
wire Uart2FifoReset ;
wire Uart1FifoReset ;
wire Uart0FifoReset ;
wire MonitorAdcReset ;
wire UartLabFifoReset ;
wire ExtXferInProgress ;
wire MisoExt_i ;
wire ExtReadReady ;
wire UartClk ;
wire RxComplete ;
wire SetExtAddr ;
wire ExtAddrIsOutgoing ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire RamBusCE_i ;
wire N_802_i ;
wire ReadReq ;
wire WriteReq ;
wire O_rep ;
wire O_rep_0 ;
wire N_3529 ;
wire N_3530 ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0TxFifoFull ;
wire nDrdyMonitorAdc1_i ;
wire nDrdyMonitorAdc0_i ;
wire MonitorAdcSpiXferDone ;
wire PPSDetected ;
wire UartLabRxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire UartLabTxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire UartLabTxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart1TxFifoFull ;
wire UartLabRxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3RxFifoFull ;
wire Uart1RxFifoFull ;
wire WriteDacs ;
wire ReadUartLab ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire ReadAck ;
wire ReadAdcSample ;
wire PPSCountReset ;
wire WriteClkDac ;
wire WriteUart0 ;
wire WriteUart1 ;
wire WriteUart2 ;
wire WriteUart3 ;
wire WriteUartLab ;
wire WriteAck ;
wire MonitorAdcSpiXferStart ;
wire PPSCountReset_arst_i ;
wire SpiRst_arst ;
wire nDrdyAdcA_i ;
wire nDrdyAdcB_i ;
wire nDrdyAdcC_i ;
wire nDrdyAdcD_i ;
wire MisoAdcA_i ;
wire MisoAdcB_i ;
wire MisoAdcC_i ;
wire MisoAdcD_i ;
wire MisoMonitorAdc0_i ;
wire MisoMonitorAdc1_i ;
wire UartClk0 ;
wire CO0_3 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire CO0_2 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire CO0 ;
wire CO0_0 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire Rxd3_i ;
wire UartClkLab ;
wire UartTxClkLab ;
wire RxdLab_i ;
wire PPS_i ;
  CLKINT Uart2FifoReset_i_RNIV7JA (
	.Y(Uart2FifoReset_i_arst),
	.A(Uart2FifoReset_i_Z)
);
  CLKINT Uart0FifoReset_i_RNITH4D (
	.Y(Uart0FifoReset_i_arst),
	.A(Uart0FifoReset_i_Z)
);
  CLKINT Uart1FifoReset_i_RNIUSR3 (
	.Y(Uart1FifoReset_i_arst),
	.A(Uart1FifoReset_i_Z)
);
  CLKINT Uart3FifoReset_i_RNI0JA1 (
	.Y(Uart3FifoReset_i_arst),
	.A(Uart3FifoReset_i_Z)
);
  CLKINT UartLabFifoReset_i_RNIS21B (
	.Y(UartLabFifoReset_i_arst),
	.A(UartLabFifoReset_i_Z)
);
  CFG1 UartLabFifoReset_i_RNIS21B_0 (
	.A(UartLabFifoReset_i_Z),
	.Y(UartLabFifoReset_i_data_i)
);
defparam UartLabFifoReset_i_RNIS21B_0.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNITH4D_0 (
	.A(Uart0FifoReset_i_Z),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_i_RNITH4D_0.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_0 (
	.A(Uart3FifoReset_i_Z),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_i_RNI0JA1_0.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_0 (
	.A(Uart1FifoReset_i_Z),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_i_RNIUSR3_0.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_0 (
	.A(Uart2FifoReset_i_Z),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_i_RNIV7JA_0.INIT=2'h1;
  CFG1 MonitorAdcReset_i_RNITG3D (
	.A(MonitorAdcReset_i_Z),
	.Y(MonitorAdcReset_i_arst_i)
);
defparam MonitorAdcReset_i_RNITG3D.INIT=2'h1;
  CFG1 Uart0FifoReset_i_RNITH4D_1 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_i_RNITH4D_1.INIT=2'h1;
  CFG1 Uart1FifoReset_i_RNIUSR3_1 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_i_RNIUSR3_1.INIT=2'h1;
  CFG1 Uart2FifoReset_i_RNIV7JA_1 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_i_RNIV7JA_1.INIT=2'h1;
  CFG1 Uart3FifoReset_i_RNI0JA1_1 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_i_RNI0JA1_1.INIT=2'h1;
  CFG1 UartLabFifoReset_i_RNIS21B_1 (
	.A(UartLabFifoReset_i_arst),
	.Y(UartLabFifoReset_i_arst_i)
);
defparam UartLabFifoReset_i_RNIS21B_1.INIT=2'h1;
  SLE N_208_i_set (
	.Q(N_208_i_set_Z),
	.ADn(GND),
	.ALn(N_208_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_204_i_set (
	.Q(N_204_i_set_Z),
	.ADn(GND),
	.ALn(N_204_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_206_i_set (
	.Q(N_206_i_set_Z),
	.ADn(GND),
	.ALn(N_206_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(N_215),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_1032_i_set (
	.Q(N_1032_i_set_Z),
	.ADn(GND),
	.ALn(N_1032_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_MosiA_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_277_i_set (
	.Q(N_277_i_set_Z),
	.ADn(GND),
	.ALn(N_277_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(N_273),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:2268
  CFG2 Uart3FifoReset_i (
	.A(shot_i),
	.B(Uart3FifoReset),
	.Y(Uart3FifoReset_i_Z)
);
defparam Uart3FifoReset_i.INIT=4'hE;
// @51:2157
  CFG2 Uart2FifoReset_i (
	.A(shot_i),
	.B(Uart2FifoReset),
	.Y(Uart2FifoReset_i_Z)
);
defparam Uart2FifoReset_i.INIT=4'hE;
// @51:2051
  CFG2 Uart1FifoReset_i (
	.A(shot_i),
	.B(Uart1FifoReset),
	.Y(Uart1FifoReset_i_Z)
);
defparam Uart1FifoReset_i.INIT=4'hE;
// @51:1955
  CFG2 Uart0FifoReset_i (
	.A(shot_i),
	.B(Uart0FifoReset),
	.Y(Uart0FifoReset_i_Z)
);
defparam Uart0FifoReset_i.INIT=4'hE;
// @51:1793
  CFG2 MonitorAdcReset_i (
	.A(shot_i),
	.B(MonitorAdcReset),
	.Y(MonitorAdcReset_i_Z)
);
defparam MonitorAdcReset_i.INIT=4'hE;
// @51:2409
  CFG2 UartLabFifoReset_i (
	.A(shot_i),
	.B(UartLabFifoReset),
	.Y(UartLabFifoReset_i_Z)
);
defparam UartLabFifoReset_i.INIT=4'hE;
// @51:2552
  ExtPorts Ext_i (
	.clk(FCCC_C0_0_GL1),
	.rst(shot_i),
	.nCs(ExtXferInProgress),
	.Sck(SckExt_c),
	.Mosi(MosiExt_c),
	.Miso(MisoExt_i),
	.ExtWriteOut(ExtWriteOut[7:0]),
	.WriteExt(VCC),
	.ExtReadReady(ExtReadReady),
	.ExtReadback(ExtReadback[7:0])
);
defparam Ext_i.MASTER_CLOCK_FREQHZ = 102000000;
// @51:2531
  UartRx ExtAddrInUart (
	.clk(FCCC_C0_0_GL1),
	.rst(shot_i),
	.UartClk(UartClk),
	.Rxd(nCsExt_c),
	.RxComplete(RxComplete),
	.RxData(ExtAddrExt[7:0])
);
defparam ExtAddrInUart.CLOCK_FREQHZ = 102000000;
defparam ExtAddrInUart.BAUDRATE = 38400;
// @51:2518
  ExtAddrTxPorts ExtAddrOutUart (
	.clk(FCCC_C0_0_GL1),
	.rst(shot_i),
	.ExtAddr(ExtAddr[7:0]),
	.SendExtAddr(SetExtAddr),
	.SendingExtAddr(ExtAddrIsOutgoing),
	.ExtAddrTxdPin(nCsExt_c)
);
defparam ExtAddrOutUart.MASTER_CLOCK_FREQHZ = 102000000;
// @51:1281
  OneShotPorts_work_main_architecture_main_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1298
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1299
  IBufP2Ports_1 IBufWrnRd (
	.ClkDiv_3(ClkDiv_3[2:1]),
	.ClkDiv(ClkDiv[2:0]),
	.N_802_i_1z(N_802_i),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.RamBusCE_i(RamBusCE_i),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.Address_0(Address[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_0 \GenRamAddrBus.7.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.RamBusAddress_i_0(RamBusAddress_i[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_1 \GenRamAddrBus.8.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.Address_0(Address[8]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_2 \GenRamAddrBus.2.IBUF_RamAddr_i  (
	.RamBusAddress_i_0(RamBusAddress_i[2]),
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.O_rep_1z(O_rep)
);
// @51:1303
  IBufP1Ports_3 \GenRamAddrBus.9.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.Address_0(Address[9]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_4 \GenRamAddrBus.4.IBUF_RamAddr_i  (
	.RamBusAddress_i_0(RamBusAddress_i[4]),
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.O_rep_0(O_rep_0)
);
// @51:1303
  IBufP1Ports_5 \GenRamAddrBus.5.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.Address_0(Address[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_6 \GenRamAddrBus.6.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.RamBusAddress_i_0(RamBusAddress_i[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_7 \GenRamAddrBus.3.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.RamBusAddress_i_0(RamBusAddress_i[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1303
  IBufP1Ports_8 \GenRamAddrBus.1.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.RamBusAddress_i_0(RamBusAddress_i[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_9 \GenRamDataBus.10.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[10]),
	.RamDataIn_0(RamDataIn[10]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_10 \GenRamDataBus.4.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[4]),
	.RamDataIn_0(RamDataIn[4]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_11 \GenRamDataBus.11.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[11]),
	.RamDataIn_0(RamDataIn[11]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_12 \GenRamDataBus.5.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[5]),
	.RamDataIn_0(RamDataIn[5]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_13 \GenRamDataBus.1.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[1]),
	.RamDataIn_0(RamDataIn[1]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_14 \GenRamDataBus.2.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[2]),
	.RamDataIn_0(RamDataIn[2]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_15 \GenRamDataBus.9.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[9]),
	.RamDataIn_0(RamDataIn[9]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_16 \GenRamDataBus.3.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[3]),
	.RamDataIn_0(RamDataIn[3]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_17 \GenRamDataBus.0.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[0]),
	.RamDataIn_0(RamDataIn[0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_18 \GenRamDataBus.7.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[7]),
	.RamDataIn_0(RamDataIn[7]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_19 \GenRamDataBus.12.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[12]),
	.RamDataIn_0(RamDataIn[12]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_20 \GenRamDataBus.23.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[23]),
	.RamDataIn_0(RamDataIn[23]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_21 \GenRamDataBus.29.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[29]),
	.RamDataIn_0(RamDataIn[29]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_22 \GenRamDataBus.30.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[30]),
	.RamDataIn_0(RamDataIn[30]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_23 \GenRamDataBus.31.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31]),
	.RamDataIn_0(RamDataIn[31]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_24 \GenRamDataBus.25.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[25]),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_25 \GenRamDataBus.26.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[26]),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_26 \GenRamDataBus.27.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[27]),
	.RamDataIn_0(RamDataIn[27]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_27 \GenRamDataBus.21.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[21]),
	.RamDataIn_0(RamDataIn[21]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_28 \GenRamDataBus.19.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[19]),
	.RamDataIn_0(RamDataIn[19]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_29 \GenRamDataBus.13.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[13]),
	.RamDataIn_0(RamDataIn[13]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_30 \GenRamDataBus.20.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[20]),
	.RamDataIn_0(RamDataIn[20]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_31 \GenRamDataBus.14.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[14]),
	.RamDataIn_0(RamDataIn[14]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_32 \GenRamDataBus.28.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[28]),
	.RamDataIn_0(RamDataIn[28]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_33 \GenRamDataBus.6.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[6]),
	.RamDataIn_0(RamDataIn[6]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_34 \GenRamDataBus.17.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[17]),
	.RamDataIn_0(RamDataIn[17]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_35 \GenRamDataBus.24.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[24]),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_36 \GenRamDataBus.18.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[18]),
	.RamDataIn_0(RamDataIn[18]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_37 \GenRamDataBus.8.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[8]),
	.RamDataIn_0(RamDataIn[8]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_38 \GenRamDataBus.15.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[15]),
	.RamDataIn_0(RamDataIn[15]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_39 \GenRamDataBus.22.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[22]),
	.RamDataIn_0(RamDataIn[22]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1313
  IBufP1Ports_40 \GenRamDataBus.16.IBUF_RamData_i  (
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS_0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[16]),
	.RamDataIn_0(RamDataIn[16]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1348
  RegisterSpacePorts_10 RegisterSpace (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.ExtReadback(ExtReadback[7:0]),
	.ExtAddrExt(ExtAddrExt[7:0]),
	.MonitorAdcSpiDataOut1(MonitorAdcSpiDataOut1[7:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.MonitorAdcSpiDataOut0(MonitorAdcSpiDataOut0[7:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.PPSCounter(PPSCounter[31:0]),
	.AdcSampleToReadC(AdcSampleToReadC[23:0]),
	.AdcSampleToReadB(AdcSampleToReadB[23:0]),
	.AdcSampleToReadD(AdcSampleToReadD[23:0]),
	.Address_0(Address[0]),
	.Address_5(Address[5]),
	.Address_8(Address[8]),
	.Address_9(Address[9]),
	.Main_0_RamBusDataOut_m({Main_0_RamBusDataOut_m[31:11], N_3529, Main_0_RamBusDataOut_m[9:0]}),
	.PPSCount(PPSCount[31:0]),
	.AdcSampleToReadA(AdcSampleToReadA[23:0]),
	.RamBusAddress_i({RamBusAddress_i[7:6], N_3530, RamBusAddress_i[4:1]}),
	.DacCReadback(DacCReadback[23:0]),
	.DacBReadback(DacBReadback[23:0]),
	.DacAReadback(DacAReadback[23:0]),
	.DacDReadback(DacDReadback[23:0]),
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Main_0_RamBusDataOut_0(Main_0_RamBusDataOut[10]),
	.ClkDacWrite(ClkDacWrite[15:0]),
	.DacASetpoint(DacASetpoint[23:0]),
	.DacBSetpoint(DacBSetpoint[23:0]),
	.DacCSetpoint(DacCSetpoint[23:0]),
	.DacDSetpoint(DacDSetpoint[23:0]),
	.ExtAddr(ExtAddr[7:0]),
	.ExtWriteOut(ExtWriteOut[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.UartLabClkDivider(UartLabClkDivider[7:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.SpiRst(SpiRst),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.nDrdyMonitorAdc1_i(nDrdyMonitorAdc1_i),
	.nDrdyMonitorAdc0_i(nDrdyMonitorAdc0_i),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.O_rep(O_rep),
	.O_rep_0(O_rep_0),
	.shot_i(shot_i),
	.Fault2VD_c(Fault2VD_c),
	.PowerCycd_c(PowerCycd_c),
	.Fault2VA_c(Fault2VA_c),
	.PPSDetected(PPSDetected),
	.nHVFaultD_c(nHVFaultD_c),
	.nHVFaultC_c(nHVFaultC_c),
	.nHVFaultB_c(nHVFaultB_c),
	.nHVFaultA_c(nHVFaultA_c),
	.FaultHV_c(FaultHV_c),
	.Fault5V_c(Fault5V_c),
	.Fault3VD_c(Fault3VD_c),
	.Fault3VA_c(Fault3VA_c),
	.Fault1V_c(Fault1V_c),
	.FaultNegV_c(FaultNegV_c),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.GlobalFaultInhibit_c(GlobalFaultInhibit_c),
	.WriteDacs(WriteDacs),
	.nHVEn1_c(nHVEn1_c),
	.nFaultsClr_c(nFaultsClr_c),
	.Oe3_c(Oe3_c),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.PowernEn_c(PowernEn_c),
	.PowernEnHV_c(PowernEnHV_c),
	.HVDis2_c(HVDis2_c),
	.ReadUartLab_1z(ReadUartLab),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.ReadAck_1z(ReadAck),
	.ReadAdcSample_1z(ReadAdcSample),
	.PPSCountReset_1z(PPSCountReset),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.shot_i_arst_i(shot_i_arst_i),
	.WriteClkDac_1z(WriteClkDac),
	.WriteUart0_1z(WriteUart0),
	.WriteUart1_1z(WriteUart1),
	.WriteUart2_1z(WriteUart2),
	.WriteUart3_1z(WriteUart3),
	.WriteUartLab_1z(WriteUartLab),
	.nPowerCycClr_c(nPowerCycClr_c),
	.WriteAck_1z(WriteAck),
	.MonitorAdcReset_1z(MonitorAdcReset),
	.MonitorAdcSpiXferStart_1z(MonitorAdcSpiXferStart),
	.SetExtAddr_1z(SetExtAddr),
	.Uart0FifoReset_1z(Uart0FifoReset),
	.Uart1FifoReset_1z(Uart1FifoReset),
	.Uart2FifoReset_1z(Uart2FifoReset),
	.Uart3FifoReset_1z(Uart3FifoReset),
	.UartLabFifoReset_1z(UartLabFifoReset),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.MonitorAdcSpiFrameEnable_i_1z(MonitorAdcSpiFrameEnable_i),
	.PowerEnMax_c_i(PowerEnMax_c_i),
	.PowerEnMax_c(PowerEnMax_c),
	.MasterReset_i(MasterReset_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1539
  SpiDacQuadPorts_102000000 FSMDacs_i (
	.DacASetpoint(DacASetpoint[23:0]),
	.DacBSetpoint(DacBSetpoint[23:0]),
	.DacCSetpoint(DacCSetpoint[23:0]),
	.DacDSetpoint(DacDSetpoint[23:0]),
	.DacAReadback(DacAReadback[23:0]),
	.DacBReadback(DacBReadback[23:0]),
	.DacCReadback(DacCReadback[23:0]),
	.DacDReadback(DacDReadback[23:0]),
	.N_206_i_i(N_206_i_i),
	.N_204_i_i(N_204_i_i),
	.N_208_i_i(N_208_i_i),
	.N_208_i_set(N_208_i_set_Z),
	.MosiDacD_i(MosiDacD_i),
	.N_215(N_215),
	.MosiDacC_i(MosiDacC_i),
	.N_204_i_set(N_204_i_set_Z),
	.MosiDacB_i(MosiDacB_i),
	.N_206_i_set(N_206_i_set_Z),
	.MosiDacA_i(MosiDacA_i),
	.SckDacs_i(SckDacs_i),
	.shot_i(shot_i),
	.SpiRst_1z(SpiRst),
	.WriteDacs(WriteDacs),
	.SpiRst_arst(SpiRst_arst),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @51:1579
  OneShotPorts_work_main_architecture_main_1layer1 nLDacsOneShot (
	.ClkDiv(ClkDiv[2:0]),
	.ClkDiv_3(ClkDiv_3[2:1]),
	.N_802_i(N_802_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.SpiRst_arst(SpiRst_arst),
	.nLDacs_i(nLDacs_i)
);
// @51:1624
  IBufP2Ports_2 IBufSarAdcnDrdyA (
	.nDrdyAdcA_i(nDrdyAdcA_i),
	.nDrdyAdcA_c(nDrdyAdcA_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1625
  IBufP2Ports_3 IBufSarAdcnDrdyB (
	.nDrdyAdcB_i(nDrdyAdcB_i),
	.nDrdyAdcB_c(nDrdyAdcB_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1626
  IBufP2Ports_5 IBufSarAdcnDrdyC (
	.nDrdyAdcC_c(nDrdyAdcC_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyAdcC_i(nDrdyAdcC_i)
);
// @51:1627
  IBufP2Ports_6 IBufSarAdcnDrdyD (
	.nDrdyAdcD_i(nDrdyAdcD_i),
	.nDrdyAdcD_c(nDrdyAdcD_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1629
  IBufP2Ports_7 IBufSarAdcMisoA (
	.MisoAdcA_i(MisoAdcA_i),
	.MisoAdcA_c(MisoAdcA_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1630
  IBufP2Ports_8 IBufSarAdcMisoB (
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcB_c(MisoAdcB_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1631
  IBufP2Ports_9 IBufSarAdcMisoC (
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcC_c(MisoAdcC_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1632
  IBufP2Ports_10 IBufSarAdcMisoD (
	.MisoAdcD_i(MisoAdcD_i),
	.MisoAdcD_c(MisoAdcD_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1634
  Ltc2378AccumQuadPorts ltc2378 (
	.AdcSampleToReadD(AdcSampleToReadD[23:0]),
	.AdcSampleToReadA(AdcSampleToReadA[23:0]),
	.AdcSampleToReadB(AdcSampleToReadB[23:0]),
	.AdcSampleToReadC(AdcSampleToReadC[23:0]),
	.MisoAdcA_i(MisoAdcA_i),
	.MisoAdcB_i(MisoAdcB_i),
	.MisoAdcC_i(MisoAdcC_i),
	.MisoAdcD_i(MisoAdcD_i),
	.SckAdcs_c(SckAdcs_c),
	.TrigAdcs_c(TrigAdcs_c),
	.shot_i(shot_i),
	.nDrdyAdcA_i(nDrdyAdcA_i),
	.nDrdyAdcB_i(nDrdyAdcB_i),
	.nDrdyAdcC_i(nDrdyAdcC_i),
	.ReadAdcSample(ReadAdcSample),
	.nDrdyAdcD_i(nDrdyAdcD_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.SpiRst_1z(SpiRst_0)
);
// @51:1715
  IBufP3Ports IBufnDrdyAdc0 (
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyMonitorAdc0_i(nDrdyMonitorAdc0_i)
);
// @51:1716
  IBufP3Ports_0 IBufMisoAdc0 (
	.MisoMonAdc0_c(MisoMonAdc0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MisoMonitorAdc0_i(MisoMonitorAdc0_i)
);
// @51:1717
  IBufP3Ports_1 IBufnDrdyAdc1 (
	.nDrdyMonAdc1_c(nDrdyMonAdc1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.nDrdyMonitorAdc1_i(nDrdyMonitorAdc1_i)
);
// @51:1718
  IBufP3Ports_2 IBufMisoAdc1 (
	.MisoMonAdc1_c(MisoMonAdc1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i)
);
// @51:1756
  SpiDeviceDualPorts_work_main_architecture_main_0layer1 ads1258 (
	.un1_MosiA_i_0_sqmuxa_1_i_0_0(un1_MosiA_i_0_sqmuxa_1_i_0[0]),
	.MonitorAdcSpiDataIn(MonitorAdcSpiDataIn[7:0]),
	.Main_0_RamBusDataOut_m_0(Main_0_RamBusDataOut_m[10]),
	.Main_0_RamBusDataOut_0(Main_0_RamBusDataOut[10]),
	.MonitorAdcSpiDataOut1(MonitorAdcSpiDataOut1[7:0]),
	.MonitorAdcSpiDataOut0(MonitorAdcSpiDataOut0[7:0]),
	.N_1032_i_i(N_1032_i_i),
	.N_1032_i_set(N_1032_i_set_Z),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.MisoMonitorAdc0_i(MisoMonitorAdc0_i),
	.MisoMonitorAdc1_i(MisoMonitorAdc1_i),
	.SckMonAdcs_c(SckMonAdcs_c),
	.MonitorAdcReset_i(MonitorAdcReset_i_Z),
	.Main_0_RamBusAck_i_m_i_1z(Main_0_RamBusAck_i_m_i),
	.ReadAck(ReadAck),
	.WriteAck(WriteAck),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.MonitorAdcSpiXferDone(MonitorAdcSpiXferDone),
	.MonitorAdcSpiXferStart(MonitorAdcSpiXferStart),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MonitorAdcReset_i_arst_i(MonitorAdcReset_i_arst_i)
);
// @51:1855
  VariableClockDividerPorts_work_main_architecture_main_0layer1_4 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @51:1870
  ClockDividerPorts_work_main_architecture_main_0layer1_4 Uart0TxBitClockDiv (
	.SUM_3_0_d0(SUM_3[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk0(UartTxClk0)
);
// @51:1883
  IBufP3Ports_8 IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i)
);
// @51:1885
  UartRxFifoExtClk_10_4 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i(Uart0FifoReset_i_Z),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @51:1918
  UartTxFifoExtClk_10_4 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:1957
  VariableClockDividerPorts_work_main_architecture_main_0layer1_3 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @51:1972
  ClockDividerPorts_work_main_architecture_main_0layer1_3 Uart1TxBitClockDiv (
	.SUM_2_0_d0(SUM_2[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0_0(SUM_2_0[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk1(UartTxClk1)
);
// @51:1985
  IBufP3Ports_8_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i)
);
// @51:1987
  UartRxFifoExtClk_10_3 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i(Uart1FifoReset_i_Z),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @51:2017
  UartTxFifoExtClk_10_3 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2053
  VariableClockDividerPorts_work_main_architecture_main_0layer1_2 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @51:2068
  ClockDividerPorts_work_main_architecture_main_0layer1_2 Uart2TxBitClockDiv (
	.SUM_4_0(SUM_4[2]),
	.ClkDiv_3(ClkDiv_2[2:1]),
	.SUM_0_0_0(SUM_0_0[2]),
	.ClkDiv_2(ClkDiv_4[2:1]),
	.SUM_2_0_0(SUM_2_0[2]),
	.ClkDiv_1(ClkDiv_1[2:1]),
	.SUM_3_0_0(SUM_3_0[2]),
	.ClkDiv_0(ClkDiv_0[2:1]),
	.SUM_0_d0(SUM[1]),
	.SUM_0_0_d0(SUM_0[1]),
	.SUM_2_0_d0(SUM_2[1]),
	.SUM_3_0_d0(SUM_3[1]),
	.CO0(CO0),
	.CO0_0(CO0_0),
	.CO0_2(CO0_2),
	.CO0_3(CO0_3),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk2(UartTxClk2)
);
// @51:2083
  IBufP3Ports_8_1 IBufRxd2 (
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i)
);
// @51:2087
  UartRxFifoExtClk_10_2 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @51:2116
  UartTxFifoExtClk_10_2 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2164
  VariableClockDividerPorts_work_main_architecture_main_0layer1_1 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @51:2179
  ClockDividerPorts_work_main_architecture_main_0layer1_1 Uart3TxBitClockDiv (
	.SUM_0_0_d0(SUM_0[1]),
	.ClkDiv(ClkDiv_4[2:1]),
	.SUM_0_0_0(SUM_0_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_0(CO0_0),
	.UartTxClk3(UartTxClk3)
);
// @51:2194
  IBufP3Ports_8_2 IBufRxd3 (
	.Rxd3_i(Rxd3_i),
	.Rx3_c(Rx3_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2198
  UartRxFifoExtClk_10_1 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i(Uart3FifoReset_i_Z),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @51:2227
  UartTxFifoExtClk_10_1 RS433_Tx3 (
	.ExtWriteOut(ExtWriteOut[7:0]),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Tx3_c(Tx3_c),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2272
  VariableClockDividerPorts_work_main_architecture_main_0layer1_0 UartLabBitClockDiv (
	.UartLabClkDivider(UartLabClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClkLab(UartClkLab)
);
// @51:2304
  ClockDividerPorts_work_main_architecture_main_0layer1_0 UartLabTxBitClockDiv (
	.SUM_0(SUM[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClkLab(UartClkLab),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0(CO0),
	.UartTxClkLab(UartTxClkLab)
);
// @51:2320
  IBufP3Ports_8_3 IBufRxdLab (
	.TxdLab_c(TxdLab_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.RxdLab_i(RxdLab_i)
);
// @51:2327
  UartRxFifoExtClk_10_0 RxdLab_RxLab (
	.UartLabRxFifoCount(UartLabRxFifoCount[9:0]),
	.UartLabRxFifoData(UartLabRxFifoData[7:0]),
	.ReadUartLab(ReadUartLab),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.UartLabRxFifoEmpty(UartLabRxFifoEmpty),
	.UartLabRxFifoFull(UartLabRxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.RxdLab_i(RxdLab_i),
	.UartClkLab(UartClkLab),
	.UartLabFifoReset_i(UartLabFifoReset_i_Z),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i)
);
// @51:2361
  UartTxFifoExtClk_10_0 RS4LabLab_TxLab (
	.UartLabTxFifoData(UartLabTxFifoData[7:0]),
	.WriteUartLab(WriteUartLab),
	.UartLabTxFifoFull(UartLabTxFifoFull),
	.RxdLab_c(RxdLab_c),
	.RxdLab_c_i(RxdLab_c_i),
	.UartTxClkLab(UartTxClkLab),
	.UartLabTxFifoEmpty(UartLabTxFifoEmpty),
	.UartLabFifoReset_i_arst_i(UartLabFifoReset_i_arst_i),
	.UartLabFifoReset_i_data_i(UartLabFifoReset_i_data_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2428
  IBufP2Ports_11 IBufPPS (
	.PPS_i(PPS_i),
	.PPS_c(PPS_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2431
  PPSCountPorts_work_main_architecture_main_0layer1 PPSAccumulator (
	.PPSCount(PPSCount[31:0]),
	.PPSCounter(PPSCounter[31:0]),
	.PPSCountReset(PPSCountReset),
	.PPS_i(PPS_i),
	.PPSCountReset_arst_i(PPSCountReset_arst_i),
	.PPSDetected_1z(PPSDetected),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @51:2491
  SpiDacPorts_102000000_16 ClkDac_i (
	.ClkDacWrite(ClkDacWrite[15:0]),
	.ClkDacReadback(ClkDacReadback[15:0]),
	.N_277_i_i(N_277_i_i),
	.N_277_i_set(N_277_i_set_Z),
	.MosiXO_c(MosiXO_c),
	.N_273(N_273),
	.SckXO_c(SckXO_c),
	.shot_i(shot_i),
	.SpiRst_1z(SpiRst_1),
	.WriteClkDac(WriteClkDac),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @51:2544
  IBufP2Ports_12 IBufExtMiso (
	.MisoExt_i(MisoExt_i),
	.MisoExt_c(MisoExt_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Main */

module FineSteeringMirror (
  DEVRST_N,
  Fault1V,
  Fault2VA,
  Fault2VD,
  Fault3VA,
  Fault3VD,
  Fault5V,
  FaultHV,
  FaultNegV,
  MisoAdcA,
  MisoAdcB,
  MisoAdcC,
  MisoAdcD,
  MisoMonAdc0,
  MisoMonAdc1,
  PPS,
  PowerCycd,
  Rx0,
  Rx1,
  Rx2,
  Rx3,
  TxdLab,
  XO1,
  nDrdyAdcA,
  nDrdyAdcB,
  nDrdyAdcC,
  nDrdyAdcD,
  nDrdyMonAdc0,
  nDrdyMonAdc1,
  nHVFaultA,
  nHVFaultB,
  nHVFaultC,
  nHVFaultD,
  ChopAdc,
  ChopRef,
  CtsUsb,
  GlobalFaultInhibit,
  HVDis2,
  INIT_DONE,
  MosiMonAdcs,
  MosiXO,
  Oe0,
  Oe1,
  Oe2,
  Oe3,
  PowerEnMax,
  PowerEnTi,
  PowerSync,
  PowernEn,
  PowernEnHV,
  RxdLab,
  SckAdcs,
  SckMonAdcs,
  SckXO,
  TrigAdcs,
  TrigMonAdcs,
  Tx0,
  Tx1,
  Tx2,
  Tx3,
  nCsAdcs,
  nCsMonAdcs,
  nCsXO,
  nFaultsClr,
  nHVEn1,
  nPowerCycClr,
  MisoExt,
  MosiDacAMax,
  MosiDacATi,
  MosiDacBMax,
  MosiDacBTi,
  MosiDacCMax,
  MosiDacCTi,
  MosiDacDMax,
  MosiDacDTi,
  MosiExt,
  SckDacsMax,
  SckDacsTi,
  SckExt,
  Ux1SelJmp,
  nCsDacsMax,
  nCsDacsTi,
  nCsExt,
  nLDacsMax
)
;
input DEVRST_N ;
input Fault1V ;
input Fault2VA ;
input Fault2VD ;
input Fault3VA ;
input Fault3VD ;
input Fault5V ;
input FaultHV ;
input FaultNegV ;
input MisoAdcA ;
input MisoAdcB ;
input MisoAdcC ;
input MisoAdcD ;
input MisoMonAdc0 ;
input MisoMonAdc1 ;
input PPS ;
input PowerCycd ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
input Rx3 ;
input TxdLab ;
input XO1 ;
input nDrdyAdcA ;
input nDrdyAdcB ;
input nDrdyAdcC ;
input nDrdyAdcD ;
input nDrdyMonAdc0 ;
input nDrdyMonAdc1 ;
input nHVFaultA ;
input nHVFaultB ;
input nHVFaultC ;
input nHVFaultD ;
output ChopAdc ;
output ChopRef ;
output CtsUsb ;
output GlobalFaultInhibit ;
output HVDis2 ;
output INIT_DONE ;
output MosiMonAdcs ;
output MosiXO ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output Oe3 ;
output PowerEnMax ;
output PowerEnTi ;
output PowerSync ;
output PowernEn ;
output PowernEnHV ;
output RxdLab ;
output SckAdcs ;
output SckMonAdcs ;
output SckXO ;
output TrigAdcs ;
output TrigMonAdcs ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output Tx3 ;
output nCsAdcs ;
output nCsMonAdcs ;
output nCsXO ;
output nFaultsClr ;
output nHVEn1 ;
output nPowerCycClr ;
input MisoExt /* synthesis syn_tristate = 1 */ ;
output MosiDacAMax ;
output MosiDacATi ;
output MosiDacBMax ;
output MosiDacBTi ;
output MosiDacCMax ;
output MosiDacCTi ;
output MosiDacDMax ;
output MosiDacDTi ;
output MosiExt ;
output SckDacsMax ;
output SckDacsTi ;
output SckExt ;
output Ux1SelJmp ;
output nCsDacsMax ;
output nCsDacsTi ;
output nCsExt ;
output nLDacsMax ;
wire DEVRST_N ;
wire Fault1V ;
wire Fault2VA ;
wire Fault2VD ;
wire Fault3VA ;
wire Fault3VD ;
wire Fault5V ;
wire FaultHV ;
wire FaultNegV ;
wire MisoAdcA ;
wire MisoAdcB ;
wire MisoAdcC ;
wire MisoAdcD ;
wire MisoMonAdc0 ;
wire MisoMonAdc1 ;
wire PPS ;
wire PowerCycd ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire Rx3 ;
wire TxdLab ;
wire XO1 ;
wire nDrdyAdcA ;
wire nDrdyAdcB ;
wire nDrdyAdcC ;
wire nDrdyAdcD ;
wire nDrdyMonAdc0 ;
wire nDrdyMonAdc1 ;
wire nHVFaultA ;
wire nHVFaultB ;
wire nHVFaultC ;
wire nHVFaultD ;
wire ChopAdc ;
wire ChopRef ;
wire CtsUsb ;
wire GlobalFaultInhibit ;
wire HVDis2 ;
wire INIT_DONE ;
wire MosiMonAdcs ;
wire MosiXO ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire Oe3 ;
wire PowerEnMax ;
wire PowerEnTi ;
wire PowerSync ;
wire PowernEn ;
wire PowernEnHV ;
wire RxdLab ;
wire SckAdcs ;
wire SckMonAdcs ;
wire SckXO ;
wire TrigAdcs ;
wire TrigMonAdcs ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire Tx3 ;
wire nCsAdcs ;
wire nCsMonAdcs ;
wire nCsXO ;
wire nFaultsClr ;
wire nHVEn1 ;
wire nPowerCycClr ;
wire MisoExt ;
wire MosiDacAMax ;
wire MosiDacATi ;
wire MosiDacBMax ;
wire MosiDacBTi ;
wire MosiDacCMax ;
wire MosiDacCTi ;
wire MosiDacDMax ;
wire MosiDacDTi ;
wire MosiExt ;
wire SckDacsMax ;
wire SckDacsTi ;
wire SckExt ;
wire Ux1SelJmp ;
wire nCsDacsMax ;
wire nCsDacsTi ;
wire nCsExt ;
wire nLDacsMax ;
wire [9:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [31:0] FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS;
wire [31:0] Main_0_RamBusDataOut_m;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES ;
wire VCC ;
wire GND ;
wire MosiDacA_i ;
wire MosiDacB_i ;
wire MosiDacC_i ;
wire MosiDacD_i ;
wire SckDacs_i ;
wire nLDacs_i ;
wire FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Main_0_ltc2378_SpiRst ;
wire Main_0_ClkDac_i_SpiRst ;
wire Main_0_FSMDacs_i_SpiRst ;
wire Fault1V_c ;
wire Fault2VA_c ;
wire Fault2VD_c ;
wire Fault3VA_c ;
wire Fault3VD_c ;
wire Fault5V_c ;
wire FaultHV_c ;
wire FaultNegV_c ;
wire MisoAdcA_c ;
wire MisoAdcB_c ;
wire MisoAdcC_c ;
wire MisoAdcD_c ;
wire MisoMonAdc0_c ;
wire MisoMonAdc1_c ;
wire PPS_c ;
wire PowerCycd_c ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire Rx3_c ;
wire TxdLab_c ;
wire nDrdyAdcA_c ;
wire nDrdyAdcB_c ;
wire nDrdyAdcC_c ;
wire nDrdyAdcD_c ;
wire nDrdyMonAdc0_c ;
wire nDrdyMonAdc1_c ;
wire nHVFaultA_c ;
wire nHVFaultB_c ;
wire nHVFaultC_c ;
wire nHVFaultD_c ;
wire MisoExt_c ;
wire nCsExt_c ;
wire GlobalFaultInhibit_c ;
wire HVDis2_c ;
wire INIT_DONE_c ;
wire MosiMonAdcs_c ;
wire MosiXO_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire Oe3_c ;
wire PowernEn_c ;
wire PowernEnHV_c ;
wire RxdLab_c ;
wire SckAdcs_c ;
wire SckMonAdcs_c ;
wire SckXO_c ;
wire TrigAdcs_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
wire Tx3_c ;
wire nFaultsClr_c ;
wire nHVEn1_c ;
wire nPowerCycClr_c ;
wire MosiExt_c ;
wire SckExt_c ;
wire PowerEnMax_c_i ;
wire RxdLab_c_i ;
wire Main_0_MonitorAdcSpiFrameEnable_i ;
wire Main_0_RamBusAck_i_m_i ;
wire PowerEnMax_c ;
// @18:103
  INBUF Fault1V_ibuf (
	.Y(Fault1V_c),
	.PAD(Fault1V)
);
// @18:104
  INBUF Fault2VA_ibuf (
	.Y(Fault2VA_c),
	.PAD(Fault2VA)
);
// @18:105
  INBUF Fault2VD_ibuf (
	.Y(Fault2VD_c),
	.PAD(Fault2VD)
);
// @18:106
  INBUF Fault3VA_ibuf (
	.Y(Fault3VA_c),
	.PAD(Fault3VA)
);
// @18:107
  INBUF Fault3VD_ibuf (
	.Y(Fault3VD_c),
	.PAD(Fault3VD)
);
// @18:108
  INBUF Fault5V_ibuf (
	.Y(Fault5V_c),
	.PAD(Fault5V)
);
// @18:109
  INBUF FaultHV_ibuf (
	.Y(FaultHV_c),
	.PAD(FaultHV)
);
// @18:110
  INBUF FaultNegV_ibuf (
	.Y(FaultNegV_c),
	.PAD(FaultNegV)
);
// @18:111
  INBUF MisoAdcA_ibuf (
	.Y(MisoAdcA_c),
	.PAD(MisoAdcA)
);
// @18:112
  INBUF MisoAdcB_ibuf (
	.Y(MisoAdcB_c),
	.PAD(MisoAdcB)
);
// @18:113
  INBUF MisoAdcC_ibuf (
	.Y(MisoAdcC_c),
	.PAD(MisoAdcC)
);
// @18:114
  INBUF MisoAdcD_ibuf (
	.Y(MisoAdcD_c),
	.PAD(MisoAdcD)
);
// @18:115
  INBUF MisoMonAdc0_ibuf (
	.Y(MisoMonAdc0_c),
	.PAD(MisoMonAdc0)
);
// @18:116
  INBUF MisoMonAdc1_ibuf (
	.Y(MisoMonAdc1_c),
	.PAD(MisoMonAdc1)
);
// @18:117
  INBUF PPS_ibuf (
	.Y(PPS_c),
	.PAD(PPS)
);
// @18:118
  INBUF PowerCycd_ibuf (
	.Y(PowerCycd_c),
	.PAD(PowerCycd)
);
// @18:119
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @18:120
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @18:121
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @18:122
  INBUF Rx3_ibuf (
	.Y(Rx3_c),
	.PAD(Rx3)
);
// @18:123
  INBUF TxdLab_ibuf (
	.Y(TxdLab_c),
	.PAD(TxdLab)
);
// @18:125
  INBUF nDrdyAdcA_ibuf (
	.Y(nDrdyAdcA_c),
	.PAD(nDrdyAdcA)
);
// @18:126
  INBUF nDrdyAdcB_ibuf (
	.Y(nDrdyAdcB_c),
	.PAD(nDrdyAdcB)
);
// @18:127
  INBUF nDrdyAdcC_ibuf (
	.Y(nDrdyAdcC_c),
	.PAD(nDrdyAdcC)
);
// @18:128
  INBUF nDrdyAdcD_ibuf (
	.Y(nDrdyAdcD_c),
	.PAD(nDrdyAdcD)
);
// @18:129
  INBUF nDrdyMonAdc0_ibuf (
	.Y(nDrdyMonAdc0_c),
	.PAD(nDrdyMonAdc0)
);
// @18:130
  INBUF nDrdyMonAdc1_ibuf (
	.Y(nDrdyMonAdc1_c),
	.PAD(nDrdyMonAdc1)
);
// @18:131
  INBUF nHVFaultA_ibuf (
	.Y(nHVFaultA_c),
	.PAD(nHVFaultA)
);
// @18:132
  INBUF nHVFaultB_ibuf (
	.Y(nHVFaultB_c),
	.PAD(nHVFaultB)
);
// @18:133
  INBUF nHVFaultC_ibuf (
	.Y(nHVFaultC_c),
	.PAD(nHVFaultC)
);
// @18:134
  INBUF nHVFaultD_ibuf (
	.Y(nHVFaultD_c),
	.PAD(nHVFaultD)
);
// @18:174
  INBUF MisoExt_ibuf (
	.Y(MisoExt_c),
	.PAD(MisoExt)
);
// @18:190
  OUTBUF nCsExt_obuf (
	.PAD(nCsExt),
	.D(nCsExt_c)
);
// @18:138
  OUTBUF ChopAdc_obuf (
	.PAD(ChopAdc),
	.D(GND)
);
// @18:139
  OUTBUF ChopRef_obuf (
	.PAD(ChopRef),
	.D(GND)
);
// @18:140
  OUTBUF CtsUsb_obuf (
	.PAD(CtsUsb),
	.D(VCC)
);
// @18:141
  OUTBUF GlobalFaultInhibit_obuf (
	.PAD(GlobalFaultInhibit),
	.D(GlobalFaultInhibit_c)
);
// @18:142
  OUTBUF HVDis2_obuf (
	.PAD(HVDis2),
	.D(HVDis2_c)
);
// @18:143
  OUTBUF INIT_DONE_obuf (
	.PAD(INIT_DONE),
	.D(INIT_DONE_c)
);
// @18:144
  OUTBUF MosiMonAdcs_obuf (
	.PAD(MosiMonAdcs),
	.D(MosiMonAdcs_c)
);
// @18:145
  OUTBUF MosiXO_obuf (
	.PAD(MosiXO),
	.D(MosiXO_c)
);
// @18:146
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:147
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:148
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:149
  OUTBUF Oe3_obuf (
	.PAD(Oe3),
	.D(Oe3_c)
);
// @18:150
  OUTBUF PowerEnMax_obuf (
	.PAD(PowerEnMax),
	.D(PowerEnMax_c)
);
// @18:151
  OUTBUF PowerEnTi_obuf (
	.PAD(PowerEnTi),
	.D(PowerEnMax_c_i)
);
// @18:152
  OUTBUF PowerSync_obuf (
	.PAD(PowerSync),
	.D(VCC)
);
// @18:153
  OUTBUF PowernEn_obuf (
	.PAD(PowernEn),
	.D(PowernEn_c)
);
// @18:154
  OUTBUF PowernEnHV_obuf (
	.PAD(PowernEnHV),
	.D(PowernEnHV_c)
);
// @18:155
  OUTBUF RxdLab_obuf (
	.PAD(RxdLab),
	.D(RxdLab_c)
);
// @18:156
  OUTBUF SckAdcs_obuf (
	.PAD(SckAdcs),
	.D(SckAdcs_c)
);
// @18:157
  OUTBUF SckMonAdcs_obuf (
	.PAD(SckMonAdcs),
	.D(SckMonAdcs_c)
);
// @18:158
  OUTBUF SckXO_obuf (
	.PAD(SckXO),
	.D(SckXO_c)
);
// @18:159
  OUTBUF TrigAdcs_obuf (
	.PAD(TrigAdcs),
	.D(TrigAdcs_c)
);
// @18:160
  TRIBUFF TrigMonAdcs_obuft (
	.PAD(TrigMonAdcs),
	.D(GND),
	.E(GND)
);
// @18:161
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @18:162
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @18:163
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @18:164
  OUTBUF Tx3_obuf (
	.PAD(Tx3),
	.D(Tx3_c)
);
// @18:165
  OUTBUF nCsAdcs_obuf (
	.PAD(nCsAdcs),
	.D(Main_0_ltc2378_SpiRst)
);
// @18:166
  OUTBUF nCsMonAdcs_obuf (
	.PAD(nCsMonAdcs),
	.D(Main_0_MonitorAdcSpiFrameEnable_i)
);
// @18:167
  OUTBUF nCsXO_obuf (
	.PAD(nCsXO),
	.D(Main_0_ClkDac_i_SpiRst)
);
// @18:168
  OUTBUF nFaultsClr_obuf (
	.PAD(nFaultsClr),
	.D(nFaultsClr_c)
);
// @18:169
  OUTBUF nHVEn1_obuf (
	.PAD(nHVEn1),
	.D(nHVEn1_c)
);
// @18:170
  OUTBUF nPowerCycClr_obuf (
	.PAD(nPowerCycClr),
	.D(nPowerCycClr_c)
);
// @18:175
  TRIBUFF MosiDacAMax_obuft (
	.PAD(MosiDacAMax),
	.D(MosiDacA_i),
	.E(PowerEnMax_c)
);
// @18:176
  TRIBUFF MosiDacATi_obuft (
	.PAD(MosiDacATi),
	.D(MosiDacA_i),
	.E(PowerEnMax_c_i)
);
// @18:177
  TRIBUFF MosiDacBMax_obuft (
	.PAD(MosiDacBMax),
	.D(MosiDacB_i),
	.E(PowerEnMax_c)
);
// @18:178
  TRIBUFF MosiDacBTi_obuft (
	.PAD(MosiDacBTi),
	.D(MosiDacB_i),
	.E(PowerEnMax_c_i)
);
// @18:179
  TRIBUFF MosiDacCMax_obuft (
	.PAD(MosiDacCMax),
	.D(MosiDacC_i),
	.E(PowerEnMax_c)
);
// @18:180
  TRIBUFF MosiDacCTi_obuft (
	.PAD(MosiDacCTi),
	.D(MosiDacC_i),
	.E(PowerEnMax_c_i)
);
// @18:181
  TRIBUFF MosiDacDMax_obuft (
	.PAD(MosiDacDMax),
	.D(MosiDacD_i),
	.E(PowerEnMax_c)
);
// @18:182
  TRIBUFF MosiDacDTi_obuft (
	.PAD(MosiDacDTi),
	.D(MosiDacD_i),
	.E(PowerEnMax_c_i)
);
// @18:183
  OUTBUF MosiExt_obuf (
	.PAD(MosiExt),
	.D(MosiExt_c)
);
// @18:184
  TRIBUFF SckDacsMax_obuft (
	.PAD(SckDacsMax),
	.D(SckDacs_i),
	.E(PowerEnMax_c)
);
// @18:185
  TRIBUFF SckDacsTi_obuft (
	.PAD(SckDacsTi),
	.D(SckDacs_i),
	.E(PowerEnMax_c_i)
);
// @18:186
  OUTBUF SckExt_obuf (
	.PAD(SckExt),
	.D(SckExt_c)
);
// @18:187
  OUTBUF Ux1SelJmp_obuf (
	.PAD(Ux1SelJmp),
	.D(RxdLab_c_i)
);
// @18:188
  TRIBUFF nCsDacsMax_obuft (
	.PAD(nCsDacsMax),
	.D(Main_0_FSMDacs_i_SpiRst),
	.E(PowerEnMax_c)
);
// @18:189
  TRIBUFF nCsDacsTi_obuft (
	.PAD(nCsDacsTi),
	.D(Main_0_FSMDacs_i_SpiRst),
	.E(PowerEnMax_c_i)
);
// @18:191
  TRIBUFF nLDacsMax_obuft (
	.PAD(nLDacsMax),
	.D(nLDacs_i),
	.E(PowerEnMax_c)
);
// @18:409
  FCCC_C0 FCCC_C0_0 (
	.XO1(XO1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:419
  FineSteeringMirror_sb FineSteeringMirror_sb_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.INIT_DONE_c(INIT_DONE_c),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.DEVRST_N(DEVRST_N)
);
// @18:443
  Main Main_0 (
	.Main_0_RamBusDataOut_m(Main_0_RamBusDataOut_m[31:0]),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[9:0]),
	.MisoExt_c(MisoExt_c),
	.SpiRst_1(Main_0_ClkDac_i_SpiRst),
	.SckXO_c(SckXO_c),
	.MosiXO_c(MosiXO_c),
	.PPS_c(PPS_c),
	.RxdLab_c_i(RxdLab_c_i),
	.RxdLab_c(RxdLab_c),
	.TxdLab_c(TxdLab_c),
	.Tx3_c(Tx3_c),
	.Rx3_c(Rx3_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Main_0_RamBusAck_i_m_i(Main_0_RamBusAck_i_m_i),
	.SckMonAdcs_c(SckMonAdcs_c),
	.MosiMonAdcs_c(MosiMonAdcs_c),
	.MisoMonAdc1_c(MisoMonAdc1_c),
	.nDrdyMonAdc1_c(nDrdyMonAdc1_c),
	.MisoMonAdc0_c(MisoMonAdc0_c),
	.nDrdyMonAdc0_c(nDrdyMonAdc0_c),
	.SpiRst_0(Main_0_ltc2378_SpiRst),
	.TrigAdcs_c(TrigAdcs_c),
	.SckAdcs_c(SckAdcs_c),
	.MisoAdcD_c(MisoAdcD_c),
	.MisoAdcC_c(MisoAdcC_c),
	.MisoAdcB_c(MisoAdcB_c),
	.MisoAdcA_c(MisoAdcA_c),
	.nDrdyAdcD_c(nDrdyAdcD_c),
	.nDrdyAdcC_c(nDrdyAdcC_c),
	.nDrdyAdcB_c(nDrdyAdcB_c),
	.nDrdyAdcA_c(nDrdyAdcA_c),
	.nLDacs_i(nLDacs_i),
	.SckDacs_i(SckDacs_i),
	.MosiDacA_i(MosiDacA_i),
	.MosiDacB_i(MosiDacB_i),
	.MosiDacC_i(MosiDacC_i),
	.MosiDacD_i(MosiDacD_i),
	.PowerEnMax_c(PowerEnMax_c),
	.PowerEnMax_c_i(PowerEnMax_c_i),
	.MonitorAdcSpiFrameEnable_i(Main_0_MonitorAdcSpiFrameEnable_i),
	.nPowerCycClr_c(nPowerCycClr_c),
	.HVDis2_c(HVDis2_c),
	.PowernEnHV_c(PowernEnHV_c),
	.PowernEn_c(PowernEn_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.Oe3_c(Oe3_c),
	.nFaultsClr_c(nFaultsClr_c),
	.nHVEn1_c(nHVEn1_c),
	.GlobalFaultInhibit_c(GlobalFaultInhibit_c),
	.FaultNegV_c(FaultNegV_c),
	.Fault1V_c(Fault1V_c),
	.Fault3VA_c(Fault3VA_c),
	.Fault3VD_c(Fault3VD_c),
	.Fault5V_c(Fault5V_c),
	.FaultHV_c(FaultHV_c),
	.nHVFaultA_c(nHVFaultA_c),
	.nHVFaultB_c(nHVFaultB_c),
	.nHVFaultC_c(nHVFaultC_c),
	.nHVFaultD_c(nHVFaultD_c),
	.Fault2VA_c(Fault2VA_c),
	.PowerCycd_c(PowerCycd_c),
	.Fault2VD_c(Fault2VD_c),
	.SpiRst(Main_0_FSMDacs_i_SpiRst),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PWRITES),
	.FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0(FineSteeringMirror_sb_0_AMBA_SLAVE_0_PSELS0),
	.nCsExt_c(nCsExt_c),
	.MosiExt_c(MosiExt_c),
	.SckExt_c(SckExt_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FineSteeringMirror */

