{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668609099183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668609099189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:31:38 2022 " "Processing started: Wed Nov 16 16:31:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668609099189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609099189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FM -c FM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609099189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668609100913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668609100913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Adapter-rtl " "Found design unit 1: ADC_Adapter-rtl" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115360 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Adapter " "Found entity 1: ADC_Adapter" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hpf_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hpf_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HPF_FIR_2-rtl " "Found design unit 1: HPF_FIR_2-rtl" {  } { { "Filters/HPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115363 ""} { "Info" "ISGN_ENTITY_NAME" "1 HPF_FIR_2 " "Found entity 1: HPF_FIR_2" {  } { { "Filters/HPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/fifo_decimation_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_4/synthesis/fifo_decimation_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_4-rtl " "Found design unit 1: fifo_decimation_4-rtl" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115367 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_4 " "Found entity 1: fifo_decimation_4" {  } { { "fifo_decimation_4/synthesis/fifo_decimation_4.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_4_fifo_decimation_4_dual_clock_fifo " "Found entity 1: fifo_decimation_4_fifo_decimation_4_dual_clock_fifo" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115382 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls " "Found entity 2: fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115382 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_4_fifo_decimation_4 " "Found entity 3: fifo_decimation_4_fifo_decimation_4" {  } { { "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decimation-rtl " "Found design unit 1: Decimation-rtl" {  } { { "Decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "Decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_fir_2_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_fir_2_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2_Update-rtl " "Found design unit 1: LPF_FIR_2_Update-rtl" {  } { { "Filters/LPF_FIR_2_Update.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115388 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2_Update " "Found entity 1: LPF_FIR_2_Update" {  } { { "Filters/LPF_FIR_2_Update.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avg_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avg_inc-bhv " "Found design unit 1: avg_inc-bhv" {  } { { "avg_inc.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115392 ""} { "Info" "ISGN_ENTITY_NAME" "1 avg_inc " "Found entity 1: avg_inc" {  } { { "avg_inc.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow_selector-rtl " "Found design unit 1: pow_selector-rtl" {  } { { "pow_selector.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115396 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow_selector " "Found entity 1: pow_selector" {  } { { "pow_selector.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/fm_fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/fm_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_FFT-rtl " "Found design unit 1: FM_FFT-rtl" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115400 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_FFT " "Found entity 1: FM_FFT" {  } { { "FM_FFT/synthesis/FM_FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FM_FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FM_FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fm_fft) " "Found design unit 1: auk_dspip_text_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fm_fft) " "Found design unit 1: auk_dspip_math_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fm_fft) " "Found design unit 1: auk_dspip_lib_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115710 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115805 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115807 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115901 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609115994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609115994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116099 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fm_fft) " "Found design unit 1: hyper_opt_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116316 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116416 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fm_fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116637 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fm_fft) " "Found design unit 1: auk_fft_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FM_FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FM_FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609116954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609116954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fm_fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fm_fft)" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117197 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117323 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117430 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117544 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117646 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117774 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117905 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117998 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609117998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609117998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118254 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118376 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118538 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118659 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118774 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118879 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118978 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609118978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609118978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119067 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119217 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119297 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119388 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119513 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119619 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_fft/synthesis/submodules/fm_fft_fm_fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/fm_fft_fm_fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_FFT_FM_FFT " "Found entity 1: FM_FFT_FM_FFT" {  } { { "FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file window_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 window_mult-multiplication " "Found design unit 1: window_mult-multiplication" {  } { { "window_mult.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119623 ""} { "Info" "ISGN_ENTITY_NAME" "1 window_mult " "Found entity 1: window_mult" {  } { { "window_mult.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf_fir_2_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2_CLK-bhv " "Found design unit 1: LPF_FIR_2_CLK-bhv" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119625 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2_CLK " "Found entity 1: LPF_FIR_2_CLK" {  } { { "LPF_FIR_2_CLK.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_fir_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_FIR_2-rtl " "Found design unit 1: LPF_FIR_2-rtl" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119628 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_FIR_2 " "Found entity 1: LPF_FIR_2" {  } { { "Filters/LPF_FIR_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/testcic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/testcic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTCIC2-rtl " "Found design unit 1: TESTCIC2-rtl" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119632 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTCIC2 " "Found entity 1: TESTCIC2" {  } { { "Filters/TESTCIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/test_1_cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_1_CIC2-rtl " "Found design unit 1: TEST_1_CIC2-rtl" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119636 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_1_CIC2 " "Found entity 1: TEST_1_CIC2" {  } { { "Filters/TEST_1_CIC2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integral-bhv " "Found design unit 1: Integral-bhv" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119639 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integral " "Found entity 1: Integral" {  } { { "Integral.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC1-rtl " "Found design unit 1: CIC1-rtl" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119644 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC1 " "Found entity 1: CIC1" {  } { { "Filters/CIC1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lpf_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF_V2-rtl " "Found design unit 1: LPF_V2-rtl" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119648 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF_V2 " "Found entity 1: LPF_V2" {  } { { "Filters/LPF_V2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO2-rtl " "Found design unit 1: CIC_FIFO2-rtl" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119652 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO2 " "Found entity 1: CIC_FIFO2" {  } { { "Filters/CIC_FIFO2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_FIFO-rtl " "Found design unit 1: CIC_FIFO-rtl" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119655 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_FIFO " "Found entity 1: CIC_FIFO" {  } { { "Filters/CIC_FIFO.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Check-bhv " "Found design unit 1: Freq_Check-bhv" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Check " "Found entity 1: Freq_Check" {  } { { "Freq_Check.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reverse_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_bit-indexmaker " "Found design unit 1: reverse_bit-indexmaker" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119660 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_bit " "Found entity 1: reverse_bit" {  } { { "reverse_bit.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pow-pow_mul " "Found design unit 1: pow-pow_mul" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119662 ""} { "Info" "ISGN_ENTITY_NAME" "1 pow " "Found entity 1: pow" {  } { { "pow.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-rtl " "Found design unit 1: FFT-rtl" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119667 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FFT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FFT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119800 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119895 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119900 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119978 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609119978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609119978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120156 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120319 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120406 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120617 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120700 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609120926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609120926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121149 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121240 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121325 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121419 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121521 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121641 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121753 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121844 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609121844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609121844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122110 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122230 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122348 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122453 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122581 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122670 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122772 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122862 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609122862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609122862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123006 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123088 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123182 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123318 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123427 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_FFT_Comp " "Found entity 1: FFT_FFT_Comp" {  } { { "FFT/synthesis/submodules/FFT_FFT_Comp.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_clk-bhv " "Found design unit 1: FFT_clk-bhv" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123433 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_clk " "Found entity 1: FFT_clk" {  } { { "FFT_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_Adapter-fft_time " "Found design unit 1: FFT_Adapter-fft_time" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123435 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_Adapter " "Found entity 1: FFT_Adapter" {  } { { "FFT_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iq_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IQ_Filter-rtl " "Found design unit 1: IQ_Filter-rtl" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123438 ""} { "Info" "ISGN_ENTITY_NAME" "1 IQ_Filter " "Found entity 1: IQ_Filter" {  } { { "Filters/IQ_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/cic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/cic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC2-rtl " "Found design unit 1: CIC2-rtl" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123443 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC2 " "Found entity 1: CIC2" {  } { { "Filters/cic2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_clk-bhv " "Found design unit 1: cic_clk-bhv" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123445 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_clk " "Found entity 1: cic_clk" {  } { { "cic_clk.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/fifo_decimation_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_3-rtl " "Found design unit 1: fifo_decimation_3-rtl" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123448 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3 " "Found entity 1: fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/fifo_decimation_3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_3_fifo_decimation_3_dual_clock_fifo " "Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123460 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls " "Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123460 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_3_fifo_decimation_3 " "Found entity 3: fifo_decimation_3_fifo_decimation_3" {  } { { "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp2-rtl " "Found design unit 1: Hciccomp2-rtl" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp2 " "Found entity 1: Hciccomp2" {  } { { "Filters/Hciccomp2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/hciccomp_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hciccomp_v1-rtl " "Found design unit 1: Hciccomp_v1-rtl" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hciccomp_v1 " "Found entity 1: Hciccomp_v1" {  } { { "Filters/Hciccomp_v1.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider_10-bhv " "Found design unit 1: Clock_Divider_10-bhv" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_10 " "Found entity 1: Clock_Divider_10" {  } { { "Clock_Divider_10.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_TEST-rtl " "Found design unit 1: NCO_TEST-rtl" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123478 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST " "Found entity 1: NCO_TEST" {  } { { "NCO_TEST/synthesis/NCO_TEST.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609123972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609123972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_TEST/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_TEST/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_TEST_nco_iq " "Found entity 1: NCO_TEST_nco_iq" {  } { { "NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_adder-rtl " "Found design unit 1: data_adder-rtl" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124315 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_adder " "Found entity 1: data_adder" {  } { { "data_adder.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/nco_150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_150-rtl " "Found design unit 1: NCO_150-rtl" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124318 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_150 " "Found entity 1: NCO_150" {  } { { "NCO_150/synthesis/NCO_150.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_150/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_150/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_150/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_150/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_150/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_150/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_150/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609124942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609124942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_150/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_150/synthesis/submodules/nco_150_nco_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_150_NCO_150 " "Found entity 1: NCO_150_NCO_150" {  } { { "NCO_150/synthesis/submodules/NCO_150_NCO_150.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_v2-Converter " "Found design unit 1: Phase_Frequency_v2-Converter" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_v2 " "Found entity 1: Phase_Frequency_v2" {  } { { "Phase_Frequency_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/data_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/data_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Filter-rtl " "Found design unit 1: Data_Filter-rtl" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Filter " "Found entity 1: Data_Filter" {  } { { "Filters/Data_Filter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/fifo_decimation_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation_2-rtl " "Found design unit 1: fifo_decimation_2-rtl" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125040 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2 " "Found entity 1: fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/fifo_decimation_2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_2_fifo_decimation_2_dual_clock_fifo " "Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125052 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls " "Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125052 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_2_fifo_decimation_2 " "Found entity 3: fifo_decimation_2_fifo_decimation_2" {  } { { "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v3-rtl " "Found design unit 1: cordic_v3-rtl" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125057 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v3 " "Found entity 1: cordic_v3" {  } { { "cordic_v3.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/fifo_decimation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_decimation-rtl " "Found design unit 1: fifo_decimation-rtl" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125061 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation " "Found entity 1: fifo_decimation" {  } { { "fifo_decimation/synthesis/fifo_decimation.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v 3 3 " "Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_decimation_fifo_decimation_dual_clock_fifo " "Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125073 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_decimation_fifo_decimation_dcfifo_with_controls " "Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125073 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_decimation_fifo_decimation " "Found entity 3: fifo_decimation_fifo_decimation" {  } { { "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125075 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/synthesis/PLL.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_pll_0 " "Found entity 1: PLL_pll_0" {  } { { "PLL/synthesis/submodules/PLL_pll_0.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpassfilter_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowPassFilter_FIR-rtl " "Found design unit 1: LowPassFilter_FIR-rtl" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125084 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter_FIR " "Found entity 1: LowPassFilter_FIR" {  } { { "Filters/LowPassFilter_FIR.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/nco_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_IQ-rtl " "Found design unit 1: NCO_IQ-rtl" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125087 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ " "Found entity 1: NCO_IQ" {  } { { "NCO_IQ/synthesis/NCO_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_IQ/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_IQ/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_iq/synthesis/submodules/nco_iq_nco_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_IQ_nco_iq " "Found entity 1: NCO_IQ_nco_iq" {  } { { "NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/nco_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_Data-rtl " "Found design unit 1: NCO_Data-rtl" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125820 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data " "Found entity 1: NCO_Data" {  } { { "NCO_Data/synthesis/NCO_Data.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_Data/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_Data/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609125994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609125994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_Data/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_Data/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_Data/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_Data/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_data/synthesis/submodules/nco_data_nco_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_Data_NCO_Data " "Found entity 1: NCO_Data_NCO_Data" {  } { { "NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/nco_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO_FM-rtl " "Found design unit 1: NCO_FM-rtl" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126515 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM " "Found entity 1: NCO_FM" {  } { { "NCO_FM/synthesis/NCO_FM.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NCO_FM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_fxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_aprid_dxx " "Found entity 1: asj_nco_aprid_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO_FM/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO_FM/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609126982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609126982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO_FM/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO_FM/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO_FM/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_fm/synthesis/submodules/nco_fm_nco_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_FM_NCO_FM " "Found entity 1: NCO_FM_NCO_FM" {  } { { "NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_BDF " "Found entity 1: Project_BDF" {  } { { "Project_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Project_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_data_ adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FM_Data_Adapter-Data " "Found design unit 1: FM_Data_Adapter-Data" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127337 ""} { "Info" "ISGN_ENTITY_NAME" "1 FM_Data_Adapter " "Found entity 1: FM_Data_Adapter" {  } { { "FM_Data_ Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mul_fm_iq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mul_FM_IQ-Mul " "Found design unit 1: Mul_FM_IQ-Mul" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mul_FM_IQ " "Found entity 1: Mul_FM_IQ" {  } { { "output_files/Mul_FM_IQ.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic-calc " "Found design unit 1: cordic-calc" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127342 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_mega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_mega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_mega-sec " "Found design unit 1: one_mega-sec" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127344 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_mega " "Found entity 1: one_mega" {  } { { "one_mega.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_v2-calc " "Found design unit 1: cordic_v2-calc" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127348 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_v2 " "Found entity 1: cordic_v2" {  } { { "cordic_v2.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_frequency_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_Frequency_Converter-Converter " "Found design unit 1: Phase_Frequency_Converter-Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127350 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_Frequency_Converter " "Found entity 1: Phase_Frequency_Converter" {  } { { "Phase_Frequency_Converter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_arctan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_arctan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_ARCTAN-rtl " "Found design unit 1: f_ARCTAN-rtl" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127352 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_ARCTAN " "Found entity 1: f_ARCTAN" {  } { { "f_ARCTAN.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elia yfrach/desktop/fft_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_BDF " "Found entity 1: FFT_BDF" {  } { { "../../FFT_BDF.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/FFT_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdf_adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bdf_adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BDF_ADC " "Found entity 1: BDF_ADC" {  } { { "BDF_ADC.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/BDF_ADC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adc_test " "Found entity 1: adc_test" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609127361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609127361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_test " "Elaborating entity \"adc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668609127754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Adapter ADC_Adapter:inst " "Elaborating entity \"ADC_Adapter\" for hierarchy \"ADC_Adapter:inst\"" {  } { { "adc_test.bdf" "inst" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 280 496 736 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668609127778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADA_OR ADC_Adapter.vhd(15) " "VHDL Signal Declaration warning at ADC_Adapter.vhd(15): used implicit default value for signal \"ADA_OR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668609127784 "|adc_test|ADC_Adapter:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DA ADC_Adapter.vhd(18) " "VHDL Signal Declaration warning at ADC_Adapter.vhd(18): used implicit default value for signal \"DA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668609127784 "|adc_test|ADC_Adapter:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a2da_data ADC_Adapter.vhd(26) " "Verilog HDL or VHDL warning at ADC_Adapter.vhd(26): object \"a2da_data\" assigned a value but never read" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668609127785 "|adc_test|ADC_Adapter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ADC_Adapter.vhd(33) " "VHDL Process Statement warning at ADC_Adapter.vhd(33): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668609127785 "|adc_test|ADC_Adapter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ADC_Adapter.vhd(34) " "VHDL Process Statement warning at ADC_Adapter.vhd(34): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668609127786 "|adc_test|ADC_Adapter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADA_DCO ADC_Adapter.vhd(42) " "VHDL Process Statement warning at ADC_Adapter.vhd(42): signal \"ADA_DCO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_Adapter.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668609127786 "|adc_test|ADC_Adapter:inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi84 " "Found entity 1: altsyncram_qi84" {  } { { "db/altsyncram_qi84.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qi84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609129668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609129668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609129885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609129885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609129989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609129989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ai " "Found entity 1: cntr_7ai" {  } { { "db/cntr_7ai.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_7ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609130615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609130615 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668609131314 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668609131651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.16.16:32:17 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl " "2022.11.16.16:32:17 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609137926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609145784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609145948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609151565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609151823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609152089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609152390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609152397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609152398 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668609153129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf2e8f864/alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668609153780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609153780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 208 792 968 224 "ADA_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668609156531 "|adc_test|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OR GND " "Pin \"ADA_OR\" is stuck at GND" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 224 800 976 240 "ADA_OR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668609156531 "|adc_test|ADA_OR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 240 808 984 256 "ADA_SPI_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668609156531 "|adc_test|ADA_SPI_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668609156531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157765 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FM_FFT 19 " "Ignored 19 assignments for entity \"FM_FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FM_FFT_FM_FFT 33 " "Ignored 33 assignments for entity \"FM_FFT_FM_FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_150 19 " "Ignored 19 assignments for entity \"NCO_150\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_150_NCO_150 32 " "Ignored 32 assignments for entity \"NCO_150_NCO_150\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_Data 19 " "Ignored 19 assignments for entity \"NCO_Data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_Data_NCO_Data 32 " "Ignored 32 assignments for entity \"NCO_Data_NCO_Data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_FM 19 " "Ignored 19 assignments for entity \"NCO_FM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_FM_NCO_FM 34 " "Ignored 34 assignments for entity \"NCO_FM_NCO_FM\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_IQ 19 " "Ignored 19 assignments for entity \"NCO_IQ\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_IQ_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_IQ_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 19 " "Ignored 19 assignments for entity \"PLL\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_pll_0 317 " "Ignored 317 assignments for entity \"PLL_pll_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 385 " "Ignored 385 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation 22 " "Ignored 22 assignments for entity \"fifo_decimation\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_2 22 " "Ignored 22 assignments for entity \"fifo_decimation_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_2_fifo_decimation_2 26 " "Ignored 26 assignments for entity \"fifo_decimation_2_fifo_decimation_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_3 22 " "Ignored 22 assignments for entity \"fifo_decimation_3\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_3_fifo_decimation_3 26 " "Ignored 26 assignments for entity \"fifo_decimation_3_fifo_decimation_3\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_4 22 " "Ignored 22 assignments for entity \"fifo_decimation_4\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_4_fifo_decimation_4 26 " "Ignored 26 assignments for entity \"fifo_decimation_4_fifo_decimation_4\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fifo_decimation_fifo_decimation 26 " "Ignored 26 assignments for entity \"fifo_decimation_fifo_decimation\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668609157767 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 89 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1668609160819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668609160850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668609160850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 304 256 424 320 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668609161058 "|adc_test|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_DCO " "No output dependent on input pin \"ADA_DCO\"" {  } { { "adc_test.bdf" "" { Schematic "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf" { { 368 216 384 384 "ADA_DCO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668609161058 "|adc_test|ADA_DCO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668609161058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668609161062 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668609161062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "936 " "Implemented 936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668609161062 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668609161062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668609161062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668609161106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:32:41 2022 " "Processing ended: Wed Nov 16 16:32:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668609161106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668609161106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668609161106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668609161106 ""}
