// Seed: 3532985113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wor id_9;
  inout wire id_8;
  inout tri0 id_7;
  input wire id_6;
  output wire id_5;
  output tri id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1 && -1 && id_11;
  assign id_9 = 1;
  assign id_7 = 1'b0;
endmodule
module module_1 #(
    parameter id_17 = 32'd91,
    parameter id_18 = 32'd75,
    parameter id_3  = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18
);
  inout wire _id_18;
  input wire _id_17;
  xnor primCall (id_8, id_16, id_7, id_21, id_23, id_19, id_22, id_20, id_15, id_25, id_24);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output reg id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_7 < id_16) begin : LABEL_0
    id_5 = -1;
  end
  wire id_19;
  logic id_20;
  wire id_21;
  wire [id_18  ==  (  id_17  ) : -1] id_22;
  wire id_23;
  logic [-1 : id_3] id_24, id_25;
  module_0 modCall_1 (
      id_22,
      id_11,
      id_22,
      id_21,
      id_9,
      id_21,
      id_24,
      id_25,
      id_20,
      id_21,
      id_19,
      id_16
  );
  wire id_26 = id_19, id_27;
endmodule
