
lcd_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003234  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e50  08003340  08003340  00013340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005190  08005190  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08005190  08005190  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005190  08005190  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005190  08005190  00015190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005194  08005194  00015194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08005198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  20000068  080051fc  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  080051fc  0002063c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2d7  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e73  00000000  00000000  0002a364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0002c1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016482  00000000  00000000  0002cda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000bd1d  00000000  00000000  00043222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008641f  00000000  00000000  0004ef3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000d535e  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000ae0  00000000  00000000  000d53b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f0c  00000000  00000000  000d5e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003328 	.word	0x08003328

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003328 	.word	0x08003328

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f001 ff98 	bl	8002084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f81c 	bl	8000190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8e2 	bl	8000320 <MX_GPIO_Init>
  MX_DMA_Init();
 800015c:	f000 f8ba 	bl	80002d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000160:	f000 f88e 	bl	8000280 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000164:	f000 f856 	bl	8000214 <MX_SPI2_Init>

  BSP_LCD_Init();
 8000168:	f000 ff4c 	bl	8001004 <BSP_LCD_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_SetBackColor(0x55AA);
 800016c:	f245 50aa 	movw	r0, #21930	; 0x55aa
 8000170:	f000 ff80 	bl	8001074 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8000174:	4804      	ldr	r0, [pc, #16]	; (8000188 <main+0x3c>)
 8000176:	f000 ff8d 	bl	8001094 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 0, "Hello LCD!", CENTER_MODE);
 800017a:	2301      	movs	r3, #1
 800017c:	4a03      	ldr	r2, [pc, #12]	; (800018c <main+0x40>)
 800017e:	2100      	movs	r1, #0
 8000180:	2000      	movs	r0, #0
 8000182:	f000 ffbf 	bl	8001104 <BSP_LCD_DisplayStringAt>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000186:	e7fe      	b.n	8000186 <main+0x3a>
 8000188:	20000000 	.word	0x20000000
 800018c:	08003340 	.word	0x08003340

08000190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b090      	sub	sp, #64	; 0x40
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0318 	add.w	r3, r7, #24
 800019a:	2228      	movs	r2, #40	; 0x28
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f003 f8ba 	bl	8003318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001b2:	2302      	movs	r3, #2
 80001b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001b6:	2301      	movs	r3, #1
 80001b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ba:	2310      	movs	r3, #16
 80001bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001be:	2302      	movs	r3, #2
 80001c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001c2:	2300      	movs	r3, #0
 80001c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001c6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001cc:	f107 0318 	add.w	r3, r7, #24
 80001d0:	4618      	mov	r0, r3
 80001d2:	f002 fb03 	bl	80027dc <HAL_RCC_OscConfig>
 80001d6:	4603      	mov	r3, r0
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d001      	beq.n	80001e0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001dc:	f000 f926 	bl	800042c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001e0:	230f      	movs	r3, #15
 80001e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001e4:	2302      	movs	r3, #2
 80001e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001e8:	2300      	movs	r3, #0
 80001ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001f2:	2300      	movs	r3, #0
 80001f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	2102      	movs	r1, #2
 80001fa:	4618      	mov	r0, r3
 80001fc:	f002 fd70 	bl	8002ce0 <HAL_RCC_ClockConfig>
 8000200:	4603      	mov	r3, r0
 8000202:	2b00      	cmp	r3, #0
 8000204:	d001      	beq.n	800020a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000206:	f000 f911 	bl	800042c <Error_Handler>
  }
}
 800020a:	bf00      	nop
 800020c:	3740      	adds	r7, #64	; 0x40
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
	...

08000214 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000218:	4b17      	ldr	r3, [pc, #92]	; (8000278 <MX_SPI2_Init+0x64>)
 800021a:	4a18      	ldr	r2, [pc, #96]	; (800027c <MX_SPI2_Init+0x68>)
 800021c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800021e:	4b16      	ldr	r3, [pc, #88]	; (8000278 <MX_SPI2_Init+0x64>)
 8000220:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000224:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000226:	4b14      	ldr	r3, [pc, #80]	; (8000278 <MX_SPI2_Init+0x64>)
 8000228:	2200      	movs	r2, #0
 800022a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800022c:	4b12      	ldr	r3, [pc, #72]	; (8000278 <MX_SPI2_Init+0x64>)
 800022e:	2200      	movs	r2, #0
 8000230:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <MX_SPI2_Init+0x64>)
 8000234:	2200      	movs	r2, #0
 8000236:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000238:	4b0f      	ldr	r3, [pc, #60]	; (8000278 <MX_SPI2_Init+0x64>)
 800023a:	2200      	movs	r2, #0
 800023c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800023e:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <MX_SPI2_Init+0x64>)
 8000240:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000244:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000246:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <MX_SPI2_Init+0x64>)
 8000248:	2200      	movs	r2, #0
 800024a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <MX_SPI2_Init+0x64>)
 800024e:	2200      	movs	r2, #0
 8000250:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000252:	4b09      	ldr	r3, [pc, #36]	; (8000278 <MX_SPI2_Init+0x64>)
 8000254:	2200      	movs	r2, #0
 8000256:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000258:	4b07      	ldr	r3, [pc, #28]	; (8000278 <MX_SPI2_Init+0x64>)
 800025a:	2200      	movs	r2, #0
 800025c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <MX_SPI2_Init+0x64>)
 8000260:	220a      	movs	r2, #10
 8000262:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000264:	4804      	ldr	r0, [pc, #16]	; (8000278 <MX_SPI2_Init+0x64>)
 8000266:	f002 fed3 	bl	8003010 <HAL_SPI_Init>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000270:	f000 f8dc 	bl	800042c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000084 	.word	0x20000084
 800027c:	40003800 	.word	0x40003800

08000280 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000284:	4b11      	ldr	r3, [pc, #68]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 8000286:	4a12      	ldr	r2, [pc, #72]	; (80002d0 <MX_USART2_UART_Init+0x50>)
 8000288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800028a:	4b10      	ldr	r3, [pc, #64]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 800028c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000292:	4b0e      	ldr	r3, [pc, #56]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 8000294:	2200      	movs	r2, #0
 8000296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000298:	4b0c      	ldr	r3, [pc, #48]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 800029a:	2200      	movs	r2, #0
 800029c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800029e:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002a4:	4b09      	ldr	r3, [pc, #36]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 80002a6:	220c      	movs	r2, #12
 80002a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002aa:	4b08      	ldr	r3, [pc, #32]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002b0:	4b06      	ldr	r3, [pc, #24]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002b6:	4805      	ldr	r0, [pc, #20]	; (80002cc <MX_USART2_UART_Init+0x4c>)
 80002b8:	f002 ff2e 	bl	8003118 <HAL_UART_Init>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002c2:	f000 f8b3 	bl	800042c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002c6:	bf00      	nop
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	20000164 	.word	0x20000164
 80002d0:	40004400 	.word	0x40004400

080002d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002da:	4b10      	ldr	r3, [pc, #64]	; (800031c <MX_DMA_Init+0x48>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	4a0f      	ldr	r2, [pc, #60]	; (800031c <MX_DMA_Init+0x48>)
 80002e0:	f043 0301 	orr.w	r3, r3, #1
 80002e4:	6153      	str	r3, [r2, #20]
 80002e6:	4b0d      	ldr	r3, [pc, #52]	; (800031c <MX_DMA_Init+0x48>)
 80002e8:	695b      	ldr	r3, [r3, #20]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	607b      	str	r3, [r7, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2100      	movs	r1, #0
 80002f6:	200e      	movs	r0, #14
 80002f8:	f002 f821 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80002fc:	200e      	movs	r0, #14
 80002fe:	f002 f83a 	bl	8002376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000302:	2200      	movs	r2, #0
 8000304:	2100      	movs	r1, #0
 8000306:	200f      	movs	r0, #15
 8000308:	f002 f819 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800030c:	200f      	movs	r0, #15
 800030e:	f002 f832 	bl	8002376 <HAL_NVIC_EnableIRQ>

}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40021000 	.word	0x40021000

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000326:	f107 0310 	add.w	r3, r7, #16
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000334:	4b38      	ldr	r3, [pc, #224]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a37      	ldr	r2, [pc, #220]	; (8000418 <MX_GPIO_Init+0xf8>)
 800033a:	f043 0310 	orr.w	r3, r3, #16
 800033e:	6193      	str	r3, [r2, #24]
 8000340:	4b35      	ldr	r3, [pc, #212]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f003 0310 	and.w	r3, r3, #16
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800034c:	4b32      	ldr	r3, [pc, #200]	; (8000418 <MX_GPIO_Init+0xf8>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a31      	ldr	r2, [pc, #196]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000352:	f043 0320 	orr.w	r3, r3, #32
 8000356:	6193      	str	r3, [r2, #24]
 8000358:	4b2f      	ldr	r3, [pc, #188]	; (8000418 <MX_GPIO_Init+0xf8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	f003 0320 	and.w	r3, r3, #32
 8000360:	60bb      	str	r3, [r7, #8]
 8000362:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000364:	4b2c      	ldr	r3, [pc, #176]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a2b      	ldr	r2, [pc, #172]	; (8000418 <MX_GPIO_Init+0xf8>)
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b29      	ldr	r3, [pc, #164]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f003 0304 	and.w	r3, r3, #4
 8000378:	607b      	str	r3, [r7, #4]
 800037a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800037c:	4b26      	ldr	r3, [pc, #152]	; (8000418 <MX_GPIO_Init+0xf8>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a25      	ldr	r2, [pc, #148]	; (8000418 <MX_GPIO_Init+0xf8>)
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b23      	ldr	r3, [pc, #140]	; (8000418 <MX_GPIO_Init+0xf8>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0308 	and.w	r3, r3, #8
 8000390:	603b      	str	r3, [r7, #0]
 8000392:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000394:	2200      	movs	r2, #0
 8000396:	2120      	movs	r1, #32
 8000398:	4820      	ldr	r0, [pc, #128]	; (800041c <MX_GPIO_Init+0xfc>)
 800039a:	f002 f9e5 	bl	8002768 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RESET_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80003a4:	481e      	ldr	r0, [pc, #120]	; (8000420 <MX_GPIO_Init+0x100>)
 80003a6:	f002 f9df 	bl	8002768 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80003b0:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <MX_GPIO_Init+0x104>)
 80003b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	2300      	movs	r3, #0
 80003b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003b8:	f107 0310 	add.w	r3, r7, #16
 80003bc:	4619      	mov	r1, r3
 80003be:	481a      	ldr	r0, [pc, #104]	; (8000428 <MX_GPIO_Init+0x108>)
 80003c0:	f002 f84e 	bl	8002460 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003c4:	2320      	movs	r3, #32
 80003c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003cc:	2300      	movs	r3, #0
 80003ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d0:	2302      	movs	r3, #2
 80003d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003d4:	f107 0310 	add.w	r3, r7, #16
 80003d8:	4619      	mov	r1, r3
 80003da:	4810      	ldr	r0, [pc, #64]	; (800041c <MX_GPIO_Init+0xfc>)
 80003dc:	f002 f840 	bl	8002460 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RESET_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_DC_Pin|LCD_CS_Pin;
 80003e0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80003e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e6:	2301      	movs	r3, #1
 80003e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	2300      	movs	r3, #0
 80003ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ee:	2302      	movs	r3, #2
 80003f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003f2:	f107 0310 	add.w	r3, r7, #16
 80003f6:	4619      	mov	r1, r3
 80003f8:	4809      	ldr	r0, [pc, #36]	; (8000420 <MX_GPIO_Init+0x100>)
 80003fa:	f002 f831 	bl	8002460 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003fe:	2200      	movs	r2, #0
 8000400:	2100      	movs	r1, #0
 8000402:	2028      	movs	r0, #40	; 0x28
 8000404:	f001 ff9b 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000408:	2028      	movs	r0, #40	; 0x28
 800040a:	f001 ffb4 	bl	8002376 <HAL_NVIC_EnableIRQ>

}
 800040e:	bf00      	nop
 8000410:	3720      	adds	r7, #32
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800
 8000420:	40010c00 	.word	0x40010c00
 8000424:	10110000 	.word	0x10110000
 8000428:	40011000 	.word	0x40011000

0800042c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000430:	b672      	cpsid	i
}
 8000432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000434:	e7fe      	b.n	8000434 <Error_Handler+0x8>
	...

08000438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800043e:	4b15      	ldr	r3, [pc, #84]	; (8000494 <HAL_MspInit+0x5c>)
 8000440:	699b      	ldr	r3, [r3, #24]
 8000442:	4a14      	ldr	r2, [pc, #80]	; (8000494 <HAL_MspInit+0x5c>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6193      	str	r3, [r2, #24]
 800044a:	4b12      	ldr	r3, [pc, #72]	; (8000494 <HAL_MspInit+0x5c>)
 800044c:	699b      	ldr	r3, [r3, #24]
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	60bb      	str	r3, [r7, #8]
 8000454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000456:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <HAL_MspInit+0x5c>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	4a0e      	ldr	r2, [pc, #56]	; (8000494 <HAL_MspInit+0x5c>)
 800045c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000460:	61d3      	str	r3, [r2, #28]
 8000462:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <HAL_MspInit+0x5c>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046e:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <HAL_MspInit+0x60>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800047a:	60fb      	str	r3, [r7, #12]
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <HAL_MspInit+0x60>)
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048a:	bf00      	nop
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	40021000 	.word	0x40021000
 8000498:	40010000 	.word	0x40010000

0800049c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b088      	sub	sp, #32
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
 80004ac:	605a      	str	r2, [r3, #4]
 80004ae:	609a      	str	r2, [r3, #8]
 80004b0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a43      	ldr	r2, [pc, #268]	; (80005c4 <HAL_SPI_MspInit+0x128>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d17f      	bne.n	80005bc <HAL_SPI_MspInit+0x120>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80004bc:	4b42      	ldr	r3, [pc, #264]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004be:	69db      	ldr	r3, [r3, #28]
 80004c0:	4a41      	ldr	r2, [pc, #260]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004c6:	61d3      	str	r3, [r2, #28]
 80004c8:	4b3f      	ldr	r3, [pc, #252]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004ca:	69db      	ldr	r3, [r3, #28]
 80004cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d4:	4b3c      	ldr	r3, [pc, #240]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a3b      	ldr	r2, [pc, #236]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004da:	f043 0308 	orr.w	r3, r3, #8
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b39      	ldr	r3, [pc, #228]	; (80005c8 <HAL_SPI_MspInit+0x12c>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0308 	and.w	r3, r3, #8
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 80004ec:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80004f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f2:	2302      	movs	r3, #2
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004f6:	2303      	movs	r3, #3
 80004f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fa:	f107 0310 	add.w	r3, r7, #16
 80004fe:	4619      	mov	r1, r3
 8000500:	4832      	ldr	r0, [pc, #200]	; (80005cc <HAL_SPI_MspInit+0x130>)
 8000502:	f001 ffad 	bl	8002460 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_MISO_Pin;
 8000506:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800050a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_MISO_GPIO_Port, &GPIO_InitStruct);
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	4619      	mov	r1, r3
 800051a:	482c      	ldr	r0, [pc, #176]	; (80005cc <HAL_SPI_MspInit+0x130>)
 800051c:	f001 ffa0 	bl	8002460 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000520:	4b2b      	ldr	r3, [pc, #172]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000522:	4a2c      	ldr	r2, [pc, #176]	; (80005d4 <HAL_SPI_MspInit+0x138>)
 8000524:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000526:	4b2a      	ldr	r3, [pc, #168]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000528:	2200      	movs	r2, #0
 800052a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800052c:	4b28      	ldr	r3, [pc, #160]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000532:	4b27      	ldr	r3, [pc, #156]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000534:	2280      	movs	r2, #128	; 0x80
 8000536:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000538:	4b25      	ldr	r3, [pc, #148]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 800053a:	2200      	movs	r2, #0
 800053c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800053e:	4b24      	ldr	r3, [pc, #144]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000540:	2200      	movs	r2, #0
 8000542:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000544:	4b22      	ldr	r3, [pc, #136]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000546:	2200      	movs	r2, #0
 8000548:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800054a:	4b21      	ldr	r3, [pc, #132]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 800054c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000550:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000552:	481f      	ldr	r0, [pc, #124]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000554:	f001 ff2a 	bl	80023ac <HAL_DMA_Init>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 800055e:	f7ff ff65 	bl	800042c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4a1a      	ldr	r2, [pc, #104]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 8000566:	64da      	str	r2, [r3, #76]	; 0x4c
 8000568:	4a19      	ldr	r2, [pc, #100]	; (80005d0 <HAL_SPI_MspInit+0x134>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	6253      	str	r3, [r2, #36]	; 0x24

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800056e:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 8000570:	4a1a      	ldr	r2, [pc, #104]	; (80005dc <HAL_SPI_MspInit+0x140>)
 8000572:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000574:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 8000576:	2210      	movs	r2, #16
 8000578:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800057a:	4b17      	ldr	r3, [pc, #92]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000580:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 8000582:	2280      	movs	r2, #128	; 0x80
 8000584:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000586:	4b14      	ldr	r3, [pc, #80]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 800058e:	2200      	movs	r2, #0
 8000590:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000592:	4b11      	ldr	r3, [pc, #68]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 800059a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800059e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80005a0:	480d      	ldr	r0, [pc, #52]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 80005a2:	f001 ff03 	bl	80023ac <HAL_DMA_Init>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 80005ac:	f7ff ff3e 	bl	800042c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a09      	ldr	r2, [pc, #36]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 80005b4:	649a      	str	r2, [r3, #72]	; 0x48
 80005b6:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <HAL_SPI_MspInit+0x13c>)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80005bc:	bf00      	nop
 80005be:	3720      	adds	r7, #32
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40003800 	.word	0x40003800
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40010c00 	.word	0x40010c00
 80005d0:	200000dc 	.word	0x200000dc
 80005d4:	40020044 	.word	0x40020044
 80005d8:	20000120 	.word	0x20000120
 80005dc:	40020058 	.word	0x40020058

080005e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e8:	f107 0310 	add.w	r3, r7, #16
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a15      	ldr	r2, [pc, #84]	; (8000650 <HAL_UART_MspInit+0x70>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d123      	bne.n	8000648 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000600:	4b14      	ldr	r3, [pc, #80]	; (8000654 <HAL_UART_MspInit+0x74>)
 8000602:	69db      	ldr	r3, [r3, #28]
 8000604:	4a13      	ldr	r2, [pc, #76]	; (8000654 <HAL_UART_MspInit+0x74>)
 8000606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800060a:	61d3      	str	r3, [r2, #28]
 800060c:	4b11      	ldr	r3, [pc, #68]	; (8000654 <HAL_UART_MspInit+0x74>)
 800060e:	69db      	ldr	r3, [r3, #28]
 8000610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <HAL_UART_MspInit+0x74>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <HAL_UART_MspInit+0x74>)
 800061e:	f043 0304 	orr.w	r3, r3, #4
 8000622:	6193      	str	r3, [r2, #24]
 8000624:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <HAL_UART_MspInit+0x74>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	f003 0304 	and.w	r3, r3, #4
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000630:	230c      	movs	r3, #12
 8000632:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000634:	2302      	movs	r3, #2
 8000636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2302      	movs	r3, #2
 800063a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	4619      	mov	r1, r3
 8000642:	4805      	ldr	r0, [pc, #20]	; (8000658 <HAL_UART_MspInit+0x78>)
 8000644:	f001 ff0c 	bl	8002460 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40004400 	.word	0x40004400
 8000654:	40021000 	.word	0x40021000
 8000658:	40010800 	.word	0x40010800

0800065c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000660:	e7fe      	b.n	8000660 <NMI_Handler+0x4>

08000662 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000666:	e7fe      	b.n	8000666 <HardFault_Handler+0x4>

08000668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800066c:	e7fe      	b.n	800066c <MemManage_Handler+0x4>

0800066e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066e:	b480      	push	{r7}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000672:	e7fe      	b.n	8000672 <BusFault_Handler+0x4>

08000674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <UsageFault_Handler+0x4>

0800067a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	bc80      	pop	{r7}
 8000684:	4770      	bx	lr

08000686 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068a:	bf00      	nop
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr

08000692 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr

0800069e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a2:	f001 fd35 	bl	8002110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}

080006aa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80006ae:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80006b2:	f002 f871 	bl	8002798 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}

080006ba <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006be:	bf00      	nop
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bc80      	pop	{r7}
 80006c4:	4770      	bx	lr
	...

080006c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c8:	480c      	ldr	r0, [pc, #48]	; (80006fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006ca:	490d      	ldr	r1, [pc, #52]	; (8000700 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006cc:	4a0d      	ldr	r2, [pc, #52]	; (8000704 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006d0:	e002      	b.n	80006d8 <LoopCopyDataInit>

080006d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006d6:	3304      	adds	r3, #4

080006d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006dc:	d3f9      	bcc.n	80006d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006de:	4a0a      	ldr	r2, [pc, #40]	; (8000708 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006e0:	4c0a      	ldr	r4, [pc, #40]	; (800070c <LoopFillZerobss+0x22>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e4:	e001      	b.n	80006ea <LoopFillZerobss>

080006e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e8:	3204      	adds	r2, #4

080006ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ec:	d3fb      	bcc.n	80006e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006ee:	f7ff ffe4 	bl	80006ba <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006f2:	f002 fded 	bl	80032d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f6:	f7ff fd29 	bl	800014c <main>
  bx lr
 80006fa:	4770      	bx	lr
  ldr r0, =_sdata
 80006fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000700:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000704:	08005198 	.word	0x08005198
  ldr r2, =_sbss
 8000708:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800070c:	2000063c 	.word	0x2000063c

08000710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000710:	e7fe      	b.n	8000710 <ADC1_2_IRQHandler>

08000712 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	af00      	add	r7, sp, #0
  LCD_IO_Bl_OnOff(1);
 8000716:	2001      	movs	r0, #1
 8000718:	f001 fb00 	bl	8001d1c <LCD_IO_Bl_OnOff>
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_SLPOUT);    // Exit Sleep
 800071c:	2011      	movs	r0, #17
 800071e:	f001 fba7 	bl	8001e70 <LCD_IO_WriteCmd8>
  ILI9341_LCDMUTEX_POP();
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}

08000726 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	af00      	add	r7, sp, #0
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_SLPIN);    // Sleep
 800072a:	2010      	movs	r0, #16
 800072c:	f001 fba0 	bl	8001e70 <LCD_IO_WriteCmd8>
  ILI9341_LCDMUTEX_POP();
  LCD_IO_Bl_OnOff(0);
 8000730:	2000      	movs	r0, #0
 8000732:	f001 faf3 	bl	8001d1c <LCD_IO_Bl_OnOff>
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}

0800073a <ili9341_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0
  return ILI9341_SIZE_X;
 800073e:	23f0      	movs	r3, #240	; 0xf0
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	bc80      	pop	{r7}
 8000746:	4770      	bx	lr

08000748 <ili9341_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  return ILI9341_SIZE_Y;
 800074c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <ili9341_ReadID>:
  * @param  None
  * @retval The ILI9341 ID
  * @rem    On the my lcd is unusable (stm32f429 discovery)
  */
uint16_t ili9341_ReadID(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
  uint32_t dt = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_ReadCmd8MultipleData8(0xD3, (uint8_t *)&dt, 3, 1);
 8000762:	1d39      	adds	r1, r7, #4
 8000764:	2301      	movs	r3, #1
 8000766:	2203      	movs	r2, #3
 8000768:	20d3      	movs	r0, #211	; 0xd3
 800076a:	f001 fc3f 	bl	8001fec <LCD_IO_ReadCmd8MultipleData8>
  ILI9341_LCDMUTEX_POP();
  if(dt == 0x419300)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a05      	ldr	r2, [pc, #20]	; (8000788 <ili9341_ReadID+0x30>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d102      	bne.n	800077c <ili9341_ReadID+0x24>
    return 0x9341;
 8000776:	f249 3341 	movw	r3, #37697	; 0x9341
 800077a:	e000      	b.n	800077e <ili9341_ReadID+0x26>
  else
    return 0;
 800077c:	2300      	movs	r3, #0
}
 800077e:	4618      	mov	r0, r3
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	00419300 	.word	0x00419300

0800078c <ili9341_Init>:
/* SPI or paralell mode */
#if ILI9341_INTERFACE_MODE == 1

//-----------------------------------------------------------------------------
void ili9341_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af02      	add	r7, sp, #8
  if((Is_ili9341_Initialized & ILI9341_LCD_INITIALIZED) == 0)
 8000792:	4b52      	ldr	r3, [pc, #328]	; (80008dc <ili9341_Init+0x150>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	2b00      	cmp	r3, #0
 800079c:	d115      	bne.n	80007ca <ili9341_Init+0x3e>
  {
    Is_ili9341_Initialized |= ILI9341_LCD_INITIALIZED;
 800079e:	4b4f      	ldr	r3, [pc, #316]	; (80008dc <ili9341_Init+0x150>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	f043 0301 	orr.w	r3, r3, #1
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	4b4c      	ldr	r3, [pc, #304]	; (80008dc <ili9341_Init+0x150>)
 80007aa:	701a      	strb	r2, [r3, #0]
    if((Is_ili9341_Initialized & ILI9341_IO_INITIALIZED) == 0)
 80007ac:	4b4b      	ldr	r3, [pc, #300]	; (80008dc <ili9341_Init+0x150>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	f003 0302 	and.w	r3, r3, #2
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d101      	bne.n	80007bc <ili9341_Init+0x30>
      LCD_IO_Init();
 80007b8:	f001 fac6 	bl	8001d48 <LCD_IO_Init>
    Is_ili9341_Initialized |= ILI9341_IO_INITIALIZED;
 80007bc:	4b47      	ldr	r3, [pc, #284]	; (80008dc <ili9341_Init+0x150>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	f043 0302 	orr.w	r3, r3, #2
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	4b45      	ldr	r3, [pc, #276]	; (80008dc <ili9341_Init+0x150>)
 80007c8:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(10);
 80007ca:	200a      	movs	r0, #10
 80007cc:	f001 fa9a 	bl	8001d04 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9341_SWRESET);
 80007d0:	2001      	movs	r0, #1
 80007d2:	f001 fb4d 	bl	8001e70 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 80007d6:	200a      	movs	r0, #10
 80007d8:	f001 fa94 	bl	8001d04 <LCD_Delay>

  LCD_IO_WriteCmd8MultipleData8(0xEF, (uint8_t *)"\x03\x80\x02", 3);
 80007dc:	2203      	movs	r2, #3
 80007de:	4940      	ldr	r1, [pc, #256]	; (80008e0 <ili9341_Init+0x154>)
 80007e0:	20ef      	movs	r0, #239	; 0xef
 80007e2:	f001 fbbf 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xCF, (uint8_t *)"\x00\xC1\x30", 3);
 80007e6:	2203      	movs	r2, #3
 80007e8:	493e      	ldr	r1, [pc, #248]	; (80008e4 <ili9341_Init+0x158>)
 80007ea:	20cf      	movs	r0, #207	; 0xcf
 80007ec:	f001 fbba 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xED, (uint8_t *)"\x64\x03\x12\x81", 4);
 80007f0:	2204      	movs	r2, #4
 80007f2:	493d      	ldr	r1, [pc, #244]	; (80008e8 <ili9341_Init+0x15c>)
 80007f4:	20ed      	movs	r0, #237	; 0xed
 80007f6:	f001 fbb5 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xE8, (uint8_t *)"\x85\x00\x78", 3);
 80007fa:	2203      	movs	r2, #3
 80007fc:	493b      	ldr	r1, [pc, #236]	; (80008ec <ili9341_Init+0x160>)
 80007fe:	20e8      	movs	r0, #232	; 0xe8
 8000800:	f001 fbb0 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xCB, (uint8_t *)"\x39\x2C\x00\x34\x02", 5);
 8000804:	2205      	movs	r2, #5
 8000806:	493a      	ldr	r1, [pc, #232]	; (80008f0 <ili9341_Init+0x164>)
 8000808:	20cb      	movs	r0, #203	; 0xcb
 800080a:	f001 fbab 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xF7, (uint8_t *)"\x20", 1);
 800080e:	2201      	movs	r2, #1
 8000810:	4938      	ldr	r1, [pc, #224]	; (80008f4 <ili9341_Init+0x168>)
 8000812:	20f7      	movs	r0, #247	; 0xf7
 8000814:	f001 fba6 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xEA, (uint8_t *)"\x00\x00", 2);
 8000818:	2202      	movs	r2, #2
 800081a:	4937      	ldr	r1, [pc, #220]	; (80008f8 <ili9341_Init+0x16c>)
 800081c:	20ea      	movs	r0, #234	; 0xea
 800081e:	f001 fba1 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 1 (Vreg1out, Verg2out)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PWCTR1, (uint8_t *)"\x23", 1);
 8000822:	2201      	movs	r2, #1
 8000824:	4935      	ldr	r1, [pc, #212]	; (80008fc <ili9341_Init+0x170>)
 8000826:	20c0      	movs	r0, #192	; 0xc0
 8000828:	f001 fb9c 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 2 (VGH,VGL)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PWCTR2, (uint8_t *)"\x10", 1);
 800082c:	2201      	movs	r2, #1
 800082e:	4934      	ldr	r1, [pc, #208]	; (8000900 <ili9341_Init+0x174>)
 8000830:	20c1      	movs	r0, #193	; 0xc1
 8000832:	f001 fb97 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VMCTR1, (uint8_t *)"\x3E\x28", 2);
 8000836:	2202      	movs	r2, #2
 8000838:	4932      	ldr	r1, [pc, #200]	; (8000904 <ili9341_Init+0x178>)
 800083a:	20c5      	movs	r0, #197	; 0xc5
 800083c:	f001 fb92 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VMCTR2, (uint8_t *)"\x86", 1);
 8000840:	2201      	movs	r2, #1
 8000842:	4931      	ldr	r1, [pc, #196]	; (8000908 <ili9341_Init+0x17c>)
 8000844:	20c7      	movs	r0, #199	; 0xc7
 8000846:	f001 fb8d 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // Vertical scroll zero
  LCD_IO_WriteCmd8MultipleData8(ILI9341_VSCRSADD, (uint8_t *)"\x00", 1);
 800084a:	2201      	movs	r2, #1
 800084c:	492f      	ldr	r1, [pc, #188]	; (800090c <ili9341_Init+0x180>)
 800084e:	2037      	movs	r0, #55	; 0x37
 8000850:	f001 fb88 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x55", 1);
 8000854:	2201      	movs	r2, #1
 8000856:	492e      	ldr	r1, [pc, #184]	; (8000910 <ili9341_Init+0x184>)
 8000858:	203a      	movs	r0, #58	; 0x3a
 800085a:	f001 fb83 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // LCD_IO_WriteCmd8MultipleData8(0xF6, (uint8_t *)"\x01\x00\x06", 3);

  LCD_IO_WriteCmd8MultipleData8(ILI9341_FRMCTR1, (uint8_t *)"\x00\x18", 2);
 800085e:	2202      	movs	r2, #2
 8000860:	492c      	ldr	r1, [pc, #176]	; (8000914 <ili9341_Init+0x188>)
 8000862:	20b1      	movs	r0, #177	; 0xb1
 8000864:	f001 fb7e 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_DFUNCTR, (uint8_t *)"\x08\x82\x27", 3);  // Display Function Control
 8000868:	2203      	movs	r2, #3
 800086a:	492b      	ldr	r1, [pc, #172]	; (8000918 <ili9341_Init+0x18c>)
 800086c:	20b6      	movs	r0, #182	; 0xb6
 800086e:	f001 fb79 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(0xF2, (uint8_t *)"\x00", 1);            // 3Gamma Function Disable
 8000872:	2201      	movs	r2, #1
 8000874:	4925      	ldr	r1, [pc, #148]	; (800090c <ili9341_Init+0x180>)
 8000876:	20f2      	movs	r0, #242	; 0xf2
 8000878:	f001 fb74 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GAMMASET, (uint8_t *)"\x01", 1);// Gamma curve selected
 800087c:	2201      	movs	r2, #1
 800087e:	4927      	ldr	r1, [pc, #156]	; (800091c <ili9341_Init+0x190>)
 8000880:	2026      	movs	r0, #38	; 0x26
 8000882:	f001 fb6f 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // positive gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GMCTRP1, (uint8_t *)"\x0F\x31\x2B\x0C\x0E\x08\x4E\xF1\x37\x07\x10\x03\x0E\x09\x00", 15);
 8000886:	220f      	movs	r2, #15
 8000888:	4925      	ldr	r1, [pc, #148]	; (8000920 <ili9341_Init+0x194>)
 800088a:	20e0      	movs	r0, #224	; 0xe0
 800088c:	f001 fb6a 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  // negative gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9341_GMCTRN1, (uint8_t *)"\x00\x0E\x14\x03\x11\x07\x31\xC1\x48\x08\x0F\x0C\x31\x36\x0F", 15);
 8000890:	220f      	movs	r2, #15
 8000892:	4924      	ldr	r1, [pc, #144]	; (8000924 <ili9341_Init+0x198>)
 8000894:	20e1      	movs	r0, #225	; 0xe1
 8000896:	f001 fb65 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>

  LCD_IO_WriteCmd8(ILI9341_MADCTL); LCD_IO_WriteData8(ILI9341_MAD_DATA_RIGHT_THEN_DOWN);
 800089a:	2036      	movs	r0, #54	; 0x36
 800089c:	f001 fae8 	bl	8001e70 <LCD_IO_WriteCmd8>
 80008a0:	2048      	movs	r0, #72	; 0x48
 80008a2:	f001 fb01 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_SLPOUT);    // Exit Sleep
 80008a6:	2011      	movs	r0, #17
 80008a8:	f001 fae2 	bl	8001e70 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 80008ac:	200a      	movs	r0, #10
 80008ae:	f001 fa29 	bl	8001d04 <LCD_Delay>

  #if ILI9341_INITCLEAR == 1
  ili9341_FillRect(0, 0, ILI9341_SIZE_X, ILI9341_SIZE_Y, 0x0000);
 80008b2:	2300      	movs	r3, #0
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80008ba:	22f0      	movs	r2, #240	; 0xf0
 80008bc:	2100      	movs	r1, #0
 80008be:	2000      	movs	r0, #0
 80008c0:	f000 fa2c 	bl	8000d1c <ili9341_FillRect>
  LCD_Delay(10);
 80008c4:	200a      	movs	r0, #10
 80008c6:	f001 fa1d 	bl	8001d04 <LCD_Delay>
  #endif
  
  LCD_IO_WriteCmd8(ILI9341_DISPON);    // Display on
 80008ca:	2029      	movs	r0, #41	; 0x29
 80008cc:	f001 fad0 	bl	8001e70 <LCD_IO_WriteCmd8>
  LCD_Delay(10);
 80008d0:	200a      	movs	r0, #10
 80008d2:	f001 fa17 	bl	8001d04 <LCD_Delay>
}
 80008d6:	bf00      	nop
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200001a8 	.word	0x200001a8
 80008e0:	0800334c 	.word	0x0800334c
 80008e4:	08003350 	.word	0x08003350
 80008e8:	08003354 	.word	0x08003354
 80008ec:	0800335c 	.word	0x0800335c
 80008f0:	08003360 	.word	0x08003360
 80008f4:	08003368 	.word	0x08003368
 80008f8:	0800336c 	.word	0x0800336c
 80008fc:	08003370 	.word	0x08003370
 8000900:	08003374 	.word	0x08003374
 8000904:	08003378 	.word	0x08003378
 8000908:	0800337c 	.word	0x0800337c
 800090c:	08003380 	.word	0x08003380
 8000910:	08003384 	.word	0x08003384
 8000914:	08003388 	.word	0x08003388
 8000918:	0800338c 	.word	0x0800338c
 800091c:	08003390 	.word	0x08003390
 8000920:	08003394 	.word	0x08003394
 8000924:	080033a4 	.word	0x080033a4

08000928 <ili9341_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ili9341_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	460a      	mov	r2, r1
 8000932:	80fb      	strh	r3, [r7, #6]
 8000934:	4613      	mov	r3, r2
 8000936:	80bb      	strh	r3, [r7, #4]
  ILI9341_LCDMUTEX_PUSH();
  ILI9341_SETCURSOR(Xpos, Ypos);
 8000938:	202a      	movs	r0, #42	; 0x2a
 800093a:	f001 fa99 	bl	8001e70 <LCD_IO_WriteCmd8>
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	0a1b      	lsrs	r3, r3, #8
 8000942:	b29b      	uxth	r3, r3
 8000944:	b2db      	uxtb	r3, r3
 8000946:	4618      	mov	r0, r3
 8000948:	f001 faae 	bl	8001ea8 <LCD_IO_WriteData8>
 800094c:	88fb      	ldrh	r3, [r7, #6]
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4618      	mov	r0, r3
 8000952:	f001 faa9 	bl	8001ea8 <LCD_IO_WriteData8>
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	b29b      	uxth	r3, r3
 800095c:	b2db      	uxtb	r3, r3
 800095e:	4618      	mov	r0, r3
 8000960:	f001 faa2 	bl	8001ea8 <LCD_IO_WriteData8>
 8000964:	88fb      	ldrh	r3, [r7, #6]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	4618      	mov	r0, r3
 800096a:	f001 fa9d 	bl	8001ea8 <LCD_IO_WriteData8>
 800096e:	202b      	movs	r0, #43	; 0x2b
 8000970:	f001 fa7e 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000974:	88bb      	ldrh	r3, [r7, #4]
 8000976:	0a1b      	lsrs	r3, r3, #8
 8000978:	b29b      	uxth	r3, r3
 800097a:	b2db      	uxtb	r3, r3
 800097c:	4618      	mov	r0, r3
 800097e:	f001 fa93 	bl	8001ea8 <LCD_IO_WriteData8>
 8000982:	88bb      	ldrh	r3, [r7, #4]
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f001 fa8e 	bl	8001ea8 <LCD_IO_WriteData8>
 800098c:	88bb      	ldrh	r3, [r7, #4]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4618      	mov	r0, r3
 8000996:	f001 fa87 	bl	8001ea8 <LCD_IO_WriteData8>
 800099a:	88bb      	ldrh	r3, [r7, #4]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	4618      	mov	r0, r3
 80009a0:	f001 fa82 	bl	8001ea8 <LCD_IO_WriteData8>
  ILI9341_LCDMUTEX_POP();
}
 80009a4:	bf00      	nop
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <ili9341_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void ili9341_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	80fb      	strh	r3, [r7, #6]
 80009b6:	460b      	mov	r3, r1
 80009b8:	80bb      	strh	r3, [r7, #4]
 80009ba:	4613      	mov	r3, r2
 80009bc:	807b      	strh	r3, [r7, #2]
  ILI9341_LCDMUTEX_PUSH();
  ILI9341_SETCURSOR(Xpos, Ypos);
 80009be:	202a      	movs	r0, #42	; 0x2a
 80009c0:	f001 fa56 	bl	8001e70 <LCD_IO_WriteCmd8>
 80009c4:	88fb      	ldrh	r3, [r7, #6]
 80009c6:	0a1b      	lsrs	r3, r3, #8
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	4618      	mov	r0, r3
 80009ce:	f001 fa6b 	bl	8001ea8 <LCD_IO_WriteData8>
 80009d2:	88fb      	ldrh	r3, [r7, #6]
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	4618      	mov	r0, r3
 80009d8:	f001 fa66 	bl	8001ea8 <LCD_IO_WriteData8>
 80009dc:	88fb      	ldrh	r3, [r7, #6]
 80009de:	0a1b      	lsrs	r3, r3, #8
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	4618      	mov	r0, r3
 80009e6:	f001 fa5f 	bl	8001ea8 <LCD_IO_WriteData8>
 80009ea:	88fb      	ldrh	r3, [r7, #6]
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	4618      	mov	r0, r3
 80009f0:	f001 fa5a 	bl	8001ea8 <LCD_IO_WriteData8>
 80009f4:	202b      	movs	r0, #43	; 0x2b
 80009f6:	f001 fa3b 	bl	8001e70 <LCD_IO_WriteCmd8>
 80009fa:	88bb      	ldrh	r3, [r7, #4]
 80009fc:	0a1b      	lsrs	r3, r3, #8
 80009fe:	b29b      	uxth	r3, r3
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 fa50 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a08:	88bb      	ldrh	r3, [r7, #4]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f001 fa4b 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a12:	88bb      	ldrh	r3, [r7, #4]
 8000a14:	0a1b      	lsrs	r3, r3, #8
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f001 fa44 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	4618      	mov	r0, r3
 8000a26:	f001 fa3f 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_RAMWR); LCD_IO_WriteData16(RGBCode);
 8000a2a:	202c      	movs	r0, #44	; 0x2c
 8000a2c:	f001 fa20 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000a30:	887b      	ldrh	r3, [r7, #2]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f001 fa54 	bl	8001ee0 <LCD_IO_WriteData16>
  ILI9341_LCDMUTEX_POP();
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <ili9341_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t ili9341_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	460a      	mov	r2, r1
 8000a4a:	80fb      	strh	r3, [r7, #6]
 8000a4c:	4613      	mov	r3, r2
 8000a4e:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x66", 1); // Read: only 24bit pixel mode
 8000a50:	2201      	movs	r2, #1
 8000a52:	4925      	ldr	r1, [pc, #148]	; (8000ae8 <ili9341_ReadPixel+0xa8>)
 8000a54:	203a      	movs	r0, #58	; 0x3a
 8000a56:	f001 fa85 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  ILI9341_SETCURSOR(Xpos, Ypos);
 8000a5a:	202a      	movs	r0, #42	; 0x2a
 8000a5c:	f001 fa08 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000a60:	88fb      	ldrh	r3, [r7, #6]
 8000a62:	0a1b      	lsrs	r3, r3, #8
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f001 fa1d 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a6e:	88fb      	ldrh	r3, [r7, #6]
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 fa18 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a78:	88fb      	ldrh	r3, [r7, #6]
 8000a7a:	0a1b      	lsrs	r3, r3, #8
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	4618      	mov	r0, r3
 8000a82:	f001 fa11 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 fa0c 	bl	8001ea8 <LCD_IO_WriteData8>
 8000a90:	202b      	movs	r0, #43	; 0x2b
 8000a92:	f001 f9ed 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000a96:	88bb      	ldrh	r3, [r7, #4]
 8000a98:	0a1b      	lsrs	r3, r3, #8
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 fa02 	bl	8001ea8 <LCD_IO_WriteData8>
 8000aa4:	88bb      	ldrh	r3, [r7, #4]
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 f9fd 	bl	8001ea8 <LCD_IO_WriteData8>
 8000aae:	88bb      	ldrh	r3, [r7, #4]
 8000ab0:	0a1b      	lsrs	r3, r3, #8
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 f9f6 	bl	8001ea8 <LCD_IO_WriteData8>
 8000abc:	88bb      	ldrh	r3, [r7, #4]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 f9f1 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_ReadCmd8MultipleData24to16(ILI9341_RAMRD, (uint16_t *)&ret, 1, 1);
 8000ac6:	f107 010e 	add.w	r1, r7, #14
 8000aca:	2301      	movs	r3, #1
 8000acc:	2201      	movs	r2, #1
 8000ace:	202e      	movs	r0, #46	; 0x2e
 8000ad0:	f001 fab2 	bl	8002038 <LCD_IO_ReadCmd8MultipleData24to16>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x55", 1); // Return to 16bit pixel mode
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4905      	ldr	r1, [pc, #20]	; (8000aec <ili9341_ReadPixel+0xac>)
 8000ad8:	203a      	movs	r0, #58	; 0x3a
 8000ada:	f001 fa43 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  ILI9341_LCDMUTEX_POP();
  return(ret);
 8000ade:	89fb      	ldrh	r3, [r7, #14]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3710      	adds	r7, #16
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	080033b4 	.word	0x080033b4
 8000aec:	08003384 	.word	0x08003384

08000af0 <ili9341_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ili9341_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4604      	mov	r4, r0
 8000af8:	4608      	mov	r0, r1
 8000afa:	4611      	mov	r1, r2
 8000afc:	461a      	mov	r2, r3
 8000afe:	4623      	mov	r3, r4
 8000b00:	80fb      	strh	r3, [r7, #6]
 8000b02:	4603      	mov	r3, r0
 8000b04:	80bb      	strh	r3, [r7, #4]
 8000b06:	460b      	mov	r3, r1
 8000b08:	807b      	strh	r3, [r7, #2]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	803b      	strh	r3, [r7, #0]
  yStart = Ypos; yEnd = Ypos + Height - 1;
 8000b0e:	4a2a      	ldr	r2, [pc, #168]	; (8000bb8 <ili9341_SetDisplayWindow+0xc8>)
 8000b10:	88bb      	ldrh	r3, [r7, #4]
 8000b12:	8013      	strh	r3, [r2, #0]
 8000b14:	88ba      	ldrh	r2, [r7, #4]
 8000b16:	883b      	ldrh	r3, [r7, #0]
 8000b18:	4413      	add	r3, r2
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	b29a      	uxth	r2, r3
 8000b20:	4b26      	ldr	r3, [pc, #152]	; (8000bbc <ili9341_SetDisplayWindow+0xcc>)
 8000b22:	801a      	strh	r2, [r3, #0]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Width - 1);
 8000b24:	202a      	movs	r0, #42	; 0x2a
 8000b26:	f001 f9a3 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000b2a:	88fb      	ldrh	r3, [r7, #6]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f001 f9b8 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b38:	88fb      	ldrh	r3, [r7, #6]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f001 f9b3 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b42:	88fa      	ldrh	r2, [r7, #6]
 8000b44:	887b      	ldrh	r3, [r7, #2]
 8000b46:	4413      	add	r3, r2
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	121b      	asrs	r3, r3, #8
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f001 f9aa 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	b2da      	uxtb	r2, r3
 8000b58:	887b      	ldrh	r3, [r7, #2]
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	4413      	add	r3, r2
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	3b01      	subs	r3, #1
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	4618      	mov	r0, r3
 8000b66:	f001 f99f 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Height - 1);
 8000b6a:	202b      	movs	r0, #43	; 0x2b
 8000b6c:	f001 f980 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000b70:	88bb      	ldrh	r3, [r7, #4]
 8000b72:	0a1b      	lsrs	r3, r3, #8
 8000b74:	b29b      	uxth	r3, r3
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 f995 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b7e:	88bb      	ldrh	r3, [r7, #4]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 f990 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b88:	88ba      	ldrh	r2, [r7, #4]
 8000b8a:	883b      	ldrh	r3, [r7, #0]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	121b      	asrs	r3, r3, #8
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	4618      	mov	r0, r3
 8000b96:	f001 f987 	bl	8001ea8 <LCD_IO_WriteData8>
 8000b9a:	88bb      	ldrh	r3, [r7, #4]
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	883b      	ldrh	r3, [r7, #0]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	4413      	add	r3, r2
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	4618      	mov	r0, r3
 8000bac:	f001 f97c 	bl	8001ea8 <LCD_IO_WriteData8>
  ILI9341_LCDMUTEX_POP();
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd90      	pop	{r4, r7, pc}
 8000bb8:	200001aa 	.word	0x200001aa
 8000bbc:	200001ac 	.word	0x200001ac

08000bc0 <ili9341_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9341_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8000bc0:	b590      	push	{r4, r7, lr}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	4608      	mov	r0, r1
 8000bca:	4611      	mov	r1, r2
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4623      	mov	r3, r4
 8000bd0:	80fb      	strh	r3, [r7, #6]
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	80bb      	strh	r3, [r7, #4]
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	807b      	strh	r3, [r7, #2]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	803b      	strh	r3, [r7, #0]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Length - 1);
 8000bde:	202a      	movs	r0, #42	; 0x2a
 8000be0:	f001 f946 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000be4:	88bb      	ldrh	r3, [r7, #4]
 8000be6:	0a1b      	lsrs	r3, r3, #8
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	4618      	mov	r0, r3
 8000bee:	f001 f95b 	bl	8001ea8 <LCD_IO_WriteData8>
 8000bf2:	88bb      	ldrh	r3, [r7, #4]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f001 f956 	bl	8001ea8 <LCD_IO_WriteData8>
 8000bfc:	88ba      	ldrh	r2, [r7, #4]
 8000bfe:	883b      	ldrh	r3, [r7, #0]
 8000c00:	4413      	add	r3, r2
 8000c02:	3b01      	subs	r3, #1
 8000c04:	121b      	asrs	r3, r3, #8
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 f94d 	bl	8001ea8 <LCD_IO_WriteData8>
 8000c0e:	88bb      	ldrh	r3, [r7, #4]
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	883b      	ldrh	r3, [r7, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	4413      	add	r3, r2
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f001 f942 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos);
 8000c24:	202b      	movs	r0, #43	; 0x2b
 8000c26:	f001 f923 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000c2a:	887b      	ldrh	r3, [r7, #2]
 8000c2c:	0a1b      	lsrs	r3, r3, #8
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 f938 	bl	8001ea8 <LCD_IO_WriteData8>
 8000c38:	887b      	ldrh	r3, [r7, #2]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f001 f933 	bl	8001ea8 <LCD_IO_WriteData8>
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	0a1b      	lsrs	r3, r3, #8
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f001 f92c 	bl	8001ea8 <LCD_IO_WriteData8>
 8000c50:	887b      	ldrh	r3, [r7, #2]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 f927 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8DataFill16(ILI9341_RAMWR, RGBCode, Length);
 8000c5a:	883a      	ldrh	r2, [r7, #0]
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	4619      	mov	r1, r3
 8000c60:	202c      	movs	r0, #44	; 0x2c
 8000c62:	f001 f959 	bl	8001f18 <LCD_IO_WriteCmd8DataFill16>
  ILI9341_LCDMUTEX_POP();
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd90      	pop	{r4, r7, pc}

08000c6e <ili9341_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9341_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8000c6e:	b590      	push	{r4, r7, lr}
 8000c70:	b083      	sub	sp, #12
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4604      	mov	r4, r0
 8000c76:	4608      	mov	r0, r1
 8000c78:	4611      	mov	r1, r2
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	4623      	mov	r3, r4
 8000c7e:	80fb      	strh	r3, [r7, #6]
 8000c80:	4603      	mov	r3, r0
 8000c82:	80bb      	strh	r3, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	803b      	strh	r3, [r7, #0]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos);
 8000c8c:	202a      	movs	r0, #42	; 0x2a
 8000c8e:	f001 f8ef 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000c92:	88bb      	ldrh	r3, [r7, #4]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 f904 	bl	8001ea8 <LCD_IO_WriteData8>
 8000ca0:	88bb      	ldrh	r3, [r7, #4]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f001 f8ff 	bl	8001ea8 <LCD_IO_WriteData8>
 8000caa:	88bb      	ldrh	r3, [r7, #4]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 f8f8 	bl	8001ea8 <LCD_IO_WriteData8>
 8000cb8:	88bb      	ldrh	r3, [r7, #4]
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f001 f8f3 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Length - 1);
 8000cc2:	202b      	movs	r0, #43	; 0x2b
 8000cc4:	f001 f8d4 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000cc8:	887b      	ldrh	r3, [r7, #2]
 8000cca:	0a1b      	lsrs	r3, r3, #8
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 f8e9 	bl	8001ea8 <LCD_IO_WriteData8>
 8000cd6:	887b      	ldrh	r3, [r7, #2]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 f8e4 	bl	8001ea8 <LCD_IO_WriteData8>
 8000ce0:	887a      	ldrh	r2, [r7, #2]
 8000ce2:	883b      	ldrh	r3, [r7, #0]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	121b      	asrs	r3, r3, #8
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	4618      	mov	r0, r3
 8000cee:	f001 f8db 	bl	8001ea8 <LCD_IO_WriteData8>
 8000cf2:	887b      	ldrh	r3, [r7, #2]
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	883b      	ldrh	r3, [r7, #0]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	4413      	add	r3, r2
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4618      	mov	r0, r3
 8000d04:	f001 f8d0 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8DataFill16(ILI9341_RAMWR, RGBCode, Length);
 8000d08:	883a      	ldrh	r2, [r7, #0]
 8000d0a:	88fb      	ldrh	r3, [r7, #6]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	202c      	movs	r0, #44	; 0x2c
 8000d10:	f001 f902 	bl	8001f18 <LCD_IO_WriteCmd8DataFill16>
  ILI9341_LCDMUTEX_POP();
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd90      	pop	{r4, r7, pc}

08000d1c <ili9341_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void ili9341_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4604      	mov	r4, r0
 8000d24:	4608      	mov	r0, r1
 8000d26:	4611      	mov	r1, r2
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4623      	mov	r3, r4
 8000d2c:	80fb      	strh	r3, [r7, #6]
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80bb      	strh	r3, [r7, #4]
 8000d32:	460b      	mov	r3, r1
 8000d34:	807b      	strh	r3, [r7, #2]
 8000d36:	4613      	mov	r3, r2
 8000d38:	803b      	strh	r3, [r7, #0]
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Xsize - 1);
 8000d3a:	202a      	movs	r0, #42	; 0x2a
 8000d3c:	f001 f898 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	0a1b      	lsrs	r3, r3, #8
 8000d44:	b29b      	uxth	r3, r3
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f001 f8ad 	bl	8001ea8 <LCD_IO_WriteData8>
 8000d4e:	88fb      	ldrh	r3, [r7, #6]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f001 f8a8 	bl	8001ea8 <LCD_IO_WriteData8>
 8000d58:	88fa      	ldrh	r2, [r7, #6]
 8000d5a:	887b      	ldrh	r3, [r7, #2]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	121b      	asrs	r3, r3, #8
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 f89f 	bl	8001ea8 <LCD_IO_WriteData8>
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	4413      	add	r3, r2
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	3b01      	subs	r3, #1
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f001 f894 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Ysize - 1);
 8000d80:	202b      	movs	r0, #43	; 0x2b
 8000d82:	f001 f875 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000d86:	88bb      	ldrh	r3, [r7, #4]
 8000d88:	0a1b      	lsrs	r3, r3, #8
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 f88a 	bl	8001ea8 <LCD_IO_WriteData8>
 8000d94:	88bb      	ldrh	r3, [r7, #4]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f001 f885 	bl	8001ea8 <LCD_IO_WriteData8>
 8000d9e:	88ba      	ldrh	r2, [r7, #4]
 8000da0:	883b      	ldrh	r3, [r7, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	3b01      	subs	r3, #1
 8000da6:	121b      	asrs	r3, r3, #8
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f001 f87c 	bl	8001ea8 <LCD_IO_WriteData8>
 8000db0:	88bb      	ldrh	r3, [r7, #4]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	883b      	ldrh	r3, [r7, #0]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	4413      	add	r3, r2
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f001 f871 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8DataFill16(ILI9341_RAMWR, RGBCode, Xsize * Ysize);
 8000dc6:	887b      	ldrh	r3, [r7, #2]
 8000dc8:	883a      	ldrh	r2, [r7, #0]
 8000dca:	fb02 f303 	mul.w	r3, r2, r3
 8000dce:	461a      	mov	r2, r3
 8000dd0:	8b3b      	ldrh	r3, [r7, #24]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	202c      	movs	r0, #44	; 0x2c
 8000dd6:	f001 f89f 	bl	8001f18 <LCD_IO_WriteCmd8DataFill16>
  ILI9341_LCDMUTEX_POP();
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd90      	pop	{r4, r7, pc}
	...

08000de4 <ili9341_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void ili9341_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	603a      	str	r2, [r7, #0]
 8000dee:	80fb      	strh	r3, [r7, #6]
 8000df0:	460b      	mov	r3, r1
 8000df2:	80bb      	strh	r3, [r7, #4]
  uint32_t index, size;
  /* Read bitmap size */
  size = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfSize;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000dfa:	60fb      	str	r3, [r7, #12]
  /* Get bitmap data address offset */
  index = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfOffBits;
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8000e02:	60bb      	str	r3, [r7, #8]
  size = (size - index) / 2;
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	085b      	lsrs	r3, r3, #1
 8000e0c:	60fb      	str	r3, [r7, #12]
  pbmp += index;
 8000e0e:	683a      	ldr	r2, [r7, #0]
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	4413      	add	r3, r2
 8000e14:	603b      	str	r3, [r7, #0]

  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9341_MADCTL); LCD_IO_WriteData8(ILI9341_MAD_DATA_RIGHT_THEN_UP);
 8000e16:	2036      	movs	r0, #54	; 0x36
 8000e18:	f001 f82a 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000e1c:	20c8      	movs	r0, #200	; 0xc8
 8000e1e:	f001 f843 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9341_PASET); LCD_IO_WriteData16_to_2x8(ILI9341_SIZE_Y - 1 - yEnd); LCD_IO_WriteData16_to_2x8(ILI9341_SIZE_Y - 1 - yStart);
 8000e22:	202b      	movs	r0, #43	; 0x2b
 8000e24:	f001 f824 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000e28:	4b1a      	ldr	r3, [pc, #104]	; (8000e94 <ili9341_DrawBitmap+0xb0>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8000e30:	3301      	adds	r3, #1
 8000e32:	121b      	asrs	r3, r3, #8
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 f836 	bl	8001ea8 <LCD_IO_WriteData8>
 8000e3c:	4b15      	ldr	r3, [pc, #84]	; (8000e94 <ili9341_DrawBitmap+0xb0>)
 8000e3e:	881b      	ldrh	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f001 f82d 	bl	8001ea8 <LCD_IO_WriteData8>
 8000e4e:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <ili9341_DrawBitmap+0xb4>)
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8000e56:	3301      	adds	r3, #1
 8000e58:	121b      	asrs	r3, r3, #8
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f001 f823 	bl	8001ea8 <LCD_IO_WriteData8>
 8000e62:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <ili9341_DrawBitmap+0xb4>)
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 f81a 	bl	8001ea8 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData16(ILI9341_RAMWR, (uint16_t *)pbmp, size);
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	6839      	ldr	r1, [r7, #0]
 8000e78:	202c      	movs	r0, #44	; 0x2c
 8000e7a:	f001 f893 	bl	8001fa4 <LCD_IO_WriteCmd8MultipleData16>
  LCD_IO_WriteCmd8(ILI9341_MADCTL); LCD_IO_WriteData8(ILI9341_MAD_DATA_RIGHT_THEN_DOWN);
 8000e7e:	2036      	movs	r0, #54	; 0x36
 8000e80:	f000 fff6 	bl	8001e70 <LCD_IO_WriteCmd8>
 8000e84:	2048      	movs	r0, #72	; 0x48
 8000e86:	f001 f80f 	bl	8001ea8 <LCD_IO_WriteData8>
  ILI9341_LCDMUTEX_POP();
}
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200001ac 	.word	0x200001ac
 8000e98:	200001aa 	.word	0x200001aa

08000e9c <ili9341_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9341_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4604      	mov	r4, r0
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4623      	mov	r3, r4
 8000eac:	80fb      	strh	r3, [r7, #6]
 8000eae:	4603      	mov	r3, r0
 8000eb0:	80bb      	strh	r3, [r7, #4]
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	807b      	strh	r3, [r7, #2]
 8000eb6:	4613      	mov	r3, r2
 8000eb8:	803b      	strh	r3, [r7, #0]
  ili9341_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8000eba:	883b      	ldrh	r3, [r7, #0]
 8000ebc:	887a      	ldrh	r2, [r7, #2]
 8000ebe:	88b9      	ldrh	r1, [r7, #4]
 8000ec0:	88f8      	ldrh	r0, [r7, #6]
 8000ec2:	f7ff fe15 	bl	8000af0 <ili9341_SetDisplayWindow>
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8MultipleData16(ILI9341_RAMWR, pData, Xsize * Ysize);
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	883a      	ldrh	r2, [r7, #0]
 8000eca:	fb02 f303 	mul.w	r3, r2, r3
 8000ece:	461a      	mov	r2, r3
 8000ed0:	69b9      	ldr	r1, [r7, #24]
 8000ed2:	202c      	movs	r0, #44	; 0x2c
 8000ed4:	f001 f866 	bl	8001fa4 <LCD_IO_WriteCmd8MultipleData16>
  ILI9341_LCDMUTEX_POP();
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd90      	pop	{r4, r7, pc}

08000ee0 <ili9341_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9341_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	4608      	mov	r0, r1
 8000eea:	4611      	mov	r1, r2
 8000eec:	461a      	mov	r2, r3
 8000eee:	4623      	mov	r3, r4
 8000ef0:	80fb      	strh	r3, [r7, #6]
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	80bb      	strh	r3, [r7, #4]
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	807b      	strh	r3, [r7, #2]
 8000efa:	4613      	mov	r3, r2
 8000efc:	803b      	strh	r3, [r7, #0]
  ili9341_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8000efe:	883b      	ldrh	r3, [r7, #0]
 8000f00:	887a      	ldrh	r2, [r7, #2]
 8000f02:	88b9      	ldrh	r1, [r7, #4]
 8000f04:	88f8      	ldrh	r0, [r7, #6]
 8000f06:	f7ff fdf3 	bl	8000af0 <ili9341_SetDisplayWindow>
  ILI9341_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x66", 1); // Read: only 24bit pixel mode
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	490b      	ldr	r1, [pc, #44]	; (8000f3c <ili9341_ReadRGBImage+0x5c>)
 8000f0e:	203a      	movs	r0, #58	; 0x3a
 8000f10:	f001 f828 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_ReadCmd8MultipleData24to16(ILI9341_RAMRD, pData, Xsize * Ysize, 1);
 8000f14:	887b      	ldrh	r3, [r7, #2]
 8000f16:	883a      	ldrh	r2, [r7, #0]
 8000f18:	fb02 f303 	mul.w	r3, r2, r3
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	2301      	movs	r3, #1
 8000f20:	69b9      	ldr	r1, [r7, #24]
 8000f22:	202e      	movs	r0, #46	; 0x2e
 8000f24:	f001 f888 	bl	8002038 <LCD_IO_ReadCmd8MultipleData24to16>
  LCD_IO_WriteCmd8MultipleData8(ILI9341_PIXFMT, (uint8_t *)"\x55", 1); // Return to 16bit pixel mode
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4905      	ldr	r1, [pc, #20]	; (8000f40 <ili9341_ReadRGBImage+0x60>)
 8000f2c:	203a      	movs	r0, #58	; 0x3a
 8000f2e:	f001 f819 	bl	8001f64 <LCD_IO_WriteCmd8MultipleData8>
  ILI9341_LCDMUTEX_POP();
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	080033b4 	.word	0x080033b4
 8000f40:	08003384 	.word	0x08003384

08000f44 <ili9341_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void ili9341_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	80bb      	strh	r3, [r7, #4]
 8000f52:	4613      	mov	r3, r2
 8000f54:	807b      	strh	r3, [r7, #2]
  static uint16_t scrparam[4] = {0, 0, 0, 0};
  ILI9341_LCDMUTEX_PUSH();
  #if (ILI9341_ORIENTATION == 0)
  if((TopFix != scrparam[1]) || (BottonFix != scrparam[3]))
 8000f56:	4b29      	ldr	r3, [pc, #164]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f58:	885b      	ldrh	r3, [r3, #2]
 8000f5a:	88ba      	ldrh	r2, [r7, #4]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d104      	bne.n	8000f6a <ili9341_Scroll+0x26>
 8000f60:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f62:	88db      	ldrh	r3, [r3, #6]
 8000f64:	887a      	ldrh	r2, [r7, #2]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d013      	beq.n	8000f92 <ili9341_Scroll+0x4e>
  {
    scrparam[1] = TopFix;
 8000f6a:	4a24      	ldr	r2, [pc, #144]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f6c:	88bb      	ldrh	r3, [r7, #4]
 8000f6e:	8053      	strh	r3, [r2, #2]
    scrparam[3] = BottonFix;
 8000f70:	4a22      	ldr	r2, [pc, #136]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f72:	887b      	ldrh	r3, [r7, #2]
 8000f74:	80d3      	strh	r3, [r2, #6]
    scrparam[2] = ILI9341_LCD_PIXEL_HEIGHT - TopFix - BottonFix;
 8000f76:	88ba      	ldrh	r2, [r7, #4]
 8000f78:	887b      	ldrh	r3, [r7, #2]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f86:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData16(ILI9341_VSCRDEF, &scrparam[1], 3);
 8000f88:	2203      	movs	r2, #3
 8000f8a:	491d      	ldr	r1, [pc, #116]	; (8001000 <ili9341_Scroll+0xbc>)
 8000f8c:	2033      	movs	r0, #51	; 0x33
 8000f8e:	f001 f809 	bl	8001fa4 <LCD_IO_WriteCmd8MultipleData16>
  }
  Scroll = (0 - Scroll) % scrparam[2];
 8000f92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f96:	425b      	negs	r3, r3
 8000f98:	4a18      	ldr	r2, [pc, #96]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000f9a:	8892      	ldrh	r2, [r2, #4]
 8000f9c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fa0:	fb01 f202 	mul.w	r2, r1, r2
 8000fa4:	1a9b      	subs	r3, r3, r2
 8000fa6:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 8000fa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	da0a      	bge.n	8000fc6 <ili9341_Scroll+0x82>
    Scroll = scrparam[2] + Scroll + scrparam[1];
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fb2:	889a      	ldrh	r2, [r3, #4]
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fbc:	885b      	ldrh	r3, [r3, #2]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	80fb      	strh	r3, [r7, #6]
 8000fc4:	e005      	b.n	8000fd2 <ili9341_Scroll+0x8e>
  else
    Scroll = Scroll + scrparam[1];
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fc8:	885a      	ldrh	r2, [r3, #2]
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	4413      	add	r3, r2
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = scrparam[2] + Scroll + scrparam[1];
  else
    Scroll = Scroll + scrparam[1];
  #endif
  if(Scroll != scrparam[0])
 8000fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd6:	4a09      	ldr	r2, [pc, #36]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fd8:	8812      	ldrh	r2, [r2, #0]
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d009      	beq.n	8000ff2 <ili9341_Scroll+0xae>
  {
    scrparam[0] = Scroll;
 8000fde:	88fa      	ldrh	r2, [r7, #6]
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fe2:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8DataFill16(ILI9341_VSCRSADD, scrparam[0], 1);
 8000fe4:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <ili9341_Scroll+0xb8>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4619      	mov	r1, r3
 8000fec:	2037      	movs	r0, #55	; 0x37
 8000fee:	f000 ff93 	bl	8001f18 <LCD_IO_WriteCmd8DataFill16>
  }
  ILI9341_LCDMUTEX_POP();
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200001b0 	.word	0x200001b0
 8001000:	200001b2 	.word	0x200001b2

08001004 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <BSP_LCD_Init+0x34>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 8001016:	4b09      	ldr	r3, [pc, #36]	; (800103c <BSP_LCD_Init+0x38>)
 8001018:	2200      	movs	r2, #0
 800101a:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 800101c:	4b07      	ldr	r3, [pc, #28]	; (800103c <BSP_LCD_Init+0x38>)
 800101e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001022:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <BSP_LCD_Init+0x38>)
 8001026:	4a06      	ldr	r2, [pc, #24]	; (8001040 <BSP_LCD_Init+0x3c>)
 8001028:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 800102a:	2300      	movs	r3, #0
 800102c:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 800102e:	79fb      	ldrb	r3, [r7, #7]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000058 	.word	0x20000058
 800103c:	200001b8 	.word	0x200001b8
 8001040:	20000008 	.word	0x20000008

08001044 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <BSP_LCD_GetXSize+0x14>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800104e:	4798      	blx	r3
 8001050:	4603      	mov	r3, r0
}
 8001052:	4618      	mov	r0, r3
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000058 	.word	0x20000058

0800105c <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <BSP_LCD_GetYSize+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001066:	4798      	blx	r3
 8001068:	4603      	mov	r3, r0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000058 	.word	0x20000058

08001074 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 800107e:	88fb      	ldrh	r3, [r7, #6]
 8001080:	4a03      	ldr	r2, [pc, #12]	; (8001090 <BSP_LCD_SetBackColor+0x1c>)
 8001082:	6053      	str	r3, [r2, #4]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	200001b8 	.word	0x200001b8

08001094 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 800109c:	4a03      	ldr	r2, [pc, #12]	; (80010ac <BSP_LCD_SetFont+0x18>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6093      	str	r3, [r2, #8]
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr
 80010ac:	200001b8 	.word	0x200001b8

080010b0 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
 80010ba:	460b      	mov	r3, r1
 80010bc:	80bb      	strh	r3, [r7, #4]
 80010be:	4613      	mov	r3, r2
 80010c0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <BSP_LCD_DisplayChar+0x50>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 80010cc:	490c      	ldr	r1, [pc, #48]	; (8001100 <BSP_LCD_DisplayChar+0x50>)
 80010ce:	6889      	ldr	r1, [r1, #8]
 80010d0:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 80010d2:	fb03 f101 	mul.w	r1, r3, r1
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <BSP_LCD_DisplayChar+0x50>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	889b      	ldrh	r3, [r3, #4]
 80010dc:	3307      	adds	r3, #7
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da00      	bge.n	80010e4 <BSP_LCD_DisplayChar+0x34>
 80010e2:	3307      	adds	r3, #7
 80010e4:	10db      	asrs	r3, r3, #3
 80010e6:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 80010ea:	441a      	add	r2, r3
 80010ec:	88b9      	ldrh	r1, [r7, #4]
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 f8f1 	bl	80012d8 <DrawChar>
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200001b8 	.word	0x200001b8

08001104 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8001104:	b590      	push	{r4, r7, lr}
 8001106:	b089      	sub	sp, #36	; 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60ba      	str	r2, [r7, #8]
 800110c:	461a      	mov	r2, r3
 800110e:	4603      	mov	r3, r0
 8001110:	81fb      	strh	r3, [r7, #14]
 8001112:	460b      	mov	r3, r1
 8001114:	81bb      	strh	r3, [r7, #12]
 8001116:	4613      	mov	r3, r2
 8001118:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800111a:	2301      	movs	r3, #1
 800111c:	83fb      	strh	r3, [r7, #30]
 800111e:	2300      	movs	r3, #0
 8001120:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800112e:	e002      	b.n	8001136 <BSP_LCD_DisplayStringAt+0x32>
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	3301      	adds	r3, #1
 8001134:	61bb      	str	r3, [r7, #24]
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	1c5a      	adds	r2, r3, #1
 800113a:	617a      	str	r2, [r7, #20]
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1f6      	bne.n	8001130 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8001142:	f7ff ff7f 	bl	8001044 <BSP_LCD_GetXSize>
 8001146:	4603      	mov	r3, r0
 8001148:	461a      	mov	r2, r3
 800114a:	4b35      	ldr	r3, [pc, #212]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	889b      	ldrh	r3, [r3, #4]
 8001150:	fbb2 f3f3 	udiv	r3, r2, r3
 8001154:	b29b      	uxth	r3, r3
 8001156:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d014      	beq.n	8001188 <BSP_LCD_DisplayStringAt+0x84>
 800115e:	2b03      	cmp	r3, #3
 8001160:	dc23      	bgt.n	80011aa <BSP_LCD_DisplayStringAt+0xa6>
 8001162:	2b01      	cmp	r3, #1
 8001164:	d002      	beq.n	800116c <BSP_LCD_DisplayStringAt+0x68>
 8001166:	2b02      	cmp	r3, #2
 8001168:	d011      	beq.n	800118e <BSP_LCD_DisplayStringAt+0x8a>
 800116a:	e01e      	b.n	80011aa <BSP_LCD_DisplayStringAt+0xa6>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	4a2b      	ldr	r2, [pc, #172]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 8001174:	6892      	ldr	r2, [r2, #8]
 8001176:	8892      	ldrh	r2, [r2, #4]
 8001178:	fb02 f303 	mul.w	r3, r2, r3
 800117c:	085b      	lsrs	r3, r3, #1
 800117e:	b29a      	uxth	r2, r3
 8001180:	89fb      	ldrh	r3, [r7, #14]
 8001182:	4413      	add	r3, r2
 8001184:	83fb      	strh	r3, [r7, #30]
      break;
 8001186:	e013      	b.n	80011b0 <BSP_LCD_DisplayStringAt+0xac>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	83fb      	strh	r3, [r7, #30]
      break;
 800118c:	e010      	b.n	80011b0 <BSP_LCD_DisplayStringAt+0xac>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	b29b      	uxth	r3, r3
 8001196:	4a22      	ldr	r2, [pc, #136]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 8001198:	6892      	ldr	r2, [r2, #8]
 800119a:	8892      	ldrh	r2, [r2, #4]
 800119c:	fb02 f303 	mul.w	r3, r2, r3
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	89fb      	ldrh	r3, [r7, #14]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	83fb      	strh	r3, [r7, #30]
      break;
 80011a8:	e002      	b.n	80011b0 <BSP_LCD_DisplayStringAt+0xac>
    }    
  default:
    {
      refcolumn = Xpos;
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	83fb      	strh	r3, [r7, #30]
      break;
 80011ae:	bf00      	nop
    }
  }
  
  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 80011b0:	e012      	b.n	80011d8 <BSP_LCD_DisplayStringAt+0xd4>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	781a      	ldrb	r2, [r3, #0]
 80011b6:	89b9      	ldrh	r1, [r7, #12]
 80011b8:	8bfb      	ldrh	r3, [r7, #30]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff78 	bl	80010b0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	889a      	ldrh	r2, [r3, #4]
 80011c6:	8bfb      	ldrh	r3, [r7, #30]
 80011c8:	4413      	add	r3, r2
 80011ca:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	3301      	adds	r3, #1
 80011d0:	60bb      	str	r3, [r7, #8]
    i++;
 80011d2:	8bbb      	ldrh	r3, [r7, #28]
 80011d4:	3301      	adds	r3, #1
 80011d6:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	bf14      	ite	ne
 80011e0:	2301      	movne	r3, #1
 80011e2:	2300      	moveq	r3, #0
 80011e4:	b2dc      	uxtb	r4, r3
 80011e6:	f7ff ff2d 	bl	8001044 <BSP_LCD_GetXSize>
 80011ea:	4603      	mov	r3, r0
 80011ec:	4619      	mov	r1, r3
 80011ee:	8bbb      	ldrh	r3, [r7, #28]
 80011f0:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 80011f2:	6892      	ldr	r2, [r2, #8]
 80011f4:	8892      	ldrh	r2, [r2, #4]
 80011f6:	fb02 f303 	mul.w	r3, r2, r3
 80011fa:	1acb      	subs	r3, r1, r3
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4a08      	ldr	r2, [pc, #32]	; (8001220 <BSP_LCD_DisplayStringAt+0x11c>)
 8001200:	6892      	ldr	r2, [r2, #8]
 8001202:	8892      	ldrh	r2, [r2, #4]
 8001204:	4293      	cmp	r3, r2
 8001206:	bfac      	ite	ge
 8001208:	2301      	movge	r3, #1
 800120a:	2300      	movlt	r3, #0
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4023      	ands	r3, r4
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d1cd      	bne.n	80011b2 <BSP_LCD_DisplayStringAt+0xae>
  }
}
 8001216:	bf00      	nop
 8001218:	bf00      	nop
 800121a:	3724      	adds	r7, #36	; 0x24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd90      	pop	{r4, r7, pc}
 8001220:	200001b8 	.word	0x200001b8

08001224 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	603a      	str	r2, [r7, #0]
 800122e:	80fb      	strh	r3, [r7, #6]
 8001230:	460b      	mov	r3, r1
 8001232:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	3312      	adds	r3, #18
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	3313      	adds	r3, #19
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	021b      	lsls	r3, r3, #8
 800124c:	441a      	add	r2, r3
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	3314      	adds	r3, #20
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	041b      	lsls	r3, r3, #16
 8001256:	441a      	add	r2, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	3315      	adds	r3, #21
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	061b      	lsls	r3, r3, #24
 8001260:	4413      	add	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	3316      	adds	r3, #22
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	461a      	mov	r2, r3
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	3317      	adds	r3, #23
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	441a      	add	r2, r3
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	3318      	adds	r3, #24
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	041b      	lsls	r3, r3, #16
 800127e:	441a      	add	r2, r3
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	3319      	adds	r3, #25
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	061b      	lsls	r3, r3, #24
 8001288:	4413      	add	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	b29a      	uxth	r2, r3
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	b29b      	uxth	r3, r3
 8001294:	88b9      	ldrh	r1, [r7, #4]
 8001296:	88f8      	ldrh	r0, [r7, #6]
 8001298:	f000 f910 	bl	80014bc <SetDisplayWindow>
  
  if(lcd_drv->DrawBitmap != NULL)
 800129c:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <BSP_LCD_DrawBitmap+0xb0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d006      	beq.n	80012b4 <BSP_LCD_DrawBitmap+0x90>
  {
    lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <BSP_LCD_DrawBitmap+0xb0>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ac:	88b9      	ldrh	r1, [r7, #4]
 80012ae:	88f8      	ldrh	r0, [r7, #6]
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	4798      	blx	r3
  } 
  SetDisplayWindow(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80012b4:	f7ff fec6 	bl	8001044 <BSP_LCD_GetXSize>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461c      	mov	r4, r3
 80012bc:	f7ff fece 	bl	800105c <BSP_LCD_GetYSize>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4622      	mov	r2, r4
 80012c4:	2100      	movs	r1, #0
 80012c6:	2000      	movs	r0, #0
 80012c8:	f000 f8f8 	bl	80014bc <SetDisplayWindow>
}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	20000058 	.word	0x20000058

080012d8 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	603a      	str	r2, [r7, #0]
 80012e2:	80fb      	strh	r3, [r7, #6]
 80012e4:	460b      	mov	r3, r1
 80012e6:	80bb      	strh	r3, [r7, #4]
  uint32_t counterh = 0, counterw = 0, index = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  uint16_t height = 0, width = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	82fb      	strh	r3, [r7, #22]
 80012f8:	2300      	movs	r3, #0
 80012fa:	82bb      	strh	r3, [r7, #20]
  uint8_t offset = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	74fb      	strb	r3, [r7, #19]
  uint8_t *pchar = NULL;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
  uint32_t line = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  
  height = DrawProp.pFont->Height;
 8001308:	4b63      	ldr	r3, [pc, #396]	; (8001498 <DrawChar+0x1c0>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	88db      	ldrh	r3, [r3, #6]
 800130e:	82fb      	strh	r3, [r7, #22]
  width  = DrawProp.pFont->Width;
 8001310:	4b61      	ldr	r3, [pc, #388]	; (8001498 <DrawChar+0x1c0>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	889b      	ldrh	r3, [r3, #4]
 8001316:	82bb      	strh	r3, [r7, #20]
  
  /* Fill bitmap header*/
  *(uint16_t *) (bitmap + 2) = (uint16_t)(height*width*2+OFFSET_BITMAP);
 8001318:	8afb      	ldrh	r3, [r7, #22]
 800131a:	8aba      	ldrh	r2, [r7, #20]
 800131c:	fb02 f303 	mul.w	r3, r2, r3
 8001320:	b29b      	uxth	r3, r3
 8001322:	331b      	adds	r3, #27
 8001324:	b29b      	uxth	r3, r3
 8001326:	4a5d      	ldr	r2, [pc, #372]	; (800149c <DrawChar+0x1c4>)
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	b29b      	uxth	r3, r3
 800132c:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 4) = (uint16_t)((height*width*2+OFFSET_BITMAP)>>16);
 800132e:	8afb      	ldrh	r3, [r7, #22]
 8001330:	8aba      	ldrh	r2, [r7, #20]
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	331b      	adds	r3, #27
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	141a      	asrs	r2, r3, #16
 800133c:	4b58      	ldr	r3, [pc, #352]	; (80014a0 <DrawChar+0x1c8>)
 800133e:	b292      	uxth	r2, r2
 8001340:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 10) = OFFSET_BITMAP;
 8001342:	4b58      	ldr	r3, [pc, #352]	; (80014a4 <DrawChar+0x1cc>)
 8001344:	2236      	movs	r2, #54	; 0x36
 8001346:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 18) = (uint16_t)(width);
 8001348:	4a57      	ldr	r2, [pc, #348]	; (80014a8 <DrawChar+0x1d0>)
 800134a:	8abb      	ldrh	r3, [r7, #20]
 800134c:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 20) = (uint16_t)((width)>>16);
 800134e:	8abb      	ldrh	r3, [r7, #20]
 8001350:	141a      	asrs	r2, r3, #16
 8001352:	4b56      	ldr	r3, [pc, #344]	; (80014ac <DrawChar+0x1d4>)
 8001354:	b292      	uxth	r2, r2
 8001356:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 22) = (uint16_t)(height);
 8001358:	4a55      	ldr	r2, [pc, #340]	; (80014b0 <DrawChar+0x1d8>)
 800135a:	8afb      	ldrh	r3, [r7, #22]
 800135c:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 24) = (uint16_t)((height)>>16);
 800135e:	8afb      	ldrh	r3, [r7, #22]
 8001360:	141a      	asrs	r2, r3, #16
 8001362:	4b54      	ldr	r3, [pc, #336]	; (80014b4 <DrawChar+0x1dc>)
 8001364:	b292      	uxth	r2, r2
 8001366:	801a      	strh	r2, [r3, #0]
  
  offset =  8 *((width + 7)/8) - width ;
 8001368:	8abb      	ldrh	r3, [r7, #20]
 800136a:	3307      	adds	r3, #7
 800136c:	2b00      	cmp	r3, #0
 800136e:	da00      	bge.n	8001372 <DrawChar+0x9a>
 8001370:	3307      	adds	r3, #7
 8001372:	10db      	asrs	r3, r3, #3
 8001374:	b2db      	uxtb	r3, r3
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	b2da      	uxtb	r2, r3
 800137a:	8abb      	ldrh	r3, [r7, #20]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	74fb      	strb	r3, [r7, #19]
  
  for(counterh = 0; counterh < height; counterh++)
 8001382:	2300      	movs	r3, #0
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
 8001386:	e078      	b.n	800147a <DrawChar+0x1a2>
  {
    pchar = ((uint8_t *)pChar + (width + 7)/8 * counterh);
 8001388:	8abb      	ldrh	r3, [r7, #20]
 800138a:	3307      	adds	r3, #7
 800138c:	2b00      	cmp	r3, #0
 800138e:	da00      	bge.n	8001392 <DrawChar+0xba>
 8001390:	3307      	adds	r3, #7
 8001392:	10db      	asrs	r3, r3, #3
 8001394:	461a      	mov	r2, r3
 8001396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001398:	fb02 f303 	mul.w	r3, r2, r3
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	4413      	add	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]
    
    if(((width + 7)/8) == 3)
 80013a2:	8abb      	ldrh	r3, [r7, #20]
 80013a4:	3b11      	subs	r3, #17
 80013a6:	2b07      	cmp	r3, #7
 80013a8:	d80c      	bhi.n	80013c4 <DrawChar+0xec>
    {
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	041a      	lsls	r2, r3, #16
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	3301      	adds	r3, #1
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	4313      	orrs	r3, r2
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	3202      	adds	r2, #2
 80013be:	7812      	ldrb	r2, [r2, #0]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 2)
 80013c4:	8abb      	ldrh	r3, [r7, #20]
 80013c6:	3b09      	subs	r3, #9
 80013c8:	2b07      	cmp	r3, #7
 80013ca:	d807      	bhi.n	80013dc <DrawChar+0x104>
    {
      line =  (pchar[0]<< 8) | pchar[1];
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	3201      	adds	r2, #1
 80013d6:	7812      	ldrb	r2, [r2, #0]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 1)
 80013dc:	8abb      	ldrh	r3, [r7, #20]
 80013de:	3b01      	subs	r3, #1
 80013e0:	2b07      	cmp	r3, #7
 80013e2:	d802      	bhi.n	80013ea <DrawChar+0x112>
    {
      line =  pchar[0];
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	61fb      	str	r3, [r7, #28]
    }    
    
    for (counterw = 0; counterw < width; counterw++)
 80013ea:	2300      	movs	r3, #0
 80013ec:	623b      	str	r3, [r7, #32]
 80013ee:	e03d      	b.n	800146c <DrawChar+0x194>
    {
      /* Image in the bitmap is written from the bottom to the top */
      /* Need to invert image in the bitmap */
      index = (((height-counterh-1)*width)+(counterw))*2+OFFSET_BITMAP;
 80013f0:	8afa      	ldrh	r2, [r7, #22]
 80013f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	3b01      	subs	r3, #1
 80013f8:	8aba      	ldrh	r2, [r7, #20]
 80013fa:	fb03 f202 	mul.w	r2, r3, r2
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	4413      	add	r3, r2
 8001402:	331b      	adds	r3, #27
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	61bb      	str	r3, [r7, #24]
      if(line & (1 << (width- counterw + offset- 1))) 
 8001408:	8aba      	ldrh	r2, [r7, #20]
 800140a:	6a3b      	ldr	r3, [r7, #32]
 800140c:	1ad2      	subs	r2, r2, r3
 800140e:	7cfb      	ldrb	r3, [r7, #19]
 8001410:	4413      	add	r3, r2
 8001412:	3b01      	subs	r3, #1
 8001414:	2201      	movs	r2, #1
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	461a      	mov	r2, r3
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	4013      	ands	r3, r2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d010      	beq.n	8001446 <DrawChar+0x16e>
      {
        bitmap[index] = (uint8_t)DrawProp.TextColor;
 8001424:	4b1c      	ldr	r3, [pc, #112]	; (8001498 <DrawChar+0x1c0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	b2d9      	uxtb	r1, r3
 800142a:	4a23      	ldr	r2, [pc, #140]	; (80014b8 <DrawChar+0x1e0>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	4413      	add	r3, r2
 8001430:	460a      	mov	r2, r1
 8001432:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.TextColor >> 8);
 8001434:	4b18      	ldr	r3, [pc, #96]	; (8001498 <DrawChar+0x1c0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0a1a      	lsrs	r2, r3, #8
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	3301      	adds	r3, #1
 800143e:	b2d1      	uxtb	r1, r2
 8001440:	4a1d      	ldr	r2, [pc, #116]	; (80014b8 <DrawChar+0x1e0>)
 8001442:	54d1      	strb	r1, [r2, r3]
 8001444:	e00f      	b.n	8001466 <DrawChar+0x18e>
      }
      else
      {
        bitmap[index] = (uint8_t)DrawProp.BackColor;
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <DrawChar+0x1c0>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	b2d9      	uxtb	r1, r3
 800144c:	4a1a      	ldr	r2, [pc, #104]	; (80014b8 <DrawChar+0x1e0>)
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	4413      	add	r3, r2
 8001452:	460a      	mov	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.BackColor >> 8);
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <DrawChar+0x1c0>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	0a1a      	lsrs	r2, r3, #8
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	3301      	adds	r3, #1
 8001460:	b2d1      	uxtb	r1, r2
 8001462:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <DrawChar+0x1e0>)
 8001464:	54d1      	strb	r1, [r2, r3]
    for (counterw = 0; counterw < width; counterw++)
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	3301      	adds	r3, #1
 800146a:	623b      	str	r3, [r7, #32]
 800146c:	8abb      	ldrh	r3, [r7, #20]
 800146e:	6a3a      	ldr	r2, [r7, #32]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3bd      	bcc.n	80013f0 <DrawChar+0x118>
  for(counterh = 0; counterh < height; counterh++)
 8001474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001476:	3301      	adds	r3, #1
 8001478:	627b      	str	r3, [r7, #36]	; 0x24
 800147a:	8afb      	ldrh	r3, [r7, #22]
 800147c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800147e:	429a      	cmp	r2, r3
 8001480:	d382      	bcc.n	8001388 <DrawChar+0xb0>
      } 
    }
  }
  BSP_LCD_DrawBitmap(Xpos, Ypos, bitmap);
 8001482:	88b9      	ldrh	r1, [r7, #4]
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <DrawChar+0x1e0>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fecb 	bl	8001224 <BSP_LCD_DrawBitmap>
}
 800148e:	bf00      	nop
 8001490:	3728      	adds	r7, #40	; 0x28
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200001b8 	.word	0x200001b8
 800149c:	200001c6 	.word	0x200001c6
 80014a0:	200001c8 	.word	0x200001c8
 80014a4:	200001ce 	.word	0x200001ce
 80014a8:	200001d6 	.word	0x200001d6
 80014ac:	200001d8 	.word	0x200001d8
 80014b0:	200001da 	.word	0x200001da
 80014b4:	200001dc 	.word	0x200001dc
 80014b8:	200001c4 	.word	0x200001c4

080014bc <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80014bc:	b590      	push	{r4, r7, lr}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4604      	mov	r4, r0
 80014c4:	4608      	mov	r0, r1
 80014c6:	4611      	mov	r1, r2
 80014c8:	461a      	mov	r2, r3
 80014ca:	4623      	mov	r3, r4
 80014cc:	80fb      	strh	r3, [r7, #6]
 80014ce:	4603      	mov	r3, r0
 80014d0:	80bb      	strh	r3, [r7, #4]
 80014d2:	460b      	mov	r3, r1
 80014d4:	807b      	strh	r3, [r7, #2]
 80014d6:	4613      	mov	r3, r2
 80014d8:	803b      	strh	r3, [r7, #0]
  if(lcd_drv->SetDisplayWindow != NULL)
 80014da:	4b08      	ldr	r3, [pc, #32]	; (80014fc <SetDisplayWindow+0x40>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d007      	beq.n	80014f4 <SetDisplayWindow+0x38>
  {
    lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 80014e4:	4b05      	ldr	r3, [pc, #20]	; (80014fc <SetDisplayWindow+0x40>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	69dc      	ldr	r4, [r3, #28]
 80014ea:	883b      	ldrh	r3, [r7, #0]
 80014ec:	887a      	ldrh	r2, [r7, #2]
 80014ee:	88b9      	ldrh	r1, [r7, #4]
 80014f0:	88f8      	ldrh	r0, [r7, #6]
 80014f2:	47a0      	blx	r4
  }  
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd90      	pop	{r4, r7, pc}
 80014fc:	20000058 	.word	0x20000058

08001500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	2b00      	cmp	r3, #0
 8001510:	db0b      	blt.n	800152a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	f003 021f 	and.w	r2, r3, #31
 8001518:	4906      	ldr	r1, [pc, #24]	; (8001534 <__NVIC_EnableIRQ+0x34>)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	095b      	lsrs	r3, r3, #5
 8001520:	2001      	movs	r0, #1
 8001522:	fa00 f202 	lsl.w	r2, r0, r2
 8001526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	e000e100 	.word	0xe000e100

08001538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	6039      	str	r1, [r7, #0]
 8001542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	db0a      	blt.n	8001562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	b2da      	uxtb	r2, r3
 8001550:	490c      	ldr	r1, [pc, #48]	; (8001584 <__NVIC_SetPriority+0x4c>)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	0112      	lsls	r2, r2, #4
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	440b      	add	r3, r1
 800155c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001560:	e00a      	b.n	8001578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	b2da      	uxtb	r2, r3
 8001566:	4908      	ldr	r1, [pc, #32]	; (8001588 <__NVIC_SetPriority+0x50>)
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	3b04      	subs	r3, #4
 8001570:	0112      	lsls	r2, r2, #4
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	440b      	add	r3, r1
 8001576:	761a      	strb	r2, [r3, #24]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	e000e100 	.word	0xe000e100
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <LcdDirRead>:

#elif   LCD_SPI_MODE == 2
/* Fullduplex SPI : the direction is fix */
extern inline void LcdDirRead(uint32_t d);
inline void LcdDirRead(uint32_t d)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_SCK);
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <LcdDirRead+0x70>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800159c:	4a17      	ldr	r2, [pc, #92]	; (80015fc <LcdDirRead+0x70>)
 800159e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80015a2:	6013      	str	r3, [r2, #0]
  while(d--)
 80015a4:	e008      	b.n	80015b8 <LcdDirRead+0x2c>
  {
    GPIOX_ODR(LCD_SCK) = 0;
 80015a6:	4b16      	ldr	r3, [pc, #88]	; (8001600 <LcdDirRead+0x74>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
    LCD_READ_DELAY;
 80015ac:	2000      	movs	r0, #0
 80015ae:	f000 fb99 	bl	8001ce4 <LCD_IO_Delay>
    GPIOX_ODR(LCD_SCK) = 1;
 80015b2:	4b13      	ldr	r3, [pc, #76]	; (8001600 <LcdDirRead+0x74>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	601a      	str	r2, [r3, #0]
  while(d--)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	1e5a      	subs	r2, r3, #1
 80015bc:	607a      	str	r2, [r7, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f1      	bne.n	80015a6 <LcdDirRead+0x1a>
  }
  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_SCK);
 80015c2:	4b0e      	ldr	r3, [pc, #56]	; (80015fc <LcdDirRead+0x70>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80015ca:	4a0c      	ldr	r2, [pc, #48]	; (80015fc <LcdDirRead+0x70>)
 80015cc:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 80015d0:	6013      	str	r3, [r2, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80015d2:	e002      	b.n	80015da <LcdDirRead+0x4e>
    d = SPIX->DR;
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <LcdDirRead+0x78>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <LcdDirRead+0x7c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f8      	bne.n	80015d4 <LcdDirRead+0x48>
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | (LCD_SPI_SPD_READ << SPI_CR1_BR_Pos) | SPI_CR1_RXONLY;
 80015e2:	4b08      	ldr	r3, [pc, #32]	; (8001604 <LcdDirRead+0x78>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 80015ea:	4a06      	ldr	r2, [pc, #24]	; (8001604 <LcdDirRead+0x78>)
 80015ec:	f443 6383 	orr.w	r3, r3, #1048	; 0x418
 80015f0:	6013      	str	r3, [r2, #0]
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40010c04 	.word	0x40010c04
 8001600:	422181b4 	.word	0x422181b4
 8001604:	40003800 	.word	0x40003800
 8001608:	42070100 	.word	0x42070100

0800160c <LcdDirWrite>:

extern inline void LcdDirWrite(void);
inline void LcdDirWrite(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
  volatile uint32_t d8 __attribute__((unused));
  SPIX->CR1 &= ~SPI_CR1_SPE;
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <LcdDirWrite+0x5c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a14      	ldr	r2, [pc, #80]	; (8001668 <LcdDirWrite+0x5c>)
 8001618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800161c:	6013      	str	r3, [r2, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800161e:	e002      	b.n	8001626 <LcdDirWrite+0x1a>
    d8 = SPIX->DR;
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <LcdDirWrite+0x5c>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001626:	4b11      	ldr	r3, [pc, #68]	; (800166c <LcdDirWrite+0x60>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f8      	bne.n	8001620 <LcdDirWrite+0x14>
  SPIX->CR1 = (SPIX->CR1 & ~(SPI_CR1_BR | SPI_CR1_RXONLY)) | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 800162e:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <LcdDirWrite+0x5c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 8001636:	4a0c      	ldr	r2, [pc, #48]	; (8001668 <LcdDirWrite+0x5c>)
 8001638:	f043 0308 	orr.w	r3, r3, #8
 800163c:	6013      	str	r3, [r2, #0]
  LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 800163e:	2001      	movs	r0, #1
 8001640:	f000 fb50 	bl	8001ce4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001644:	e002      	b.n	800164c <LcdDirWrite+0x40>
    d8 = SPIX->DR;
 8001646:	4b08      	ldr	r3, [pc, #32]	; (8001668 <LcdDirWrite+0x5c>)
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800164c:	4b07      	ldr	r3, [pc, #28]	; (800166c <LcdDirWrite+0x60>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f8      	bne.n	8001646 <LcdDirWrite+0x3a>
  SPIX->CR1 |= SPI_CR1_SPE;
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <LcdDirWrite+0x5c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a03      	ldr	r2, [pc, #12]	; (8001668 <LcdDirWrite+0x5c>)
 800165a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40003800 	.word	0x40003800
 800166c:	42070100 	.word	0x42070100

08001670 <LcdWrite8>:
#endif

//-----------------------------------------------------------------------------
extern inline void LcdWrite8(uint8_t d8);
inline void LcdWrite8(uint8_t d8)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  SPIX->DR = d8;
 800167a:	4a08      	ldr	r2, [pc, #32]	; (800169c <LcdWrite8+0x2c>)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 8001680:	2002      	movs	r0, #2
 8001682:	f000 fb2f 	bl	8001ce4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8001686:	bf00      	nop
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <LcdWrite8+0x30>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1fb      	bne.n	8001688 <LcdWrite8+0x18>
}
 8001690:	bf00      	nop
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40003800 	.word	0x40003800
 80016a0:	4207011c 	.word	0x4207011c

080016a4 <LcdCmdWrite8>:
}

//-----------------------------------------------------------------------------
extern inline void LcdCmdWrite8(uint8_t cmd8);
inline void LcdCmdWrite8(uint8_t cmd8)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
  LCD_RS_CMD;
 80016ae:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <LcdCmdWrite8+0x34>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
  SPIX->DR = cmd8;
 80016b4:	4a09      	ldr	r2, [pc, #36]	; (80016dc <LcdCmdWrite8+0x38>)
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 80016ba:	2002      	movs	r0, #2
 80016bc:	f000 fb12 	bl	8001ce4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 80016c0:	bf00      	nop
 80016c2:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <LcdCmdWrite8+0x3c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1fb      	bne.n	80016c2 <LcdCmdWrite8+0x1e>
  LCD_RS_DATA;
 80016ca:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <LcdCmdWrite8+0x34>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	422181ac 	.word	0x422181ac
 80016dc:	40003800 	.word	0x40003800
 80016e0:	4207011c 	.word	0x4207011c

080016e4 <LcdWrite16>:

//-----------------------------------------------------------------------------
extern inline void LcdWrite16(uint16_t d16);
inline void LcdWrite16(uint16_t d16)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	80fb      	strh	r3, [r7, #6]
  SPIX->DR = d16;
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <LcdWrite16+0x2c>)
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(1);
 80016f4:	2001      	movs	r0, #1
 80016f6:	f000 faf5 	bl	8001ce4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 80016fa:	bf00      	nop
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <LcdWrite16+0x30>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1fb      	bne.n	80016fc <LcdWrite16+0x18>
}
 8001704:	bf00      	nop
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40003800 	.word	0x40003800
 8001714:	4207011c 	.word	0x4207011c

08001718 <WaitForDmaEnd>:
#ifndef osFeature_Semaphore
/* no FreeRtos */

extern inline void WaitForDmaEnd(void);
inline void WaitForDmaEnd(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  while(LCD_IO_DmaTransferStatus);
 800171c:	bf00      	nop
 800171e:	4b04      	ldr	r3, [pc, #16]	; (8001730 <WaitForDmaEnd+0x18>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1fb      	bne.n	800171e <WaitForDmaEnd+0x6>
}
 8001726:	bf00      	nop
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	2000052c 	.word	0x2000052c

08001734 <DMA1_Channel5_IRQHandler>:
//-----------------------------------------------------------------------------
/* SPI TX on DMA */

//-----------------------------------------------------------------------------
void DMAX_CHANNEL_IRQHANDLER(LCD_DMA_TX)(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  if(DMAX(LCD_DMA_TX)->ISR & DMAX_ISR_TCIF(LCD_DMA_TX))
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <DMA1_Channel5_IRQHandler+0x64>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d023      	beq.n	800178c <DMA1_Channel5_IRQHandler+0x58>
  {
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CTCIF(LCD_DMA_TX);
 8001744:	4b14      	ldr	r3, [pc, #80]	; (8001798 <DMA1_Channel5_IRQHandler+0x64>)
 8001746:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800174a:	605a      	str	r2, [r3, #4]
    DMAX_CHANNEL(LCD_DMA_TX)->CCR = 0;
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <DMA1_Channel5_IRQHandler+0x68>)
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
    while(DMAX_CHANNEL(LCD_DMA_TX)->CCR & DMA_CCR_EN);
 8001752:	bf00      	nop
 8001754:	4b11      	ldr	r3, [pc, #68]	; (800179c <DMA1_Channel5_IRQHandler+0x68>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f9      	bne.n	8001754 <DMA1_Channel5_IRQHandler+0x20>
    BITBAND_ACCESS(SPIX->CR2, SPI_CR2_TXDMAEN_Pos) = 0;
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <DMA1_Channel5_IRQHandler+0x6c>)
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8001766:	bf00      	nop
 8001768:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <DMA1_Channel5_IRQHandler+0x70>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1fb      	bne.n	8001768 <DMA1_Channel5_IRQHandler+0x34>
    LCD_IO_Delay(2 ^ LCD_SPI_SPD_WRITE);
 8001770:	2003      	movs	r0, #3
 8001772:	f000 fab7 	bl	8001ce4 <LCD_IO_Delay>

    if(LCD_IO_DmaTransferStatus == 1) /* last transfer end ? */
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <DMA1_Channel5_IRQHandler+0x74>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d102      	bne.n	8001784 <DMA1_Channel5_IRQHandler+0x50>
      LCD_CS_OFF;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <DMA1_Channel5_IRQHandler+0x78>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]

    #ifndef osFeature_Semaphore
    /* no FreeRtos */
    LCD_IO_DmaTransferStatus = 0;
 8001784:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <DMA1_Channel5_IRQHandler+0x74>)
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(spiDmaBinSemHandle);
    #endif // #else osFeature_Semaphore
  }
  else
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
}
 800178a:	e003      	b.n	8001794 <DMA1_Channel5_IRQHandler+0x60>
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
 800178c:	4b02      	ldr	r3, [pc, #8]	; (8001798 <DMA1_Channel5_IRQHandler+0x64>)
 800178e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001792:	605a      	str	r2, [r3, #4]
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40020000 	.word	0x40020000
 800179c:	40020058 	.word	0x40020058
 80017a0:	42070084 	.word	0x42070084
 80017a4:	4207011c 	.word	0x4207011c
 80017a8:	2000052c 	.word	0x2000052c
 80017ac:	422181b0 	.word	0x422181b0

080017b0 <LCD_IO_WriteMultiData>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData(void * pData, uint32_t Size, uint32_t dmacr)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
 80017bc:	4b19      	ldr	r3, [pc, #100]	; (8001824 <LCD_IO_WriteMultiData+0x74>)
 80017be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017c2:	605a      	str	r2, [r3, #4]
  SPIX->CR1 &= ~SPI_CR1_SPE;           /* SPI stop */
 80017c4:	4b18      	ldr	r3, [pc, #96]	; (8001828 <LCD_IO_WriteMultiData+0x78>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a17      	ldr	r2, [pc, #92]	; (8001828 <LCD_IO_WriteMultiData+0x78>)
 80017ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017ce:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR = 0;   /* DMA stop */
 80017d0:	4b16      	ldr	r3, [pc, #88]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_TX)->CCR & DMA_CCR_EN);
 80017d6:	bf00      	nop
 80017d8:	4b14      	ldr	r3, [pc, #80]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f9      	bne.n	80017d8 <LCD_IO_WriteMultiData+0x28>
  DMAX_CHANNEL(LCD_DMA_TX)->CMAR = (uint32_t)pData;
 80017e4:	4a11      	ldr	r2, [pc, #68]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	60d3      	str	r3, [r2, #12]
  DMAX_CHANNEL(LCD_DMA_TX)->CPAR = (uint32_t)&SPIX->DR;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017ec:	4a10      	ldr	r2, [pc, #64]	; (8001830 <LCD_IO_WriteMultiData+0x80>)
 80017ee:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_TX)->CNDTR = Size;
 80017f0:	4a0e      	ldr	r2, [pc, #56]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	6053      	str	r3, [r2, #4]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR = dmacr;
 80017f6:	4a0d      	ldr	r2, [pc, #52]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_TXDMAEN_Pos) = 1;
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <LCD_IO_WriteMultiData+0x84>)
 80017fe:	2201      	movs	r2, #1
 8001800:	601a      	str	r2, [r3, #0]
  SPIX->CR1 |= SPI_CR1_SPE;
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <LCD_IO_WriteMultiData+0x78>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a08      	ldr	r2, [pc, #32]	; (8001828 <LCD_IO_WriteMultiData+0x78>)
 8001808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800180c:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR |= DMA_CCR_EN;
 800180e:	4b07      	ldr	r3, [pc, #28]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a06      	ldr	r2, [pc, #24]	; (800182c <LCD_IO_WriteMultiData+0x7c>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6013      	str	r3, [r2, #0]
}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40020000 	.word	0x40020000
 8001828:	40003800 	.word	0x40003800
 800182c:	40020058 	.word	0x40020058
 8001830:	4000380c 	.word	0x4000380c
 8001834:	42070084 	.word	0x42070084

08001838 <LCD_IO_WriteMultiData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData8(uint8_t * pData, uint32_t Size, uint32_t dinc)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  uint32_t dmacr;
  static uint8_t d8s;
  if(!dinc)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d109      	bne.n	800185e <LCD_IO_WriteMultiData8+0x26>
  {
    d8s = *pData;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <LCD_IO_WriteMultiData8+0x98>)
 8001850:	701a      	strb	r2, [r3, #0]
    pData = &d8s;
 8001852:	4b1f      	ldr	r3, [pc, #124]	; (80018d0 <LCD_IO_WriteMultiData8+0x98>)
 8001854:	60fb      	str	r3, [r7, #12]
    dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) |
 8001856:	f241 0312 	movw	r3, #4114	; 0x1012
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	e030      	b.n	80018c0 <LCD_IO_WriteMultiData8+0x88>
            (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (0 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);
  }
  else
    dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) |
 800185e:	f241 0392 	movw	r3, #4242	; 0x1092
 8001862:	617b      	str	r3, [r7, #20]
            (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (1 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);

  while(Size)
 8001864:	e02c      	b.n	80018c0 <LCD_IO_WriteMultiData8+0x88>
  {
    if(Size <= DMA_MAXSIZE)
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800186c:	4293      	cmp	r3, r2
 800186e:	d80f      	bhi.n	8001890 <LCD_IO_WriteMultiData8+0x58>
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8001870:	4b18      	ldr	r3, [pc, #96]	; (80018d4 <LCD_IO_WriteMultiData8+0x9c>)
 8001872:	2201      	movs	r2, #1
 8001874:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size, dmacr);
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	68b9      	ldr	r1, [r7, #8]
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff ff98 	bl	80017b0 <LCD_IO_WriteMultiData>
      Size = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT == 1
      if(dinc)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d01a      	beq.n	80018c0 <LCD_IO_WriteMultiData8+0x88>
        WaitForDmaEnd();
 800188a:	f7ff ff45 	bl	8001718 <WaitForDmaEnd>
 800188e:	e017      	b.n	80018c0 <LCD_IO_WriteMultiData8+0x88>
      #endif
    }
    else
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8001890:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <LCD_IO_WriteMultiData8+0x9c>)
 8001892:	2202      	movs	r2, #2
 8001894:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	f7ff ff87 	bl	80017b0 <LCD_IO_WriteMultiData>
      if(dinc)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d004      	beq.n	80018b2 <LCD_IO_WriteMultiData8+0x7a>
        pData+= DMA_MAXSIZE;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80018ae:	33fe      	adds	r3, #254	; 0xfe
 80018b0:	60fb      	str	r3, [r7, #12]
      Size-= DMA_MAXSIZE;
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 80018b8:	3bfe      	subs	r3, #254	; 0xfe
 80018ba:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 80018bc:	f7ff ff2c 	bl	8001718 <WaitForDmaEnd>
  while(Size)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1cf      	bne.n	8001866 <LCD_IO_WriteMultiData8+0x2e>
    }
    #if LCD_DMA_TXWAIT == 2
    WaitForDmaEnd();
    #endif
  }
}
 80018c6:	bf00      	nop
 80018c8:	bf00      	nop
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000530 	.word	0x20000530
 80018d4:	2000052c 	.word	0x2000052c

080018d8 <LCD_IO_WriteMultiData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData16(uint16_t * pData, uint32_t Size, uint32_t dinc)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t dmacr;
  static uint16_t d16s;
  if(!dinc)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d109      	bne.n	80018fe <LCD_IO_WriteMultiData16+0x26>
  {
    d16s = *pData;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	881a      	ldrh	r2, [r3, #0]
 80018ee:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <LCD_IO_WriteMultiData16+0xdc>)
 80018f0:	801a      	strh	r2, [r3, #0]
    pData = &d16s;
 80018f2:	4b30      	ldr	r3, [pc, #192]	; (80019b4 <LCD_IO_WriteMultiData16+0xdc>)
 80018f4:	60fb      	str	r3, [r7, #12]
    dmacr = DMA_CCR_TCIE | (1 << DMA_CCR_MSIZE_Pos) |
 80018f6:	f241 5312 	movw	r3, #5394	; 0x1512
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	e051      	b.n	80019a2 <LCD_IO_WriteMultiData16+0xca>
            (1 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (0 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);
  }
  else
    dmacr = DMA_CCR_TCIE | (1 << DMA_CCR_MSIZE_Pos) |
 80018fe:	f241 5392 	movw	r3, #5522	; 0x1592
 8001902:	617b      	str	r3, [r7, #20]
            (1 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (1 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);

  while(Size)
 8001904:	e04d      	b.n	80019a2 <LCD_IO_WriteMultiData16+0xca>
  {
    if(Size <= DMA_MAXSIZE)
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800190c:	4293      	cmp	r3, r2
 800190e:	d80f      	bhi.n	8001930 <LCD_IO_WriteMultiData16+0x58>
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8001910:	4b29      	ldr	r3, [pc, #164]	; (80019b8 <LCD_IO_WriteMultiData16+0xe0>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size, dmacr);
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f7ff ff48 	bl	80017b0 <LCD_IO_WriteMultiData>
      Size = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT == 1
      if(dinc)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d03b      	beq.n	80019a2 <LCD_IO_WriteMultiData16+0xca>
        WaitForDmaEnd();
 800192a:	f7ff fef5 	bl	8001718 <WaitForDmaEnd>
 800192e:	e038      	b.n	80019a2 <LCD_IO_WriteMultiData16+0xca>
      #endif
    }
    else if(Size < 2 * DMA_MAXSIZE)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	4a22      	ldr	r2, [pc, #136]	; (80019bc <LCD_IO_WriteMultiData16+0xe4>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d81b      	bhi.n	8001970 <LCD_IO_WriteMultiData16+0x98>
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8001938:	4b1f      	ldr	r3, [pc, #124]	; (80019b8 <LCD_IO_WriteMultiData16+0xe0>)
 800193a:	2202      	movs	r2, #2
 800193c:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size - DMA_MAXSIZE, dmacr);
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001944:	3bfe      	subs	r3, #254	; 0xfe
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	4619      	mov	r1, r3
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f7ff ff30 	bl	80017b0 <LCD_IO_WriteMultiData>
      if(dinc)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d006      	beq.n	8001964 <LCD_IO_WriteMultiData16+0x8c>
        pData+= Size - DMA_MAXSIZE;
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <LCD_IO_WriteMultiData16+0xe8>)
 800195a:	4413      	add	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4413      	add	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]
      Size = DMA_MAXSIZE;
 8001964:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001968:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 800196a:	f7ff fed5 	bl	8001718 <WaitForDmaEnd>
 800196e:	e018      	b.n	80019a2 <LCD_IO_WriteMultiData16+0xca>
      #endif
    }
    else
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <LCD_IO_WriteMultiData16+0xe0>)
 8001972:	2202      	movs	r2, #2
 8001974:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800197c:	68f8      	ldr	r0, [r7, #12]
 800197e:	f7ff ff17 	bl	80017b0 <LCD_IO_WriteMultiData>
      if(dinc)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d005      	beq.n	8001994 <LCD_IO_WriteMultiData16+0xbc>
        pData+= DMA_MAXSIZE;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 800198e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001992:	60fb      	str	r3, [r7, #12]
      Size-= DMA_MAXSIZE;
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 800199a:	3bfe      	subs	r3, #254	; 0xfe
 800199c:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 800199e:	f7ff febb 	bl	8001718 <WaitForDmaEnd>
  while(Size)
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d1ae      	bne.n	8001906 <LCD_IO_WriteMultiData16+0x2e>
    }
    #if LCD_DMA_TXWAIT == 2
    WaitForDmaEnd();
    #endif
  }
}
 80019a8:	bf00      	nop
 80019aa:	bf00      	nop
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000532 	.word	0x20000532
 80019b8:	2000052c 	.word	0x2000052c
 80019bc:	0001fffb 	.word	0x0001fffb
 80019c0:	7fff0002 	.word	0x7fff0002

080019c4 <DMA1_Channel4_IRQHandler>:
//-----------------------------------------------------------------------------
/* SPI RX on DMA */

//-----------------------------------------------------------------------------
void DMAX_CHANNEL_IRQHANDLER(LCD_DMA_RX)(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  volatile uint8_t d8 __attribute__((unused));
  if(DMAX(LCD_DMA_RX)->ISR & DMAX_ISR_TCIF(LCD_DMA_RX))
 80019ca:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <DMA1_Channel4_IRQHandler+0x98>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d03a      	beq.n	8001a4c <DMA1_Channel4_IRQHandler+0x88>
  {
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CTCIF(LCD_DMA_RX);
 80019d6:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <DMA1_Channel4_IRQHandler+0x98>)
 80019d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019dc:	605a      	str	r2, [r3, #4]
    BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 0; /* SPI DMA off  */
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <DMA1_Channel4_IRQHandler+0x9c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80019e4:	e002      	b.n	80019ec <DMA1_Channel4_IRQHandler+0x28>
      d8 = *(uint8_t *)&SPIX->DR;
 80019e6:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <DMA1_Channel4_IRQHandler+0xa0>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	71fb      	strb	r3, [r7, #7]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80019ec:	4b1e      	ldr	r3, [pc, #120]	; (8001a68 <DMA1_Channel4_IRQHandler+0xa4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f8      	bne.n	80019e6 <DMA1_Channel4_IRQHandler+0x22>
    SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | ((LCD_SPI_SPD_READ << SPI_CR1_BR_Pos) | SPI_CR1_BIDIOE);
 80019f4:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <DMA1_Channel4_IRQHandler+0xa8>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80019fc:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001a00:	4a1a      	ldr	r2, [pc, #104]	; (8001a6c <DMA1_Channel4_IRQHandler+0xa8>)
 8001a02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a06:	f043 0318 	orr.w	r3, r3, #24
 8001a0a:	6013      	str	r3, [r2, #0]
    LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f000 f969 	bl	8001ce4 <LCD_IO_Delay>
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001a12:	e003      	b.n	8001a1c <DMA1_Channel4_IRQHandler+0x58>
      d8 = SPIX->DR;
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <DMA1_Channel4_IRQHandler+0xa8>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	71fb      	strb	r3, [r7, #7]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001a1c:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <DMA1_Channel4_IRQHandler+0xa4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f7      	bne.n	8001a14 <DMA1_Channel4_IRQHandler+0x50>
    SPIX->CR1 |= SPI_CR1_SPE;
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <DMA1_Channel4_IRQHandler+0xa8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a10      	ldr	r2, [pc, #64]	; (8001a6c <DMA1_Channel4_IRQHandler+0xa8>)
 8001a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a2e:	6013      	str	r3, [r2, #0]
    DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <DMA1_Channel4_IRQHandler+0xac>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
    while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8001a36:	bf00      	nop
 8001a38:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <DMA1_Channel4_IRQHandler+0xac>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1f9      	bne.n	8001a38 <DMA1_Channel4_IRQHandler+0x74>

    #ifndef osFeature_Semaphore
    /* no FreeRtos */
    LCD_IO_DmaTransferStatus = 0;
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <DMA1_Channel4_IRQHandler+0xb0>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(spiDmaBinSemHandle);
    #endif // #else osFeature_Semaphore
  }
  else
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
}
 8001a4a:	e003      	b.n	8001a54 <DMA1_Channel4_IRQHandler+0x90>
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8001a4c:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <DMA1_Channel4_IRQHandler+0x98>)
 8001a4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a52:	605a      	str	r2, [r3, #4]
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40020000 	.word	0x40020000
 8001a60:	42070080 	.word	0x42070080
 8001a64:	4000380c 	.word	0x4000380c
 8001a68:	42070100 	.word	0x42070100
 8001a6c:	40003800 	.word	0x40003800
 8001a70:	40020044 	.word	0x40020044
 8001a74:	2000052c 	.word	0x2000052c

08001a78 <LCD_IO_ReadMultiData>:

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData(void * pData, uint32_t Size, uint32_t dmacr)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8001a84:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <LCD_IO_ReadMultiData+0x5c>)
 8001a86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a8a:	605a      	str	r2, [r3, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;  /* DMA stop */
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8001a92:	bf00      	nop
 8001a94:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f9      	bne.n	8001a94 <LCD_IO_ReadMultiData+0x1c>
  DMAX_CHANNEL(LCD_DMA_RX)->CMAR = (uint32_t)pData;  /* memory addr */
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	60d3      	str	r3, [r2, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CPAR = (uint32_t)&SPIX->DR; /* periph addr */
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001aa8:	4a0c      	ldr	r2, [pc, #48]	; (8001adc <LCD_IO_ReadMultiData+0x64>)
 8001aaa:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_RX)->CNDTR = Size;           /* number of data */
 8001aac:	4a0a      	ldr	r2, [pc, #40]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	6053      	str	r3, [r2, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = dmacr;
 8001ab2:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR |= DMA_CCR_EN;  /* DMA start */
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a06      	ldr	r2, [pc, #24]	; (8001ad8 <LCD_IO_ReadMultiData+0x60>)
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 1; /* SPI DMA on */
 8001ac4:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <LCD_IO_ReadMultiData+0x68>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	40020000 	.word	0x40020000
 8001ad8:	40020044 	.word	0x40020044
 8001adc:	4000380c 	.word	0x4000380c
 8001ae0:	42070080 	.word	0x42070080

08001ae4 <LCD_IO_ReadMultiData8>:

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData8(uint8_t * pData, uint32_t Size)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	6039      	str	r1, [r7, #0]
  uint32_t dmacr;
  dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) | (0 << DMA_CCR_PSIZE_Pos) |
 8001aee:	f241 0382 	movw	r3, #4226	; 0x1082
 8001af2:	60fb      	str	r3, [r7, #12]
          DMA_CCR_MINC | (DMAPRIORITY(LCD_DMA_RX) << DMA_CCR_PL_Pos);

  while(Size)
 8001af4:	e024      	b.n	8001b40 <LCD_IO_ReadMultiData8+0x5c>
  {
    if(Size > DMA_MAXSIZE)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d913      	bls.n	8001b28 <LCD_IO_ReadMultiData8+0x44>
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8001b00:	4b15      	ldr	r3, [pc, #84]	; (8001b58 <LCD_IO_ReadMultiData8+0x74>)
 8001b02:	2202      	movs	r2, #2
 8001b04:	601a      	str	r2, [r3, #0]
      LCD_IO_ReadMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ffb3 	bl	8001a78 <LCD_IO_ReadMultiData>
      Size-= DMA_MAXSIZE;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b18:	3bfe      	subs	r3, #254	; 0xfe
 8001b1a:	603b      	str	r3, [r7, #0]
      pData+= DMA_MAXSIZE;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b22:	33fe      	adds	r3, #254	; 0xfe
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	e009      	b.n	8001b3c <LCD_IO_ReadMultiData8+0x58>
    }
    else
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <LCD_IO_ReadMultiData8+0x74>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]
      LCD_IO_ReadMultiData((void *)pData, Size, dmacr);
 8001b2e:	68fa      	ldr	r2, [r7, #12]
 8001b30:	6839      	ldr	r1, [r7, #0]
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffa0 	bl	8001a78 <LCD_IO_ReadMultiData>
      Size = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	603b      	str	r3, [r7, #0]
    }
    WaitForDmaEnd();
 8001b3c:	f7ff fdec 	bl	8001718 <WaitForDmaEnd>
  while(Size)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1d7      	bne.n	8001af6 <LCD_IO_ReadMultiData8+0x12>
  }
  LCD_CS_OFF;
 8001b46:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <LCD_IO_ReadMultiData8+0x78>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 8001b4c:	f7ff fd5e 	bl	800160c <LcdDirWrite>
}
 8001b50:	bf00      	nop
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	2000052c 	.word	0x2000052c
 8001b5c:	422181b0 	.word	0x422181b0

08001b60 <LCD_IO_ReadMultiData16to24>:
  LcdDirWrite();
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData16to24(uint16_t * pData, uint32_t Size)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  volatile uint8_t d8 __attribute__((unused));
  uint32_t dmadata_ri = 0, rgb888cnt = 0; /* DMA tempbuffer index, rgb888 index (0..2) */
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
  uint8_t * dmadata;
  dmadata = LCD_DMA_RX_MALLOC(LCD_DMA_RX_BUFSIZE);
  if(!dmadata)
    return;
  #endif
  DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8001b72:	4b54      	ldr	r3, [pc, #336]	; (8001cc4 <LCD_IO_ReadMultiData16to24+0x164>)
 8001b74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b78:	605a      	str	r2, [r3, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;  /* DMA stop */
 8001b7a:	4b53      	ldr	r3, [pc, #332]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8001b80:	bf00      	nop
 8001b82:	4b51      	ldr	r3, [pc, #324]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f9      	bne.n	8001b82 <LCD_IO_ReadMultiData16to24+0x22>
  DMAX_CHANNEL(LCD_DMA_RX)->CMAR = (uint32_t)dmadata;
 8001b8e:	4b4e      	ldr	r3, [pc, #312]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001b90:	4a4e      	ldr	r2, [pc, #312]	; (8001ccc <LCD_IO_ReadMultiData16to24+0x16c>)
 8001b92:	60da      	str	r2, [r3, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CPAR = (uint32_t)&SPIX->DR;
 8001b94:	4b4c      	ldr	r3, [pc, #304]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001b96:	4a4e      	ldr	r2, [pc, #312]	; (8001cd0 <LCD_IO_ReadMultiData16to24+0x170>)
 8001b98:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_RX)->CNDTR = LCD_DMA_RX_BUFSIZE;
 8001b9a:	4b4b      	ldr	r3, [pc, #300]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001b9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ba0:	605a      	str	r2, [r3, #4]
  ntdr_follower = LCD_DMA_RX_BUFSIZE;
 8001ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ba6:	60fb      	str	r3, [r7, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = (0 << DMA_CCR_MSIZE_Pos) |
 8001ba8:	4b47      	ldr	r3, [pc, #284]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001baa:	f44f 5285 	mov.w	r2, #4256	; 0x10a0
 8001bae:	601a      	str	r2, [r3, #0]
      (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_MINC |
      (DMAPRIORITY(LCD_DMA_RX) << DMA_CCR_PL_Pos) | DMA_CCR_CIRC;
  DMAX_CHANNEL(LCD_DMA_RX)->CCR |= DMA_CCR_EN;
 8001bb0:	4b45      	ldr	r3, [pc, #276]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a44      	ldr	r2, [pc, #272]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001bb6:	f043 0301 	orr.w	r3, r3, #1
 8001bba:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 1;
 8001bbc:	4b45      	ldr	r3, [pc, #276]	; (8001cd4 <LCD_IO_ReadMultiData16to24+0x174>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]
  while(Size)
 8001bc2:	e044      	b.n	8001c4e <LCD_IO_ReadMultiData16to24+0xee>
  {
    if(ntdr_follower != DMAX_CHANNEL(LCD_DMA_RX)->CNDTR)
 8001bc4:	4b40      	ldr	r3, [pc, #256]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	68fa      	ldr	r2, [r7, #12]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d03f      	beq.n	8001c4e <LCD_IO_ReadMultiData16to24+0xee>
    {
      if(!--ntdr_follower)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d102      	bne.n	8001be0 <LCD_IO_ReadMultiData16to24+0x80>
        ntdr_follower = LCD_DMA_RX_BUFSIZE;
 8001bda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bde:	60fb      	str	r3, [r7, #12]
      __NOP(); __NOP(); __NOP();        /* a small wait until the DMA transfer is definitely completed */
 8001be0:	bf00      	nop
 8001be2:	bf00      	nop
 8001be4:	bf00      	nop
      rgb888[rgb888cnt++] = dmadata[dmadata_ri++];
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	1c53      	adds	r3, r2, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1c59      	adds	r1, r3, #1
 8001bf0:	6139      	str	r1, [r7, #16]
 8001bf2:	4936      	ldr	r1, [pc, #216]	; (8001ccc <LCD_IO_ReadMultiData16to24+0x16c>)
 8001bf4:	5c8a      	ldrb	r2, [r1, r2]
 8001bf6:	3318      	adds	r3, #24
 8001bf8:	443b      	add	r3, r7
 8001bfa:	f803 2c10 	strb.w	r2, [r3, #-16]
      if(dmadata_ri >= LCD_DMA_RX_BUFSIZE)
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2bff      	cmp	r3, #255	; 0xff
 8001c02:	d901      	bls.n	8001c08 <LCD_IO_ReadMultiData16to24+0xa8>
        dmadata_ri = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
      if(rgb888cnt == 3)
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d11f      	bne.n	8001c4e <LCD_IO_ReadMultiData16to24+0xee>
      {
        rgb888cnt = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]
        Size--;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	3b01      	subs	r3, #1
 8001c16:	603b      	str	r3, [r7, #0]
        *pData++ = (rgb888[0] & 0xF8) << 8 | (rgb888[1] & 0xFC) << 3 | rgb888[2] >> 3;
 8001c18:	7a3b      	ldrb	r3, [r7, #8]
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b21b      	sxth	r3, r3
 8001c1e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c22:	f023 0307 	bic.w	r3, r3, #7
 8001c26:	b21a      	sxth	r2, r3
 8001c28:	7a7b      	ldrb	r3, [r7, #9]
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	7abb      	ldrb	r3, [r7, #10]
 8001c3a:	08db      	lsrs	r3, r3, #3
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	4313      	orrs	r3, r2
 8001c42:	b219      	sxth	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	1c9a      	adds	r2, r3, #2
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	b28a      	uxth	r2, r1
 8001c4c:	801a      	strh	r2, [r3, #0]
  while(Size)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1b7      	bne.n	8001bc4 <LCD_IO_ReadMultiData16to24+0x64>
      }
    }
  }
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 0;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <LCD_IO_ReadMultiData16to24+0x174>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001c5a:	e003      	b.n	8001c64 <LCD_IO_ReadMultiData16to24+0x104>
    d8 = SPIX->DR;
 8001c5c:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <LCD_IO_ReadMultiData16to24+0x178>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	72fb      	strb	r3, [r7, #11]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001c64:	4b1d      	ldr	r3, [pc, #116]	; (8001cdc <LCD_IO_ReadMultiData16to24+0x17c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f7      	bne.n	8001c5c <LCD_IO_ReadMultiData16to24+0xfc>
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | ((LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIOE);
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <LCD_IO_ReadMultiData16to24+0x178>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c74:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001c78:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <LCD_IO_ReadMultiData16to24+0x178>)
 8001c7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c7e:	f043 0308 	orr.w	r3, r3, #8
 8001c82:	6013      	str	r3, [r2, #0]
  LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8001c84:	2001      	movs	r0, #1
 8001c86:	f000 f82d 	bl	8001ce4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001c8a:	e003      	b.n	8001c94 <LCD_IO_ReadMultiData16to24+0x134>
    d8 = SPIX->DR;
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <LCD_IO_ReadMultiData16to24+0x178>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	72fb      	strb	r3, [r7, #11]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <LCD_IO_ReadMultiData16to24+0x17c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f7      	bne.n	8001c8c <LCD_IO_ReadMultiData16to24+0x12c>
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;
 8001c9c:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8001ca2:	bf00      	nop
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <LCD_IO_ReadMultiData16to24+0x168>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1f9      	bne.n	8001ca4 <LCD_IO_ReadMultiData16to24+0x144>
  LCD_CS_OFF;
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <LCD_IO_ReadMultiData16to24+0x180>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 8001cb6:	f7ff fca9 	bl	800160c <LcdDirWrite>
  #if LCD_DMA_RX_BUFMODE == 2
  LCD_DMA_RX_FREE(dmadata);
  #endif
}
 8001cba:	bf00      	nop
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40020000 	.word	0x40020000
 8001cc8:	40020044 	.word	0x40020044
 8001ccc:	20000538 	.word	0x20000538
 8001cd0:	4000380c 	.word	0x4000380c
 8001cd4:	42070080 	.word	0x42070080
 8001cd8:	40003800 	.word	0x40003800
 8001cdc:	42070100 	.word	0x42070100
 8001ce0:	422181b0 	.word	0x422181b0

08001ce4 <LCD_IO_Delay>:
#elif   defined(__CC_ARM)
#pragma push
#pragma O0
#endif
void LCD_IO_Delay(uint32_t c)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  while(c--);
 8001cec:	bf00      	nop
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	607a      	str	r2, [r7, #4]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d1fa      	bne.n	8001cee <LCD_IO_Delay+0xa>
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <LCD_Delay>:

//=============================================================================
/* Public functions */

void LCD_Delay(uint32_t Delay)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 fa1b 	bl	8002148 <HAL_Delay>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  if(Bl)
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <LCD_IO_Bl_OnOff+0x18>
    GPIOX_ODR(LCD_BL) = LCD_BLON;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <LCD_IO_Bl_OnOff+0x28>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
  else
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
  #endif
}
 8001d32:	e002      	b.n	8001d3a <LCD_IO_Bl_OnOff+0x1e>
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <LCD_IO_Bl_OnOff+0x28>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	601a      	str	r2, [r3, #0]
}
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr
 8001d44:	42220198 	.word	0x42220198

08001d48 <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  #define AFIO_CLOCK            0
  #define LCD_SPI_ALTERSET
  #endif

  /* GPIO, DMA Clocks */
  RCC->APB2ENR |= GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_SCK) | GPIOX_CLOCK(LCD_MOSI) |
 8001d4c:	4b3f      	ldr	r3, [pc, #252]	; (8001e4c <LCD_IO_Init+0x104>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a3e      	ldr	r2, [pc, #248]	; (8001e4c <LCD_IO_Init+0x104>)
 8001d52:	f043 0318 	orr.w	r3, r3, #24
 8001d56:	6193      	str	r3, [r2, #24]
  #define DMA1_CLOCK_RX         0
  #endif
  #endif  // #else LCD_SPI == 0

  #if (DMANUM(LCD_DMA_TX) >= 1) || (DMANUM(LCD_DMA_RX) >= 1)
  RCC->AHBENR |= DMA1_CLOCK_TX | DMA1_CLOCK_RX;
 8001d58:	4b3c      	ldr	r3, [pc, #240]	; (8001e4c <LCD_IO_Init+0x104>)
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	4a3b      	ldr	r2, [pc, #236]	; (8001e4c <LCD_IO_Init+0x104>)
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	6153      	str	r3, [r2, #20]

  LCD_SPI_ALTERSET;

  /* MISO = input in full duplex mode */
  #if LCD_SPI_MODE == 2                 // Full duplex
  GPIOX_MODE(MODE_FF_DIGITAL_INPUT, LCD_MISO);
 8001d64:	4b3a      	ldr	r3, [pc, #232]	; (8001e50 <LCD_IO_Init+0x108>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001d6c:	4a38      	ldr	r2, [pc, #224]	; (8001e50 <LCD_IO_Init+0x108>)
 8001d6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d72:	6013      	str	r3, [r2, #0]
  #endif

  /* Backlight = output, light on */
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  GPIOX_MODE(MODE_PP_OUT_2MHZ, LCD_BL);
 8001d74:	4b37      	ldr	r3, [pc, #220]	; (8001e54 <LCD_IO_Init+0x10c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001d7c:	4a35      	ldr	r2, [pc, #212]	; (8001e54 <LCD_IO_Init+0x10c>)
 8001d7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d82:	6013      	str	r3, [r2, #0]
  LCD_IO_Bl_OnOff(1);
 8001d84:	2001      	movs	r0, #1
 8001d86:	f7ff ffc9 	bl	8001d1c <LCD_IO_Bl_OnOff>
  #endif

  /* Reset pin = output, reset off */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A
  GPIOX_MODE(MODE_PP_OUT_2MHZ, LCD_RST);
 8001d8a:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <LCD_IO_Init+0x108>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d92:	4a2f      	ldr	r2, [pc, #188]	; (8001e50 <LCD_IO_Init+0x108>)
 8001d94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d98:	6013      	str	r3, [r2, #0]
  LCD_RST_OFF;
 8001d9a:	4b2f      	ldr	r3, [pc, #188]	; (8001e58 <LCD_IO_Init+0x110>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]
  #endif

  LCD_RS_DATA;
 8001da0:	4b2e      	ldr	r3, [pc, #184]	; (8001e5c <LCD_IO_Init+0x114>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 8001da6:	4b2e      	ldr	r3, [pc, #184]	; (8001e60 <LCD_IO_Init+0x118>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_RS);
 8001dac:	4b28      	ldr	r3, [pc, #160]	; (8001e50 <LCD_IO_Init+0x108>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001db4:	4a26      	ldr	r2, [pc, #152]	; (8001e50 <LCD_IO_Init+0x108>)
 8001db6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001dba:	6013      	str	r3, [r2, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_CS);
 8001dbc:	4b24      	ldr	r3, [pc, #144]	; (8001e50 <LCD_IO_Init+0x108>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8001dc4:	4a22      	ldr	r2, [pc, #136]	; (8001e50 <LCD_IO_Init+0x108>)
 8001dc6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001dca:	6013      	str	r3, [r2, #0]

  GPIOX_ODR(LCD_SCK) = 1;               // SCK = 1
 8001dcc:	4b25      	ldr	r3, [pc, #148]	; (8001e64 <LCD_IO_Init+0x11c>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_MOSI);

  #else

  /* Hardware SPI */
  LCD_SPI_RCC_EN;
 8001dd2:	4b25      	ldr	r3, [pc, #148]	; (8001e68 <LCD_IO_Init+0x120>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]

  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_SCK);
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <LCD_IO_Init+0x108>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001de0:	4a1b      	ldr	r2, [pc, #108]	; (8001e50 <LCD_IO_Init+0x108>)
 8001de2:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 8001de6:	6013      	str	r3, [r2, #0]
  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_MOSI);
 8001de8:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <LCD_IO_Init+0x108>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001df0:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <LCD_IO_Init+0x108>)
 8001df2:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 8001df6:	6013      	str	r3, [r2, #0]
  #if LCD_SPI_MODE == 1
  /* Half duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
  #else // #if LCD_SPI_MODE == 1
  /* TX or full duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8001df8:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <LCD_IO_Init+0x124>)
 8001dfa:	f240 324f 	movw	r2, #847	; 0x34f
 8001dfe:	601a      	str	r2, [r3, #0]

  #endif // #else LCD_SPI_MODE == 1

  SPIX->CR1 |= SPI_CR1_SPE;
 8001e00:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <LCD_IO_Init+0x124>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a19      	ldr	r2, [pc, #100]	; (8001e6c <LCD_IO_Init+0x124>)
 8001e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e0a:	6013      	str	r3, [r2, #0]

  #endif // #else LCD_SPI == 0

  /* Reset the LCD */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A // reset
  LCD_Delay(10);
 8001e0c:	200a      	movs	r0, #10
 8001e0e:	f7ff ff79 	bl	8001d04 <LCD_Delay>
  LCD_RST_ON;
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <LCD_IO_Init+0x110>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
  LCD_Delay(10);
 8001e18:	200a      	movs	r0, #10
 8001e1a:	f7ff ff73 	bl	8001d04 <LCD_Delay>
  LCD_RST_OFF;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <LCD_IO_Init+0x110>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
  #endif
  LCD_Delay(10);
 8001e24:	200a      	movs	r0, #10
 8001e26:	f7ff ff6d 	bl	8001d04 <LCD_Delay>

  #if (DMANUM(LCD_DMA_TX) > 0 || DMANUM(LCD_DMA_RX) > 0) && LCD_SPI > 0
  #if DMANUM(LCD_DMA_TX) > 0
  NVIC_SetPriority(DMAX_CHANNEL_IRQ(LCD_DMA_TX), LCD_DMA_IRQ_PR);
 8001e2a:	210f      	movs	r1, #15
 8001e2c:	200f      	movs	r0, #15
 8001e2e:	f7ff fb83 	bl	8001538 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMAX_CHANNEL_IRQ(LCD_DMA_TX));
 8001e32:	200f      	movs	r0, #15
 8001e34:	f7ff fb64 	bl	8001500 <__NVIC_EnableIRQ>
  #endif
  #if DMANUM(LCD_DMA_RX) > 0
  NVIC_SetPriority(DMAX_CHANNEL_IRQ(LCD_DMA_RX), LCD_DMA_IRQ_PR);
 8001e38:	210f      	movs	r1, #15
 8001e3a:	200e      	movs	r0, #14
 8001e3c:	f7ff fb7c 	bl	8001538 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMAX_CHANNEL_IRQ(LCD_DMA_RX));
 8001e40:	200e      	movs	r0, #14
 8001e42:	f7ff fb5d 	bl	8001500 <__NVIC_EnableIRQ>
  osSemaphoreDef(spiDmaBinSem);
  spiDmaBinSemHandle = osSemaphoreCreate(osSemaphore(spiDmaBinSem), 1);
  osSemaphoreWait(spiDmaBinSemHandle, 1);
  #endif
  #endif  // #if DMANUM(LCD_DMA_RX) > 0
} // void LCD_IO_Init(void)
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40010c04 	.word	0x40010c04
 8001e54:	40011000 	.word	0x40011000
 8001e58:	422181a8 	.word	0x422181a8
 8001e5c:	422181ac 	.word	0x422181ac
 8001e60:	422181b0 	.word	0x422181b0
 8001e64:	422181b4 	.word	0x422181b4
 8001e68:	424203b8 	.word	0x424203b8
 8001e6c:	40003800 	.word	0x40003800

08001e70 <LCD_IO_WriteCmd8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8(uint8_t Cmd)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
 8001e7a:	f7ff fc4d 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <LCD_IO_WriteCmd8+0x30>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001e84:	4b07      	ldr	r3, [pc, #28]	; (8001ea4 <LCD_IO_WriteCmd8+0x34>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fc09 	bl	80016a4 <LcdCmdWrite8>
  LCD_CS_OFF;
 8001e92:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <LCD_IO_WriteCmd8+0x34>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	4207002c 	.word	0x4207002c
 8001ea4:	422181b0 	.word	0x422181b0

08001ea8 <LCD_IO_WriteData8>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData8(uint8_t Data)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
 8001eb2:	f7ff fc31 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <LCD_IO_WriteData8+0x30>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001ebc:	4b07      	ldr	r3, [pc, #28]	; (8001edc <LCD_IO_WriteData8+0x34>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
  LcdWrite8(Data);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fbd3 	bl	8001670 <LcdWrite8>
  LCD_CS_OFF;
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <LCD_IO_WriteData8+0x34>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	601a      	str	r2, [r3, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	4207002c 	.word	0x4207002c
 8001edc:	422181b0 	.word	0x422181b0

08001ee0 <LCD_IO_WriteData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteData16(uint16_t Data)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	80fb      	strh	r3, [r7, #6]
  WaitForDmaEnd();
 8001eea:	f7ff fc15 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode16();
 8001eee:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <LCD_IO_WriteData16+0x30>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001ef4:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <LCD_IO_WriteData16+0x34>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
  LcdWrite16(Data);
 8001efa:	88fb      	ldrh	r3, [r7, #6]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fbf1 	bl	80016e4 <LcdWrite16>
  LCD_CS_OFF;
 8001f02:	4b04      	ldr	r3, [pc, #16]	; (8001f14 <LCD_IO_WriteData16+0x34>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	601a      	str	r2, [r3, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	4207002c 	.word	0x4207002c
 8001f14:	422181b0 	.word	0x422181b0

08001f18 <LCD_IO_WriteCmd8DataFill16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8DataFill16(uint8_t Cmd, uint16_t Data, uint32_t Size)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	603a      	str	r2, [r7, #0]
 8001f22:	71fb      	strb	r3, [r7, #7]
 8001f24:	460b      	mov	r3, r1
 8001f26:	80bb      	strh	r3, [r7, #4]
  WaitForDmaEnd();
 8001f28:	f7ff fbf6 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <LCD_IO_WriteCmd8DataFill16+0x44>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <LCD_IO_WriteCmd8DataFill16+0x48>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fbb2 	bl	80016a4 <LcdCmdWrite8>
  LcdSpiMode16();
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <LCD_IO_WriteCmd8DataFill16+0x44>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(&Data, Size, 0);
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6839      	ldr	r1, [r7, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fcc3 	bl	80018d8 <LCD_IO_WriteMultiData16>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	4207002c 	.word	0x4207002c
 8001f60:	422181b0 	.word	0x422181b0

08001f64 <LCD_IO_WriteCmd8MultipleData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
 8001f70:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 8001f72:	f7ff fbd1 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <LCD_IO_WriteCmd8MultipleData8+0x38>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <LCD_IO_WriteCmd8MultipleData8+0x3c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fb8d 	bl	80016a4 <LcdCmdWrite8>
  LCD_IO_WriteMultiData8(pData, Size, 1);
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	68b8      	ldr	r0, [r7, #8]
 8001f90:	f7ff fc52 	bl	8001838 <LCD_IO_WriteMultiData8>
}
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	4207002c 	.word	0x4207002c
 8001fa0:	422181b0 	.word	0x422181b0

08001fa4 <LCD_IO_WriteCmd8MultipleData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData16(uint8_t Cmd, uint16_t *pData, uint32_t Size)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
 8001fb0:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 8001fb2:	f7ff fbb1 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <LCD_IO_WriteCmd8MultipleData16+0x40>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <LCD_IO_WriteCmd8MultipleData16+0x44>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fb6d 	bl	80016a4 <LcdCmdWrite8>
  LcdSpiMode16();
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <LCD_IO_WriteCmd8MultipleData16+0x40>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(pData, Size, 1);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	68b8      	ldr	r0, [r7, #8]
 8001fd6:	f7ff fc7f 	bl	80018d8 <LCD_IO_WriteMultiData16>
}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	4207002c 	.word	0x4207002c
 8001fe8:	422181b0 	.word	0x422181b0

08001fec <LCD_IO_ReadCmd8MultipleData8>:
__weak void LCD_IO_ReadCmd16MultipleData24to16(uint16_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize) {}
#else

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 8001ffc:	f7ff fb8c 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <LCD_IO_ReadCmd8MultipleData8+0x44>)
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <LCD_IO_ReadCmd8MultipleData8+0x48>)
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fb48 	bl	80016a4 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 800201a:	6838      	ldr	r0, [r7, #0]
 800201c:	f7ff fab6 	bl	800158c <LcdDirRead>
  LCD_IO_ReadMultiData8(pData, Size);
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	68b8      	ldr	r0, [r7, #8]
 8002024:	f7ff fd5e 	bl	8001ae4 <LCD_IO_ReadMultiData8>
}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	4207002c 	.word	0x4207002c
 8002034:	422181b0 	.word	0x422181b0

08002038 <LCD_IO_ReadCmd8MultipleData24to16>:
  LCD_IO_ReadMultiData16(pData, Size);
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData24to16(uint8_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 8002048:	f7ff fb66 	bl	8001718 <WaitForDmaEnd>
  LcdSpiMode8();
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <LCD_IO_ReadCmd8MultipleData24to16+0x44>)
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8002052:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <LCD_IO_ReadCmd8MultipleData24to16+0x48>)
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fb22 	bl	80016a4 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 8002066:	6838      	ldr	r0, [r7, #0]
 8002068:	f7ff fa90 	bl	800158c <LcdDirRead>
  LCD_IO_ReadMultiData16to24(pData, Size);
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	68b8      	ldr	r0, [r7, #8]
 8002070:	f7ff fd76 	bl	8001b60 <LCD_IO_ReadMultiData16to24>
}
 8002074:	bf00      	nop
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	4207002c 	.word	0x4207002c
 8002080:	422181b0 	.word	0x422181b0

08002084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002088:	4b08      	ldr	r3, [pc, #32]	; (80020ac <HAL_Init+0x28>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a07      	ldr	r2, [pc, #28]	; (80020ac <HAL_Init+0x28>)
 800208e:	f043 0310 	orr.w	r3, r3, #16
 8002092:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002094:	2003      	movs	r0, #3
 8002096:	f000 f947 	bl	8002328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800209a:	2000      	movs	r0, #0
 800209c:	f000 f808 	bl	80020b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020a0:	f7fe f9ca 	bl	8000438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40022000 	.word	0x40022000

080020b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_InitTick+0x54>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b12      	ldr	r3, [pc, #72]	; (8002108 <HAL_InitTick+0x58>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	4619      	mov	r1, r3
 80020c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f95f 	bl	8002392 <HAL_SYSTICK_Config>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e00e      	b.n	80020fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b0f      	cmp	r3, #15
 80020e2:	d80a      	bhi.n	80020fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e4:	2200      	movs	r2, #0
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ec:	f000 f927 	bl	800233e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020f0:	4a06      	ldr	r2, [pc, #24]	; (800210c <HAL_InitTick+0x5c>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000010 	.word	0x20000010
 8002108:	20000060 	.word	0x20000060
 800210c:	2000005c 	.word	0x2000005c

08002110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002114:	4b05      	ldr	r3, [pc, #20]	; (800212c <HAL_IncTick+0x1c>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	461a      	mov	r2, r3
 800211a:	4b05      	ldr	r3, [pc, #20]	; (8002130 <HAL_IncTick+0x20>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4413      	add	r3, r2
 8002120:	4a03      	ldr	r2, [pc, #12]	; (8002130 <HAL_IncTick+0x20>)
 8002122:	6013      	str	r3, [r2, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	20000060 	.word	0x20000060
 8002130:	20000638 	.word	0x20000638

08002134 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;
 8002138:	4b02      	ldr	r3, [pc, #8]	; (8002144 <HAL_GetTick+0x10>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	20000638 	.word	0x20000638

08002148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff fff0 	bl	8002134 <HAL_GetTick>
 8002154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002160:	d005      	beq.n	800216e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002162:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_Delay+0x44>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4413      	add	r3, r2
 800216c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800216e:	bf00      	nop
 8002170:	f7ff ffe0 	bl	8002134 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	429a      	cmp	r2, r3
 800217e:	d8f7      	bhi.n	8002170 <HAL_Delay+0x28>
  {
  }
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000060 	.word	0x20000060

08002190 <__NVIC_SetPriorityGrouping>:
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021a0:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <__NVIC_SetPriorityGrouping+0x44>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021ac:	4013      	ands	r3, r2
 80021ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021c2:	4a04      	ldr	r2, [pc, #16]	; (80021d4 <__NVIC_SetPriorityGrouping+0x44>)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	60d3      	str	r3, [r2, #12]
}
 80021c8:	bf00      	nop
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <__NVIC_GetPriorityGrouping>:
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021dc:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <__NVIC_GetPriorityGrouping+0x18>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	0a1b      	lsrs	r3, r3, #8
 80021e2:	f003 0307 	and.w	r3, r3, #7
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <__NVIC_EnableIRQ>:
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002202:	2b00      	cmp	r3, #0
 8002204:	db0b      	blt.n	800221e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	f003 021f 	and.w	r2, r3, #31
 800220c:	4906      	ldr	r1, [pc, #24]	; (8002228 <__NVIC_EnableIRQ+0x34>)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	2001      	movs	r0, #1
 8002216:	fa00 f202 	lsl.w	r2, r0, r2
 800221a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr
 8002228:	e000e100 	.word	0xe000e100

0800222c <__NVIC_SetPriority>:
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	6039      	str	r1, [r7, #0]
 8002236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	db0a      	blt.n	8002256 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	b2da      	uxtb	r2, r3
 8002244:	490c      	ldr	r1, [pc, #48]	; (8002278 <__NVIC_SetPriority+0x4c>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	440b      	add	r3, r1
 8002250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002254:	e00a      	b.n	800226c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b2da      	uxtb	r2, r3
 800225a:	4908      	ldr	r1, [pc, #32]	; (800227c <__NVIC_SetPriority+0x50>)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	3b04      	subs	r3, #4
 8002264:	0112      	lsls	r2, r2, #4
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	440b      	add	r3, r1
 800226a:	761a      	strb	r2, [r3, #24]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	; 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f1c3 0307 	rsb	r3, r3, #7
 800229a:	2b04      	cmp	r3, #4
 800229c:	bf28      	it	cs
 800229e:	2304      	movcs	r3, #4
 80022a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3304      	adds	r3, #4
 80022a6:	2b06      	cmp	r3, #6
 80022a8:	d902      	bls.n	80022b0 <NVIC_EncodePriority+0x30>
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3b03      	subs	r3, #3
 80022ae:	e000      	b.n	80022b2 <NVIC_EncodePriority+0x32>
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b4:	f04f 32ff 	mov.w	r2, #4294967295
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43da      	mvns	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	401a      	ands	r2, r3
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c8:	f04f 31ff 	mov.w	r1, #4294967295
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	fa01 f303 	lsl.w	r3, r1, r3
 80022d2:	43d9      	mvns	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d8:	4313      	orrs	r3, r2
         );
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3724      	adds	r7, #36	; 0x24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr

080022e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022f4:	d301      	bcc.n	80022fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f6:	2301      	movs	r3, #1
 80022f8:	e00f      	b.n	800231a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fa:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <SysTick_Config+0x40>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3b01      	subs	r3, #1
 8002300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002302:	210f      	movs	r1, #15
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	f7ff ff90 	bl	800222c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800230c:	4b05      	ldr	r3, [pc, #20]	; (8002324 <SysTick_Config+0x40>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002312:	4b04      	ldr	r3, [pc, #16]	; (8002324 <SysTick_Config+0x40>)
 8002314:	2207      	movs	r2, #7
 8002316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	e000e010 	.word	0xe000e010

08002328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff ff2d 	bl	8002190 <__NVIC_SetPriorityGrouping>
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	4603      	mov	r3, r0
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
 800234a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002350:	f7ff ff42 	bl	80021d8 <__NVIC_GetPriorityGrouping>
 8002354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	68b9      	ldr	r1, [r7, #8]
 800235a:	6978      	ldr	r0, [r7, #20]
 800235c:	f7ff ff90 	bl	8002280 <NVIC_EncodePriority>
 8002360:	4602      	mov	r2, r0
 8002362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff5f 	bl	800222c <__NVIC_SetPriority>
}
 800236e:	bf00      	nop
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	4603      	mov	r3, r0
 800237e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff35 	bl	80021f4 <__NVIC_EnableIRQ>
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff ffa2 	bl	80022e4 <SysTick_Config>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e043      	b.n	800244a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	4b22      	ldr	r3, [pc, #136]	; (8002454 <HAL_DMA_Init+0xa8>)
 80023ca:	4413      	add	r3, r2
 80023cc:	4a22      	ldr	r2, [pc, #136]	; (8002458 <HAL_DMA_Init+0xac>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	009a      	lsls	r2, r3, #2
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a1f      	ldr	r2, [pc, #124]	; (800245c <HAL_DMA_Init+0xb0>)
 80023de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2202      	movs	r2, #2
 80023e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80023f6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80023fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002404:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002410:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800241c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	bffdfff8 	.word	0xbffdfff8
 8002458:	cccccccd 	.word	0xcccccccd
 800245c:	40020000 	.word	0x40020000

08002460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002460:	b480      	push	{r7}
 8002462:	b08b      	sub	sp, #44	; 0x2c
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002472:	e169      	b.n	8002748 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002474:	2201      	movs	r2, #1
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	429a      	cmp	r2, r3
 800248e:	f040 8158 	bne.w	8002742 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4a9a      	ldr	r2, [pc, #616]	; (8002700 <HAL_GPIO_Init+0x2a0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d05e      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 800249c:	4a98      	ldr	r2, [pc, #608]	; (8002700 <HAL_GPIO_Init+0x2a0>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d875      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024a2:	4a98      	ldr	r2, [pc, #608]	; (8002704 <HAL_GPIO_Init+0x2a4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d058      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024a8:	4a96      	ldr	r2, [pc, #600]	; (8002704 <HAL_GPIO_Init+0x2a4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d86f      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024ae:	4a96      	ldr	r2, [pc, #600]	; (8002708 <HAL_GPIO_Init+0x2a8>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d052      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024b4:	4a94      	ldr	r2, [pc, #592]	; (8002708 <HAL_GPIO_Init+0x2a8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d869      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024ba:	4a94      	ldr	r2, [pc, #592]	; (800270c <HAL_GPIO_Init+0x2ac>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d04c      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024c0:	4a92      	ldr	r2, [pc, #584]	; (800270c <HAL_GPIO_Init+0x2ac>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d863      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024c6:	4a92      	ldr	r2, [pc, #584]	; (8002710 <HAL_GPIO_Init+0x2b0>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d046      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024cc:	4a90      	ldr	r2, [pc, #576]	; (8002710 <HAL_GPIO_Init+0x2b0>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d85d      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024d2:	2b12      	cmp	r3, #18
 80024d4:	d82a      	bhi.n	800252c <HAL_GPIO_Init+0xcc>
 80024d6:	2b12      	cmp	r3, #18
 80024d8:	d859      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024da:	a201      	add	r2, pc, #4	; (adr r2, 80024e0 <HAL_GPIO_Init+0x80>)
 80024dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e0:	0800255b 	.word	0x0800255b
 80024e4:	08002535 	.word	0x08002535
 80024e8:	08002547 	.word	0x08002547
 80024ec:	08002589 	.word	0x08002589
 80024f0:	0800258f 	.word	0x0800258f
 80024f4:	0800258f 	.word	0x0800258f
 80024f8:	0800258f 	.word	0x0800258f
 80024fc:	0800258f 	.word	0x0800258f
 8002500:	0800258f 	.word	0x0800258f
 8002504:	0800258f 	.word	0x0800258f
 8002508:	0800258f 	.word	0x0800258f
 800250c:	0800258f 	.word	0x0800258f
 8002510:	0800258f 	.word	0x0800258f
 8002514:	0800258f 	.word	0x0800258f
 8002518:	0800258f 	.word	0x0800258f
 800251c:	0800258f 	.word	0x0800258f
 8002520:	0800258f 	.word	0x0800258f
 8002524:	0800253d 	.word	0x0800253d
 8002528:	08002551 	.word	0x08002551
 800252c:	4a79      	ldr	r2, [pc, #484]	; (8002714 <HAL_GPIO_Init+0x2b4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d013      	beq.n	800255a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002532:	e02c      	b.n	800258e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	623b      	str	r3, [r7, #32]
          break;
 800253a:	e029      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	3304      	adds	r3, #4
 8002542:	623b      	str	r3, [r7, #32]
          break;
 8002544:	e024      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	3308      	adds	r3, #8
 800254c:	623b      	str	r3, [r7, #32]
          break;
 800254e:	e01f      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	330c      	adds	r3, #12
 8002556:	623b      	str	r3, [r7, #32]
          break;
 8002558:	e01a      	b.n	8002590 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002562:	2304      	movs	r3, #4
 8002564:	623b      	str	r3, [r7, #32]
          break;
 8002566:	e013      	b.n	8002590 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d105      	bne.n	800257c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002570:	2308      	movs	r3, #8
 8002572:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	611a      	str	r2, [r3, #16]
          break;
 800257a:	e009      	b.n	8002590 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800257c:	2308      	movs	r3, #8
 800257e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69fa      	ldr	r2, [r7, #28]
 8002584:	615a      	str	r2, [r3, #20]
          break;
 8002586:	e003      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]
          break;
 800258c:	e000      	b.n	8002590 <HAL_GPIO_Init+0x130>
          break;
 800258e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	2bff      	cmp	r3, #255	; 0xff
 8002594:	d801      	bhi.n	800259a <HAL_GPIO_Init+0x13a>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	e001      	b.n	800259e <HAL_GPIO_Init+0x13e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2bff      	cmp	r3, #255	; 0xff
 80025a4:	d802      	bhi.n	80025ac <HAL_GPIO_Init+0x14c>
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	e002      	b.n	80025b2 <HAL_GPIO_Init+0x152>
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	3b08      	subs	r3, #8
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	210f      	movs	r1, #15
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	401a      	ands	r2, r3
 80025c4:	6a39      	ldr	r1, [r7, #32]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	fa01 f303 	lsl.w	r3, r1, r3
 80025cc:	431a      	orrs	r2, r3
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 80b1 	beq.w	8002742 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025e0:	4b4d      	ldr	r3, [pc, #308]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6193      	str	r3, [r2, #24]
 80025ec:	4b4a      	ldr	r3, [pc, #296]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025f8:	4a48      	ldr	r2, [pc, #288]	; (800271c <HAL_GPIO_Init+0x2bc>)
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	089b      	lsrs	r3, r3, #2
 80025fe:	3302      	adds	r3, #2
 8002600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002604:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	220f      	movs	r2, #15
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4013      	ands	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a40      	ldr	r2, [pc, #256]	; (8002720 <HAL_GPIO_Init+0x2c0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d013      	beq.n	800264c <HAL_GPIO_Init+0x1ec>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a3f      	ldr	r2, [pc, #252]	; (8002724 <HAL_GPIO_Init+0x2c4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d00d      	beq.n	8002648 <HAL_GPIO_Init+0x1e8>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a3e      	ldr	r2, [pc, #248]	; (8002728 <HAL_GPIO_Init+0x2c8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d007      	beq.n	8002644 <HAL_GPIO_Init+0x1e4>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a3d      	ldr	r2, [pc, #244]	; (800272c <HAL_GPIO_Init+0x2cc>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d101      	bne.n	8002640 <HAL_GPIO_Init+0x1e0>
 800263c:	2303      	movs	r3, #3
 800263e:	e006      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002640:	2304      	movs	r3, #4
 8002642:	e004      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002644:	2302      	movs	r3, #2
 8002646:	e002      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 800264c:	2300      	movs	r3, #0
 800264e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002650:	f002 0203 	and.w	r2, r2, #3
 8002654:	0092      	lsls	r2, r2, #2
 8002656:	4093      	lsls	r3, r2
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	4313      	orrs	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800265e:	492f      	ldr	r1, [pc, #188]	; (800271c <HAL_GPIO_Init+0x2bc>)
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d006      	beq.n	8002686 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002678:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	492c      	ldr	r1, [pc, #176]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	600b      	str	r3, [r1, #0]
 8002684:	e006      	b.n	8002694 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002686:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	43db      	mvns	r3, r3
 800268e:	4928      	ldr	r1, [pc, #160]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 8002690:	4013      	ands	r3, r2
 8002692:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d006      	beq.n	80026ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026a0:	4b23      	ldr	r3, [pc, #140]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	4922      	ldr	r1, [pc, #136]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	604b      	str	r3, [r1, #4]
 80026ac:	e006      	b.n	80026bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026ae:	4b20      	ldr	r3, [pc, #128]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	491e      	ldr	r1, [pc, #120]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026c8:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	4918      	ldr	r1, [pc, #96]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	608b      	str	r3, [r1, #8]
 80026d4:	e006      	b.n	80026e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026d6:	4b16      	ldr	r3, [pc, #88]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	43db      	mvns	r3, r3
 80026de:	4914      	ldr	r1, [pc, #80]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d021      	beq.n	8002734 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026f0:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026f2:	68da      	ldr	r2, [r3, #12]
 80026f4:	490e      	ldr	r1, [pc, #56]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60cb      	str	r3, [r1, #12]
 80026fc:	e021      	b.n	8002742 <HAL_GPIO_Init+0x2e2>
 80026fe:	bf00      	nop
 8002700:	10320000 	.word	0x10320000
 8002704:	10310000 	.word	0x10310000
 8002708:	10220000 	.word	0x10220000
 800270c:	10210000 	.word	0x10210000
 8002710:	10120000 	.word	0x10120000
 8002714:	10110000 	.word	0x10110000
 8002718:	40021000 	.word	0x40021000
 800271c:	40010000 	.word	0x40010000
 8002720:	40010800 	.word	0x40010800
 8002724:	40010c00 	.word	0x40010c00
 8002728:	40011000 	.word	0x40011000
 800272c:	40011400 	.word	0x40011400
 8002730:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <HAL_GPIO_Init+0x304>)
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	43db      	mvns	r3, r3
 800273c:	4909      	ldr	r1, [pc, #36]	; (8002764 <HAL_GPIO_Init+0x304>)
 800273e:	4013      	ands	r3, r2
 8002740:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	3301      	adds	r3, #1
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	fa22 f303 	lsr.w	r3, r2, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	f47f ae8e 	bne.w	8002474 <HAL_GPIO_Init+0x14>
  }
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	372c      	adds	r7, #44	; 0x2c
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	40010400 	.word	0x40010400

08002768 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	807b      	strh	r3, [r7, #2]
 8002774:	4613      	mov	r3, r2
 8002776:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002778:	787b      	ldrb	r3, [r7, #1]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800277e:	887a      	ldrh	r2, [r7, #2]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002784:	e003      	b.n	800278e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002786:	887b      	ldrh	r3, [r7, #2]
 8002788:	041a      	lsls	r2, r3, #16
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	611a      	str	r2, [r3, #16]
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027a2:	4b08      	ldr	r3, [pc, #32]	; (80027c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027a4:	695a      	ldr	r2, [r3, #20]
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d006      	beq.n	80027bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027ae:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027b0:	88fb      	ldrh	r3, [r7, #6]
 80027b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f806 	bl	80027c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40010400 	.word	0x40010400

080027c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e272      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8087 	beq.w	800290a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027fc:	4b92      	ldr	r3, [pc, #584]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 030c 	and.w	r3, r3, #12
 8002804:	2b04      	cmp	r3, #4
 8002806:	d00c      	beq.n	8002822 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002808:	4b8f      	ldr	r3, [pc, #572]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 030c 	and.w	r3, r3, #12
 8002810:	2b08      	cmp	r3, #8
 8002812:	d112      	bne.n	800283a <HAL_RCC_OscConfig+0x5e>
 8002814:	4b8c      	ldr	r3, [pc, #560]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800281c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002820:	d10b      	bne.n	800283a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002822:	4b89      	ldr	r3, [pc, #548]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d06c      	beq.n	8002908 <HAL_RCC_OscConfig+0x12c>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d168      	bne.n	8002908 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e24c      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002842:	d106      	bne.n	8002852 <HAL_RCC_OscConfig+0x76>
 8002844:	4b80      	ldr	r3, [pc, #512]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a7f      	ldr	r2, [pc, #508]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800284a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800284e:	6013      	str	r3, [r2, #0]
 8002850:	e02e      	b.n	80028b0 <HAL_RCC_OscConfig+0xd4>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10c      	bne.n	8002874 <HAL_RCC_OscConfig+0x98>
 800285a:	4b7b      	ldr	r3, [pc, #492]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a7a      	ldr	r2, [pc, #488]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002860:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	4b78      	ldr	r3, [pc, #480]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a77      	ldr	r2, [pc, #476]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800286c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	e01d      	b.n	80028b0 <HAL_RCC_OscConfig+0xd4>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800287c:	d10c      	bne.n	8002898 <HAL_RCC_OscConfig+0xbc>
 800287e:	4b72      	ldr	r3, [pc, #456]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a71      	ldr	r2, [pc, #452]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002884:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	4b6f      	ldr	r3, [pc, #444]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a6e      	ldr	r2, [pc, #440]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002890:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	e00b      	b.n	80028b0 <HAL_RCC_OscConfig+0xd4>
 8002898:	4b6b      	ldr	r3, [pc, #428]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a6a      	ldr	r2, [pc, #424]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800289e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a2:	6013      	str	r3, [r2, #0]
 80028a4:	4b68      	ldr	r3, [pc, #416]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a67      	ldr	r2, [pc, #412]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80028aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d013      	beq.n	80028e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b8:	f7ff fc3c 	bl	8002134 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c0:	f7ff fc38 	bl	8002134 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b64      	cmp	r3, #100	; 0x64
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e200      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	4b5d      	ldr	r3, [pc, #372]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0xe4>
 80028de:	e014      	b.n	800290a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7ff fc28 	bl	8002134 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e8:	f7ff fc24 	bl	8002134 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b64      	cmp	r3, #100	; 0x64
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e1ec      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	4b53      	ldr	r3, [pc, #332]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x10c>
 8002906:	e000      	b.n	800290a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d063      	beq.n	80029de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002916:	4b4c      	ldr	r3, [pc, #304]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 030c 	and.w	r3, r3, #12
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00b      	beq.n	800293a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002922:	4b49      	ldr	r3, [pc, #292]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b08      	cmp	r3, #8
 800292c:	d11c      	bne.n	8002968 <HAL_RCC_OscConfig+0x18c>
 800292e:	4b46      	ldr	r3, [pc, #280]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d116      	bne.n	8002968 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293a:	4b43      	ldr	r3, [pc, #268]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d005      	beq.n	8002952 <HAL_RCC_OscConfig+0x176>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d001      	beq.n	8002952 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e1c0      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002952:	4b3d      	ldr	r3, [pc, #244]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4939      	ldr	r1, [pc, #228]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002962:	4313      	orrs	r3, r2
 8002964:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002966:	e03a      	b.n	80029de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d020      	beq.n	80029b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002970:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <HAL_RCC_OscConfig+0x270>)
 8002972:	2201      	movs	r2, #1
 8002974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002976:	f7ff fbdd 	bl	8002134 <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800297e:	f7ff fbd9 	bl	8002134 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e1a1      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002990:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0f0      	beq.n	800297e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299c:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	4927      	ldr	r1, [pc, #156]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
 80029b0:	e015      	b.n	80029de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b2:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <HAL_RCC_OscConfig+0x270>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b8:	f7ff fbbc 	bl	8002134 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c0:	f7ff fbb8 	bl	8002134 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e180      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d2:	4b1d      	ldr	r3, [pc, #116]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d03a      	beq.n	8002a60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d019      	beq.n	8002a26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <HAL_RCC_OscConfig+0x274>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f8:	f7ff fb9c 	bl	8002134 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a00:	f7ff fb98 	bl	8002134 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e160      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a12:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <HAL_RCC_OscConfig+0x26c>)
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a1e:	2001      	movs	r0, #1
 8002a20:	f000 fad8 	bl	8002fd4 <RCC_Delay>
 8002a24:	e01c      	b.n	8002a60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a26:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <HAL_RCC_OscConfig+0x274>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2c:	f7ff fb82 	bl	8002134 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a32:	e00f      	b.n	8002a54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a34:	f7ff fb7e 	bl	8002134 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d908      	bls.n	8002a54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e146      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
 8002a46:	bf00      	nop
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	42420000 	.word	0x42420000
 8002a50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	4b92      	ldr	r3, [pc, #584]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1e9      	bne.n	8002a34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80a6 	beq.w	8002bba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b8b      	ldr	r3, [pc, #556]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10d      	bne.n	8002a9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	4b88      	ldr	r3, [pc, #544]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	4a87      	ldr	r2, [pc, #540]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a88:	61d3      	str	r3, [r2, #28]
 8002a8a:	4b85      	ldr	r3, [pc, #532]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a96:	2301      	movs	r3, #1
 8002a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9a:	4b82      	ldr	r3, [pc, #520]	; (8002ca4 <HAL_RCC_OscConfig+0x4c8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d118      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aa6:	4b7f      	ldr	r3, [pc, #508]	; (8002ca4 <HAL_RCC_OscConfig+0x4c8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a7e      	ldr	r2, [pc, #504]	; (8002ca4 <HAL_RCC_OscConfig+0x4c8>)
 8002aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab2:	f7ff fb3f 	bl	8002134 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aba:	f7ff fb3b 	bl	8002134 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b64      	cmp	r3, #100	; 0x64
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e103      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	4b75      	ldr	r3, [pc, #468]	; (8002ca4 <HAL_RCC_OscConfig+0x4c8>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_OscConfig+0x312>
 8002ae0:	4b6f      	ldr	r3, [pc, #444]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4a6e      	ldr	r2, [pc, #440]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6213      	str	r3, [r2, #32]
 8002aec:	e02d      	b.n	8002b4a <HAL_RCC_OscConfig+0x36e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x334>
 8002af6:	4b6a      	ldr	r3, [pc, #424]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	4a69      	ldr	r2, [pc, #420]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002afc:	f023 0301 	bic.w	r3, r3, #1
 8002b00:	6213      	str	r3, [r2, #32]
 8002b02:	4b67      	ldr	r3, [pc, #412]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	4a66      	ldr	r2, [pc, #408]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b08:	f023 0304 	bic.w	r3, r3, #4
 8002b0c:	6213      	str	r3, [r2, #32]
 8002b0e:	e01c      	b.n	8002b4a <HAL_RCC_OscConfig+0x36e>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	2b05      	cmp	r3, #5
 8002b16:	d10c      	bne.n	8002b32 <HAL_RCC_OscConfig+0x356>
 8002b18:	4b61      	ldr	r3, [pc, #388]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	4a60      	ldr	r2, [pc, #384]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b1e:	f043 0304 	orr.w	r3, r3, #4
 8002b22:	6213      	str	r3, [r2, #32]
 8002b24:	4b5e      	ldr	r3, [pc, #376]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	4a5d      	ldr	r2, [pc, #372]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6213      	str	r3, [r2, #32]
 8002b30:	e00b      	b.n	8002b4a <HAL_RCC_OscConfig+0x36e>
 8002b32:	4b5b      	ldr	r3, [pc, #364]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4a5a      	ldr	r2, [pc, #360]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b38:	f023 0301 	bic.w	r3, r3, #1
 8002b3c:	6213      	str	r3, [r2, #32]
 8002b3e:	4b58      	ldr	r3, [pc, #352]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	4a57      	ldr	r2, [pc, #348]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b44:	f023 0304 	bic.w	r3, r3, #4
 8002b48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d015      	beq.n	8002b7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b52:	f7ff faef 	bl	8002134 <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b58:	e00a      	b.n	8002b70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5a:	f7ff faeb 	bl	8002134 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e0b1      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b70:	4b4b      	ldr	r3, [pc, #300]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ee      	beq.n	8002b5a <HAL_RCC_OscConfig+0x37e>
 8002b7c:	e014      	b.n	8002ba8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b7e:	f7ff fad9 	bl	8002134 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b84:	e00a      	b.n	8002b9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b86:	f7ff fad5 	bl	8002134 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e09b      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b9c:	4b40      	ldr	r3, [pc, #256]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1ee      	bne.n	8002b86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ba8:	7dfb      	ldrb	r3, [r7, #23]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d105      	bne.n	8002bba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bae:	4b3c      	ldr	r3, [pc, #240]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	4a3b      	ldr	r2, [pc, #236]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002bb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 8087 	beq.w	8002cd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bc4:	4b36      	ldr	r3, [pc, #216]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 030c 	and.w	r3, r3, #12
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d061      	beq.n	8002c94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d146      	bne.n	8002c66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd8:	4b33      	ldr	r3, [pc, #204]	; (8002ca8 <HAL_RCC_OscConfig+0x4cc>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bde:	f7ff faa9 	bl	8002134 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be4:	e008      	b.n	8002bf8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be6:	f7ff faa5 	bl	8002134 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d901      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e06d      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf8:	4b29      	ldr	r3, [pc, #164]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f0      	bne.n	8002be6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c0c:	d108      	bne.n	8002c20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c0e:	4b24      	ldr	r3, [pc, #144]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	4921      	ldr	r1, [pc, #132]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c20:	4b1f      	ldr	r3, [pc, #124]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a19      	ldr	r1, [r3, #32]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	430b      	orrs	r3, r1
 8002c32:	491b      	ldr	r1, [pc, #108]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c38:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <HAL_RCC_OscConfig+0x4cc>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3e:	f7ff fa79 	bl	8002134 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c46:	f7ff fa75 	bl	8002134 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e03d      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c58:	4b11      	ldr	r3, [pc, #68]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0f0      	beq.n	8002c46 <HAL_RCC_OscConfig+0x46a>
 8002c64:	e035      	b.n	8002cd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c66:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_RCC_OscConfig+0x4cc>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6c:	f7ff fa62 	bl	8002134 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c74:	f7ff fa5e 	bl	8002134 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e026      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c86:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x498>
 8002c92:	e01e      	b.n	8002cd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d107      	bne.n	8002cac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e019      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40007000 	.word	0x40007000
 8002ca8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_RCC_OscConfig+0x500>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d001      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000

08002ce0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e0d0      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf4:	4b6a      	ldr	r3, [pc, #424]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d910      	bls.n	8002d24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d02:	4b67      	ldr	r3, [pc, #412]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 0207 	bic.w	r2, r3, #7
 8002d0a:	4965      	ldr	r1, [pc, #404]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d12:	4b63      	ldr	r3, [pc, #396]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0b8      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d020      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d3c:	4b59      	ldr	r3, [pc, #356]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a58      	ldr	r2, [pc, #352]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0308 	and.w	r3, r3, #8
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d005      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d54:	4b53      	ldr	r3, [pc, #332]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	4a52      	ldr	r2, [pc, #328]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d60:	4b50      	ldr	r3, [pc, #320]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	494d      	ldr	r1, [pc, #308]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d040      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d107      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d86:	4b47      	ldr	r3, [pc, #284]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d115      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e07f      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d107      	bne.n	8002dae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9e:	4b41      	ldr	r3, [pc, #260]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d109      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e073      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dae:	4b3d      	ldr	r3, [pc, #244]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e06b      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dbe:	4b39      	ldr	r3, [pc, #228]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f023 0203 	bic.w	r2, r3, #3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	4936      	ldr	r1, [pc, #216]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dd0:	f7ff f9b0 	bl	8002134 <HAL_GetTick>
 8002dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd6:	e00a      	b.n	8002dee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd8:	f7ff f9ac 	bl	8002134 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e053      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dee:	4b2d      	ldr	r3, [pc, #180]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 020c 	and.w	r2, r3, #12
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d1eb      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e00:	4b27      	ldr	r3, [pc, #156]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0307 	and.w	r3, r3, #7
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d210      	bcs.n	8002e30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0e:	4b24      	ldr	r3, [pc, #144]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f023 0207 	bic.w	r2, r3, #7
 8002e16:	4922      	ldr	r1, [pc, #136]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e1e:	4b20      	ldr	r3, [pc, #128]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e032      	b.n	8002e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d008      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e3c:	4b19      	ldr	r3, [pc, #100]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	4916      	ldr	r1, [pc, #88]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d009      	beq.n	8002e6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e5a:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	490e      	ldr	r1, [pc, #56]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e6e:	f000 f821 	bl	8002eb4 <HAL_RCC_GetSysClockFreq>
 8002e72:	4602      	mov	r2, r0
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	091b      	lsrs	r3, r3, #4
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	490a      	ldr	r1, [pc, #40]	; (8002ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e80:	5ccb      	ldrb	r3, [r1, r3]
 8002e82:	fa22 f303 	lsr.w	r3, r2, r3
 8002e86:	4a09      	ldr	r2, [pc, #36]	; (8002eac <HAL_RCC_ClockConfig+0x1cc>)
 8002e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <HAL_RCC_ClockConfig+0x1d0>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f90e 	bl	80020b0 <HAL_InitTick>

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40022000 	.word	0x40022000
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	08005178 	.word	0x08005178
 8002eac:	20000010 	.word	0x20000010
 8002eb0:	2000005c 	.word	0x2000005c

08002eb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb4:	b490      	push	{r4, r7}
 8002eb6:	b08a      	sub	sp, #40	; 0x28
 8002eb8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002eba:	4b29      	ldr	r3, [pc, #164]	; (8002f60 <HAL_RCC_GetSysClockFreq+0xac>)
 8002ebc:	1d3c      	adds	r4, r7, #4
 8002ebe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ec0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ec4:	f240 2301 	movw	r3, #513	; 0x201
 8002ec8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61fb      	str	r3, [r7, #28]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61bb      	str	r3, [r7, #24]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ede:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d002      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x40>
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	d003      	beq.n	8002efa <HAL_RCC_GetSysClockFreq+0x46>
 8002ef2:	e02b      	b.n	8002f4c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ef6:	623b      	str	r3, [r7, #32]
      break;
 8002ef8:	e02b      	b.n	8002f52 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	0c9b      	lsrs	r3, r3, #18
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	3328      	adds	r3, #40	; 0x28
 8002f04:	443b      	add	r3, r7
 8002f06:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f0a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d012      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f16:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	0c5b      	lsrs	r3, r3, #17
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	3328      	adds	r3, #40	; 0x28
 8002f22:	443b      	add	r3, r7
 8002f24:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f28:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	4a0e      	ldr	r2, [pc, #56]	; (8002f68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f2e:	fb03 f202 	mul.w	r2, r3, r2
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3a:	e004      	b.n	8002f46 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	4a0b      	ldr	r2, [pc, #44]	; (8002f6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f40:	fb02 f303 	mul.w	r3, r2, r3
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	623b      	str	r3, [r7, #32]
      break;
 8002f4a:	e002      	b.n	8002f52 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f4e:	623b      	str	r3, [r7, #32]
      break;
 8002f50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f52:	6a3b      	ldr	r3, [r7, #32]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3728      	adds	r7, #40	; 0x28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc90      	pop	{r4, r7}
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	080033b8 	.word	0x080033b8
 8002f64:	40021000 	.word	0x40021000
 8002f68:	007a1200 	.word	0x007a1200
 8002f6c:	003d0900 	.word	0x003d0900

08002f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f74:	4b02      	ldr	r3, [pc, #8]	; (8002f80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	20000010 	.word	0x20000010

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f88:	f7ff fff2 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4903      	ldr	r1, [pc, #12]	; (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	08005188 	.word	0x08005188

08002fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fb0:	f7ff ffde 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	0adb      	lsrs	r3, r3, #11
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4903      	ldr	r1, [pc, #12]	; (8002fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08005188 	.word	0x08005188

08002fd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <RCC_Delay+0x34>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	; (800300c <RCC_Delay+0x38>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	0a5b      	lsrs	r3, r3, #9
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	fb02 f303 	mul.w	r3, r2, r3
 8002fee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ff0:	bf00      	nop
  }
  while (Delay --);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	60fa      	str	r2, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f9      	bne.n	8002ff0 <RCC_Delay+0x1c>
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	20000010 	.word	0x20000010
 800300c:	10624dd3 	.word	0x10624dd3

08003010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e076      	b.n	8003110 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	2b00      	cmp	r3, #0
 8003028:	d108      	bne.n	800303c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003032:	d009      	beq.n	8003048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
 800303a:	e005      	b.n	8003048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd fa1a 	bl	800049c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800307e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003090:	431a      	orrs	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	431a      	orrs	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030cc:	ea42 0103 	orr.w	r1, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	0c1a      	lsrs	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f002 0204 	and.w	r2, r2, #4
 80030ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	69da      	ldr	r2, [r3, #28]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e03f      	b.n	80031aa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d106      	bne.n	8003144 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fd fa4e 	bl	80005e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2224      	movs	r2, #36	; 0x24
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800315a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f829 	bl	80031b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	691a      	ldr	r2, [r3, #16]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003170:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	695a      	ldr	r2, [r3, #20]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003180:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003190:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
	...

080031b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80031ee:	f023 030c 	bic.w	r3, r3, #12
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	68b9      	ldr	r1, [r7, #8]
 80031f8:	430b      	orrs	r3, r1
 80031fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2c      	ldr	r2, [pc, #176]	; (80032c8 <UART_SetConfig+0x114>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d103      	bne.n	8003224 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800321c:	f7ff fec6 	bl	8002fac <HAL_RCC_GetPCLK2Freq>
 8003220:	60f8      	str	r0, [r7, #12]
 8003222:	e002      	b.n	800322a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003224:	f7ff feae 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8003228:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	009a      	lsls	r2, r3, #2
 8003234:	441a      	add	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <UART_SetConfig+0x118>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	0119      	lsls	r1, r3, #4
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4613      	mov	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	009a      	lsls	r2, r3, #2
 8003254:	441a      	add	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003260:	4b1a      	ldr	r3, [pc, #104]	; (80032cc <UART_SetConfig+0x118>)
 8003262:	fba3 0302 	umull	r0, r3, r3, r2
 8003266:	095b      	lsrs	r3, r3, #5
 8003268:	2064      	movs	r0, #100	; 0x64
 800326a:	fb00 f303 	mul.w	r3, r0, r3
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	3332      	adds	r3, #50	; 0x32
 8003274:	4a15      	ldr	r2, [pc, #84]	; (80032cc <UART_SetConfig+0x118>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003280:	4419      	add	r1, r3
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4613      	mov	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	009a      	lsls	r2, r3, #2
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	fbb2 f2f3 	udiv	r2, r2, r3
 8003298:	4b0c      	ldr	r3, [pc, #48]	; (80032cc <UART_SetConfig+0x118>)
 800329a:	fba3 0302 	umull	r0, r3, r3, r2
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2064      	movs	r0, #100	; 0x64
 80032a2:	fb00 f303 	mul.w	r3, r0, r3
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	3332      	adds	r3, #50	; 0x32
 80032ac:	4a07      	ldr	r2, [pc, #28]	; (80032cc <UART_SetConfig+0x118>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	f003 020f 	and.w	r2, r3, #15
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	440a      	add	r2, r1
 80032be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40013800 	.word	0x40013800
 80032cc:	51eb851f 	.word	0x51eb851f

080032d0 <__libc_init_array>:
 80032d0:	b570      	push	{r4, r5, r6, lr}
 80032d2:	2600      	movs	r6, #0
 80032d4:	4d0c      	ldr	r5, [pc, #48]	; (8003308 <__libc_init_array+0x38>)
 80032d6:	4c0d      	ldr	r4, [pc, #52]	; (800330c <__libc_init_array+0x3c>)
 80032d8:	1b64      	subs	r4, r4, r5
 80032da:	10a4      	asrs	r4, r4, #2
 80032dc:	42a6      	cmp	r6, r4
 80032de:	d109      	bne.n	80032f4 <__libc_init_array+0x24>
 80032e0:	f000 f822 	bl	8003328 <_init>
 80032e4:	2600      	movs	r6, #0
 80032e6:	4d0a      	ldr	r5, [pc, #40]	; (8003310 <__libc_init_array+0x40>)
 80032e8:	4c0a      	ldr	r4, [pc, #40]	; (8003314 <__libc_init_array+0x44>)
 80032ea:	1b64      	subs	r4, r4, r5
 80032ec:	10a4      	asrs	r4, r4, #2
 80032ee:	42a6      	cmp	r6, r4
 80032f0:	d105      	bne.n	80032fe <__libc_init_array+0x2e>
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f8:	4798      	blx	r3
 80032fa:	3601      	adds	r6, #1
 80032fc:	e7ee      	b.n	80032dc <__libc_init_array+0xc>
 80032fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003302:	4798      	blx	r3
 8003304:	3601      	adds	r6, #1
 8003306:	e7f2      	b.n	80032ee <__libc_init_array+0x1e>
 8003308:	08005190 	.word	0x08005190
 800330c:	08005190 	.word	0x08005190
 8003310:	08005190 	.word	0x08005190
 8003314:	08005194 	.word	0x08005194

08003318 <memset>:
 8003318:	4603      	mov	r3, r0
 800331a:	4402      	add	r2, r0
 800331c:	4293      	cmp	r3, r2
 800331e:	d100      	bne.n	8003322 <memset+0xa>
 8003320:	4770      	bx	lr
 8003322:	f803 1b01 	strb.w	r1, [r3], #1
 8003326:	e7f9      	b.n	800331c <memset+0x4>

08003328 <_init>:
 8003328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800332a:	bf00      	nop
 800332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332e:	bc08      	pop	{r3}
 8003330:	469e      	mov	lr, r3
 8003332:	4770      	bx	lr

08003334 <_fini>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	bf00      	nop
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr
