{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:30:42 2019 " "Info: Processing started: Mon Apr 29 16:30:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] D2\[4\] 11.695 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"D2\[4\]\" is 11.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns B\[1\] 1 PIN PIN_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 8; PIN Node = 'B\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 152 -64 104 168 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.336 ns) + CELL(0.366 ns) 5.549 ns Mux:inst\|AddSub:inst6\|fullAdder:inst1\|inst7~0 2 COMB LCCOMB_X31_Y5_N18 3 " "Info: 2: + IC(4.336 ns) + CELL(0.366 ns) = 5.549 ns; Loc. = LCCOMB_X31_Y5_N18; Fanout = 3; COMB Node = 'Mux:inst\|AddSub:inst6\|fullAdder:inst1\|inst7~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.702 ns" { B[1] Mux:inst|AddSub:inst6|fullAdder:inst1|inst7~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/fullAdder.bdf" { { 320 584 648 368 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.272 ns) 6.183 ns Mux:inst\|inst22\[2\]~6 3 COMB LCCOMB_X30_Y5_N6 1 " "Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 6.183 ns; Loc. = LCCOMB_X30_Y5_N6; Fanout = 1; COMB Node = 'Mux:inst\|inst22\[2\]~6'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.634 ns" { Mux:inst|AddSub:inst6|fullAdder:inst1|inst7~0 Mux:inst|inst22[2]~6 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { -40 1656 1720 72 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.225 ns) 6.710 ns Mux:inst\|inst22\[2\]~7 4 COMB LCCOMB_X31_Y5_N26 7 " "Info: 4: + IC(0.302 ns) + CELL(0.225 ns) = 6.710 ns; Loc. = LCCOMB_X31_Y5_N26; Fanout = 7; COMB Node = 'Mux:inst\|inst22\[2\]~7'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux:inst|inst22[2]~6 Mux:inst|inst22[2]~7 } "NODE_NAME" } } { "Mux.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/Mux.bdf" { { -40 1656 1720 72 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.225 ns) 7.530 ns DisplayULA:inst1\|DisplayE:inst4\|inst9~0 5 COMB LCCOMB_X31_Y3_N20 1 " "Info: 5: + IC(0.595 ns) + CELL(0.225 ns) = 7.530 ns; Loc. = LCCOMB_X31_Y3_N20; Fanout = 1; COMB Node = 'DisplayULA:inst1\|DisplayE:inst4\|inst9~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.820 ns" { Mux:inst|inst22[2]~7 DisplayULA:inst1|DisplayE:inst4|inst9~0 } "NODE_NAME" } } { "DisplayE.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/DisplayE.bdf" { { 208 728 792 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(2.144 ns) 11.695 ns D2\[4\] 6 PIN PIN_V18 0 " "Info: 6: + IC(2.021 ns) + CELL(2.144 ns) = 11.695 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'D2\[4\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.165 ns" { DisplayULA:inst1|DisplayE:inst4|inst9~0 D2[4] } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "D:/Users/fmln/Desktop/PROJETO_SD_2019/ULA/ULA.bdf" { { 56 720 896 72 "D2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.079 ns ( 34.88 % ) " "Info: Total cell delay = 4.079 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.616 ns ( 65.12 % ) " "Info: Total interconnect delay = 7.616 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.695 ns" { B[1] Mux:inst|AddSub:inst6|fullAdder:inst1|inst7~0 Mux:inst|inst22[2]~6 Mux:inst|inst22[2]~7 DisplayULA:inst1|DisplayE:inst4|inst9~0 D2[4] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "11.695 ns" { B[1] {} B[1]~combout {} Mux:inst|AddSub:inst6|fullAdder:inst1|inst7~0 {} Mux:inst|inst22[2]~6 {} Mux:inst|inst22[2]~7 {} DisplayULA:inst1|DisplayE:inst4|inst9~0 {} D2[4] {} } { 0.000ns 0.000ns 4.336ns 0.362ns 0.302ns 0.595ns 2.021ns } { 0.000ns 0.847ns 0.366ns 0.272ns 0.225ns 0.225ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:30:43 2019 " "Info: Processing ended: Mon Apr 29 16:30:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
