#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 09 11:44:01 2024
# Process ID: 3228
# Current directory: D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.runs/impl_1
# Command line: vivado.exe -log vga_test.vdi -applog -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace
# Log file: D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.runs/impl_1/vga_test.vdi
# Journal file: D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/ip/chara1_rom/chara1_rom.dcp' for cell 'clr_syn_inst/chara_inst/ROM1_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/ip/chara2_rom/chara2_rom.dcp' for cell 'clr_syn_inst/chara_inst/ROM2_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/ip/road1_rom/road1_rom.dcp' for cell 'clr_syn_inst/road_inst/ROM_inst'
INFO: [Project 1-454] Reading design checkpoint 'D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/ip/satellite1_rom/satellite1_rom.dcp' for cell 'clr_syn_inst/satellite_inst/ROM_inst'
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
