Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 18:59:41 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.882        0.000                      0                 1571        0.046        0.000                      0                 1571       48.750        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.882        0.000                      0                 1567        0.046        0.000                      0                 1567       48.750        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   91.824        0.000                      0                    4        1.346        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.882ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.861ns  (logic 4.759ns (17.081%)  route 23.102ns (82.919%))
  Logic Levels:           23  (LUT2=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 r  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.587    30.930    sm/D_states_q[7]_i_31_n_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I3_O)        0.358    31.288 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.844    32.133    sm/D_states_q[7]_i_11_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.354    32.487 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.524    33.011    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)       -0.255   104.893    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.893    
                         arrival time                         -33.011    
  -------------------------------------------------------------------
                         slack                                 71.882    

Slack (MET) :             72.107ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 4.174ns (15.406%)  route 22.919ns (84.594%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.314    30.143    sm/M_alum_out[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    30.267 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.013    31.280    sm/brams/override_address[0]
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.152    31.432 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.810    32.242    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.350    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.350    
                         arrival time                         -32.242    
  -------------------------------------------------------------------
                         slack                                 72.107    

Slack (MET) :             72.463ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.477ns  (logic 4.731ns (17.218%)  route 22.746ns (82.782%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.587    30.930    sm/D_states_q[7]_i_31_n_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I3_O)        0.358    31.288 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.470    31.758    sm/D_states_q[7]_i_11_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.326    32.084 r  sm/D_states_q[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.542    32.627    sm/D_states_q[7]_rep__0_i_1_n_0
    SLICE_X62Y46         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X62Y46         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X62Y46         FDSE (Setup_fdse_C_D)       -0.058   105.090    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -32.627    
  -------------------------------------------------------------------
                         slack                                 72.463    

Slack (MET) :             72.481ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.927ns  (logic 4.146ns (15.397%)  route 22.781ns (84.603%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.314    30.143    sm/M_alum_out[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    30.267 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.013    31.280    sm/brams/override_address[0]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.124    31.404 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.673    32.077    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.495   104.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.558    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.558    
                         arrival time                         -32.077    
  -------------------------------------------------------------------
                         slack                                 72.481    

Slack (MET) :             72.628ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.309ns  (logic 4.731ns (17.324%)  route 22.578ns (82.676%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.587    30.930    sm/D_states_q[7]_i_31_n_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I3_O)        0.358    31.288 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.466    31.754    sm/D_states_q[7]_i_11_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.326    32.080 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.379    32.459    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X62Y46         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X62Y46         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X62Y46         FDSE (Setup_fdse_C_D)       -0.061   105.087    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -32.459    
  -------------------------------------------------------------------
                         slack                                 72.628    

Slack (MET) :             72.696ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.084ns  (logic 4.593ns (16.958%)  route 22.491ns (83.042%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.746    31.089    sm/D_states_q[7]_i_31_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.332    31.421 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    31.421    sm/D_states_q[0]_i_3_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    31.635 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.598    32.234    sm/D_states_d__0[0]
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X60Y45         FDSE (Setup_fdse_C_D)       -0.218   104.929    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -32.234    
  -------------------------------------------------------------------
                         slack                                 72.696    

Slack (MET) :             72.698ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.220ns  (logic 4.500ns (16.532%)  route 22.720ns (83.468%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.077    29.906    sm/M_alum_out[0]
    SLICE_X57Y46         LUT2 (Prop_lut2_I0_O)        0.152    30.058 r  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.805    30.863    sm/D_states_q[3]_i_19_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I2_O)        0.326    31.189 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           0.443    31.632    sm/D_states_q[3]_i_5_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124    31.756 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.613    32.369    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X62Y46         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X62Y46         FDRE (Setup_fdre_C_D)       -0.081   105.067    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -32.369    
  -------------------------------------------------------------------
                         slack                                 72.698    

Slack (MET) :             72.718ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.234ns  (logic 4.270ns (15.679%)  route 22.964ns (84.321%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.922    29.751    sm/M_alum_out[0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I2_O)        0.124    29.875 f  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.822    30.698    sm/D_states_q[3]_i_12_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    30.822 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           1.097    31.919    sm/D_states_q[3]_i_3_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124    32.043 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.340    32.383    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)       -0.047   105.101    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -32.383    
  -------------------------------------------------------------------
                         slack                                 72.718    

Slack (MET) :             72.721ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.309ns  (logic 4.731ns (17.324%)  route 22.578ns (82.676%))
  Logic Levels:           23  (LUT2=1 LUT5=7 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 r  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.587    30.930    sm/D_states_q[7]_i_31_n_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I3_O)        0.358    31.288 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.844    32.133    sm/D_states_q[7]_i_11_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.326    32.459 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    32.459    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X63Y46         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.031   105.179    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        105.179    
                         arrival time                         -32.459    
  -------------------------------------------------------------------
                         slack                                 72.721    

Slack (MET) :             72.733ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.024ns  (logic 4.593ns (16.996%)  route 22.431ns (83.004%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=15 MUXF7=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          4.562    10.167    sm/M_display_reading
    SLICE_X60Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.291 r  sm/D_registers_q[7][28]_i_40/O
                         net (fo=1, routed)           0.831    11.123    sm/D_registers_q[7][28]_i_40_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.247 r  sm/D_registers_q[7][28]_i_23/O
                         net (fo=1, routed)           1.242    12.488    sm/D_registers_q[7][28]_i_23_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.808    14.420    sm/M_sm_bsel[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.544 r  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.000    14.544    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    14.761 r  sm/D_registers_q_reg[7][31]_i_115/O
                         net (fo=77, routed)          1.787    16.548    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.327    16.875 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.765    17.640    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.332    17.972 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.931    18.904    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    19.056 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.737    19.792    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I0_O)        0.352    20.144 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.812    20.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I0_O)        0.326    21.283 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.577    21.859    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    21.983 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.406    22.390    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    22.514 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    23.152    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    23.276 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.722    23.998    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.405    24.526    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.650 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.528    25.178    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.752    26.054    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.178 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.588    26.765    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I2_O)        0.124    26.889 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.829    27.719    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.124    27.843 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.863    28.705    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    28.829 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.364    30.194    sm/M_alum_out[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.149    30.343 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.746    31.089    sm/D_states_q[7]_i_31_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.332    31.421 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    31.421    sm/D_states_q[0]_i_3_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    31.635 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.539    32.174    sm/D_states_d__0[0]
    SLICE_X59Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y45         FDSE (Setup_fdse_C_D)       -0.240   104.907    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        104.907    
                         arrival time                         -32.174    
  -------------------------------------------------------------------
                         slack                                 72.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.880    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.880    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.880    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.880    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y40         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.514%)  route 0.213ns (62.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display/D_pixel_idx_q_reg[5]/Q
                         net (fo=3, routed)           0.213     1.849    display/p_0_in[5]
    SLICE_X41Y50         FDRE                                         r  display/D_bram_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.832     2.021    display/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  display/D_bram_addr_q_reg[5]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.017     1.793    display/D_bram_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.933    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.520    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.798    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.047 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y53   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y57   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y60   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       91.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.704ns (9.098%)  route 7.034ns (90.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          3.730     9.409    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.533 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.373    11.906    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.931    12.961    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X60Y41         FDPE (Recov_fdpe_C_PRE)     -0.361   104.785    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.785    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 91.824    

Slack (MET) :             91.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.704ns (9.098%)  route 7.034ns (90.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          3.730     9.409    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.533 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.373    11.906    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.931    12.961    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X60Y41         FDPE (Recov_fdpe_C_PRE)     -0.361   104.785    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.785    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 91.824    

Slack (MET) :             91.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.704ns (9.098%)  route 7.034ns (90.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          3.730     9.409    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.533 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.373    11.906    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.931    12.961    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X60Y41         FDPE (Recov_fdpe_C_PRE)     -0.361   104.785    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.785    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 91.824    

Slack (MET) :             91.824ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 0.704ns (9.098%)  route 7.034ns (90.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          3.730     9.409    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.533 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          2.373    11.906    sm/D_stage_q[3]_i_3_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.931    12.961    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.517   104.922    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X60Y41         FDPE (Recov_fdpe_C_PRE)     -0.361   104.785    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.785    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 91.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.203%)  route 1.081ns (83.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.594     1.538    sm/clk_IBUF_BUFG
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.682     2.384    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.828    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.203%)  route 1.081ns (83.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.594     1.538    sm/clk_IBUF_BUFG
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.682     2.384    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.828    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.203%)  route 1.081ns (83.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.594     1.538    sm/clk_IBUF_BUFG
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.682     2.384    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.828    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.203%)  route 1.081ns (83.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.594     1.538    sm/clk_IBUF_BUFG
    SLICE_X60Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=102, routed)         0.682     2.384    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.429 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.828    fifo_reset_cond/AS[0]
    SLICE_X60Y41         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y41         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.346    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.053ns  (logic 11.524ns (31.101%)  route 25.529ns (68.899%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.060    33.625    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    33.749 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.418    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.542 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.051    35.593    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X49Y67         LUT3 (Prop_lut3_I2_O)        0.124    35.717 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.927    38.644    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    42.191 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.191    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.945ns  (logic 11.521ns (31.184%)  route 25.424ns (68.816%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.060    33.625    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    33.749 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.418    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.542 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    35.591    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.124    35.715 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.824    38.539    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    42.083 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.083    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.825ns  (logic 11.784ns (32.001%)  route 25.041ns (67.999%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.060    33.625    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    33.749 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.418    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.542 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.087    35.629    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.150    35.779 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.403    38.182    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    41.963 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.963    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.745ns  (logic 11.503ns (31.304%)  route 25.243ns (68.696%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    33.587    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    33.711 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.669    34.380    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.504 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.091    35.595    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I1_O)        0.124    35.719 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.638    38.358    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    41.883 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.883    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.722ns  (logic 11.551ns (31.455%)  route 25.171ns (68.545%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.060    33.625    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    33.749 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.418    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.542 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.087    35.629    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124    35.753 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.533    38.286    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    41.860 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.860    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.610ns  (logic 11.733ns (32.048%)  route 24.877ns (67.952%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.060    33.625    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    33.749 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.418    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.542 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.049    35.591    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.154    35.745 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.277    38.022    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    41.748 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.748    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.597ns  (logic 11.730ns (32.051%)  route 24.868ns (67.949%))
  Logic Levels:           34  (CARRY4=9 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.393     8.049    L_reg/M_sm_timer[3]
    SLICE_X47Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.173 r  L_reg/L_4dae4e89_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.665     8.838    L_reg/L_4dae4e89_remainder0_carry__1_i_8__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.962 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.169    10.131    L_reg/L_4dae4e89_remainder0_carry__1_i_7__1_n_0
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.152    10.283 f  L_reg/L_4dae4e89_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.273    L_reg/L_4dae4e89_remainder0_carry_i_20__1_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.354    11.627 r  L_reg/L_4dae4e89_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    12.501    L_reg/L_4dae4e89_remainder0_carry_i_10__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.326    12.827 r  L_reg/L_4dae4e89_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.827    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.360 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.360    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.477 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.477    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__0_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.800 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.043    14.844    L_reg/L_4dae4e89_remainder0_3[9]
    SLICE_X45Y69         LUT5 (Prop_lut5_I1_O)        0.306    15.150 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.272    16.422    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X44Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.546 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.831    17.376    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.500 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.904    18.404    L_reg/i__carry_i_16__4_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.148    18.552 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.018    19.570    L_reg/i__carry_i_20__4_n_0
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.328    19.898 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.115    21.013    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124    21.137 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.015    22.152    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    22.276 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.276    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.674 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.674    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.913 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129    24.042    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.302    24.344 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.810    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.934 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.449    25.384    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.119    25.503 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.458    25.961    L_reg/i__carry_i_13__3_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I0_O)        0.347    26.308 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.824    27.131    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.328    27.459 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    28.119    L_reg/i__carry_i_13__3_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    28.269 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.971    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.326    29.297 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.847 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.847    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.961    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.075    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.297 f  timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.118    timerseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299    31.417 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.024    32.441    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.565 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    33.587    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    33.711 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.669    34.380    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    34.504 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.091    35.595    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I0_O)        0.152    35.747 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.263    38.011    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    41.735 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.735    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.155ns  (logic 11.754ns (32.510%)  route 24.401ns (67.490%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.495     7.089    L_reg/M_sm_pac[8]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.152     7.241 f  L_reg/L_4dae4e89_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.914     8.155    L_reg/L_4dae4e89_remainder0_carry_i_24_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.348     8.503 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.826     9.329    L_reg/L_4dae4e89_remainder0_carry__1_i_7_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.453 f  L_reg/L_4dae4e89_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633    10.086    L_reg/L_4dae4e89_remainder0_carry_i_20_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.150    10.236 r  L_reg/L_4dae4e89_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    11.066    L_reg/L_4dae4e89_remainder0_carry_i_10_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.326    11.392 r  L_reg/L_4dae4e89_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.032 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/O[3]
                         net (fo=1, routed)           0.695    12.727    L_reg/L_4dae4e89_remainder0[3]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306    13.033 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.809    14.842    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.966 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.150    15.568 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.159    16.727    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.356    17.083 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.939    L_reg/i__carry_i_19_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.352    18.291 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.115    19.407    L_reg/i__carry_i_11_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.332    19.739 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    20.063    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.583 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.700 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.700    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.919 f  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.934    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2[0]
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.295    22.229 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.387    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.511 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.155    23.666    L_reg/i__carry_i_14_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.152    23.818 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.971    24.789    L_reg/i__carry_i_25_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    25.115 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.681    25.796    L_reg/i__carry_i_14_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124    25.920 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.817    26.737    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    26.889 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.591    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    27.917 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.917    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.467 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.467    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.581    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.894 f  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.519    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.306    29.825 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.665    30.491    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.615 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    31.281    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.405 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.010    32.415    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    32.539 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.152    33.691    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.153    33.844 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.675    37.518    aseg_OBUF[9]
    R11                  OBUF (Prop_obuf_I_O)         3.775    41.293 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.293    aseg[9]
    R11                                                               r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.959ns  (logic 11.749ns (32.674%)  route 24.210ns (67.326%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.495     7.089    L_reg/M_sm_pac[8]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.152     7.241 f  L_reg/L_4dae4e89_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.914     8.155    L_reg/L_4dae4e89_remainder0_carry_i_24_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.348     8.503 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.826     9.329    L_reg/L_4dae4e89_remainder0_carry__1_i_7_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.453 f  L_reg/L_4dae4e89_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633    10.086    L_reg/L_4dae4e89_remainder0_carry_i_20_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.150    10.236 r  L_reg/L_4dae4e89_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    11.066    L_reg/L_4dae4e89_remainder0_carry_i_10_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.326    11.392 r  L_reg/L_4dae4e89_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.032 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/O[3]
                         net (fo=1, routed)           0.695    12.727    L_reg/L_4dae4e89_remainder0[3]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306    13.033 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.809    14.842    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.966 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.150    15.568 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.159    16.727    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.356    17.083 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.939    L_reg/i__carry_i_19_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.352    18.291 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.115    19.407    L_reg/i__carry_i_11_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.332    19.739 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    20.063    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.583 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.700 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.700    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.919 f  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.934    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2[0]
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.295    22.229 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.387    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.511 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.155    23.666    L_reg/i__carry_i_14_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.152    23.818 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.971    24.789    L_reg/i__carry_i_25_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    25.115 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.681    25.796    L_reg/i__carry_i_14_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124    25.920 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.817    26.737    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    26.889 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.591    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    27.917 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.917    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.467 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.467    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.581    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.894 f  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.519    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.306    29.825 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.665    30.491    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.615 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    31.281    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.405 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.010    32.415    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    32.539 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.106    33.645    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.146    33.791 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.528    37.320    aseg_OBUF[3]
    R10                  OBUF (Prop_obuf_I_O)         3.777    41.097 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.097    aseg[3]
    R10                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.827ns  (logic 11.769ns (32.850%)  route 24.058ns (67.150%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.495     7.089    L_reg/M_sm_pac[8]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.152     7.241 f  L_reg/L_4dae4e89_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.914     8.155    L_reg/L_4dae4e89_remainder0_carry_i_24_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.348     8.503 f  L_reg/L_4dae4e89_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.826     9.329    L_reg/L_4dae4e89_remainder0_carry__1_i_7_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.124     9.453 f  L_reg/L_4dae4e89_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633    10.086    L_reg/L_4dae4e89_remainder0_carry_i_20_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.150    10.236 r  L_reg/L_4dae4e89_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.830    11.066    L_reg/L_4dae4e89_remainder0_carry_i_10_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.326    11.392 r  L_reg/L_4dae4e89_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.392    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.032 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_carry/O[3]
                         net (fo=1, routed)           0.695    12.727    L_reg/L_4dae4e89_remainder0[3]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306    13.033 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.809    14.842    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.966 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.150    15.568 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.159    16.727    L_reg/i__carry__1_i_9_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.356    17.083 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.939    L_reg/i__carry_i_19_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.352    18.291 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.115    19.407    L_reg/i__carry_i_11_n_0
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.332    19.739 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    20.063    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.583 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.700 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.700    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.919 f  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.934    L_reg/L_4dae4e89_remainder0_inferred__1/i__carry__2[0]
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.295    22.229 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    22.387    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.511 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.155    23.666    L_reg/i__carry_i_14_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.152    23.818 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.971    24.789    L_reg/i__carry_i_25_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    25.115 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.681    25.796    L_reg/i__carry_i_14_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124    25.920 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.817    26.737    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    26.889 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.591    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    27.917 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.917    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.467 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.467    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.581    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.894 r  aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.519    aseg_driver/decimal_renderer/L_4dae4e89_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.306    29.825 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.665    30.491    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.615 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    31.281    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.405 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.010    32.415    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.124    32.539 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.964    33.503    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.150    33.653 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.519    37.172    aseg_OBUF[10]
    T12                  OBUF (Prop_obuf_I_O)         3.793    40.965 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.965    aseg[10]
    T12                                                               r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2146808085[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.415ns (76.776%)  route 0.428ns (23.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    forLoop_idx_0_2146808085[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.745    forLoop_idx_0_2146808085[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.360     2.150    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.379 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.373ns (73.585%)  route 0.493ns (26.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.493     2.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2146808085[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.444ns (72.810%)  route 0.539ns (27.190%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.535    forLoop_idx_0_2146808085[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.856    forLoop_idx_0_2146808085[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.901 r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.382     2.283    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.517 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.517    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.383ns (62.791%)  route 0.820ns (37.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.820     2.469    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.711 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.711    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.386ns (62.717%)  route 0.824ns (37.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.824     2.473    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.718 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.718    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.369ns (60.520%)  route 0.893ns (39.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.893     2.543    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.770 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.770    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_110011521[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.672ns  (logic 1.617ns (34.619%)  route 3.055ns (65.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.563     4.056    forLoop_idx_0_110011521[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.180 r  forLoop_idx_0_110011521[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.492     4.672    forLoop_idx_0_110011521[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_110011521[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    forLoop_idx_0_110011521[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_110011521[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.622ns (34.789%)  route 3.041ns (65.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.552     4.050    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.174 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.490     4.664    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y36         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.514     4.919    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y36         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 1.625ns (37.360%)  route 2.724ns (62.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.253     3.754    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.878 r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.471     4.349    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509     4.913    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.615ns (37.373%)  route 2.706ns (62.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.235     3.725    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.849 r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.472     4.321    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509     4.913    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.628ns (37.902%)  route 2.667ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.011     3.515    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.639 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.656     4.295    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.628ns (37.902%)  route 2.667ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.011     3.515    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.639 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.656     4.295    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.628ns (37.902%)  route 2.667ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.011     3.515    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.639 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.656     4.295    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.628ns (37.902%)  route 2.667ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.011     3.515    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.639 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.656     4.295    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.628ns (37.941%)  route 2.663ns (62.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.011     3.515    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.639 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.652     4.290    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.289ns  (logic 1.619ns (37.743%)  route 2.670ns (62.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.055     3.549    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.673 r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.615     4.289    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.504     4.908    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.300ns (35.246%)  route 0.550ns (64.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.435     0.690    forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.735 r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.115     0.850    forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.853     2.043    forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_2146808085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.307ns (31.346%)  route 0.672ns (68.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.420     0.682    forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.727 r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.253     0.980    forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_2146808085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.307ns (22.915%)  route 1.034ns (77.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.811     1.073    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.118 r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.223     1.341    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    forLoop_idx_0_110011521[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_110011521[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.316ns (23.455%)  route 1.033ns (76.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.061    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.243     1.349    reset_cond/M_reset_cond_in
    SLICE_X63Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.380%)  route 1.037ns (76.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.061    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.247     1.353    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.380%)  route 1.037ns (76.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.061    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.247     1.353    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.380%)  route 1.037ns (76.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.061    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.247     1.353    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.380%)  route 1.037ns (76.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.790     1.061    reset_cond/butt_reset_IBUF
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.106 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.247     1.353    reset_cond/M_reset_cond_in
    SLICE_X62Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.313ns (22.783%)  route 1.062ns (77.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.899     1.168    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.213 r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.163     1.376    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    forLoop_idx_0_110011521[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.304ns (21.787%)  route 1.090ns (78.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.927     1.185    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.230 r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.164     1.394    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    forLoop_idx_0_110011521[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_110011521[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





