<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.8.0 -->
<title>HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions | Debjyoti Bhattacharjee</title>
<meta name="generator" content="Jekyll v4.3.4" />
<meta property="og:title" content="HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions" />
<meta name="author" content="Debjyoti Bhattacharjee" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics." />
<meta property="og:description" content="In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics." />
<link rel="canonical" href="https://debjyoti0891.github.io/mlir/part3" />
<meta property="og:url" content="https://debjyoti0891.github.io/mlir/part3" />
<meta property="og:site_name" content="Debjyoti Bhattacharjee" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2024-04-22T08:00:00+00:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions" />
<meta name="google-site-verification" content="shmIemKrYpRAIcUmw2hZzRij1uySn9s55BGBbLBsOto" />
<meta name="msvalidate.01" content="F0966E9DC4FDEE6F087ADCDD6E5F6743" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"BlogPosting","author":{"@type":"Person","name":"Debjyoti Bhattacharjee"},"dateModified":"2024-04-22T08:00:00+00:00","datePublished":"2024-04-22T08:00:00+00:00","description":"In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics.","headline":"HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions","mainEntityOfPage":{"@type":"WebPage","@id":"https://debjyoti0891.github.io/mlir/part3"},"publisher":{"@type":"Organization","logo":{"@type":"ImageObject","url":"https://debjyoti0891.github.io/assets/D_old.jpg"},"name":"Debjyoti Bhattacharjee"},"url":"https://debjyoti0891.github.io/mlir/part3"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/css/style.css"><link type="application/atom+xml" rel="alternate" href="https://debjyoti0891.github.io/feed.xml" title="Debjyoti Bhattacharjee" />

<style>

  <!-- pre {

    border: 1px solid #ddd;
    border-radius: 1px;
    padding: 1em;
    overflow-x: auto;
}

pre code {
  background-color: #d1daf8; /* Dark gray background color */
  color: #504a5f; /* Light gray text color */
    display: block;
    overflow-x: auto;
    font-family: "Courier New", Courier, monospace;
    font-size: 14px;
}

/* Specific language styles */
pre code[class*="language-"] {
    color: #333; /* Default code color */
} -->



/* Add more language styles as needed */


  /* Apply a different color when links are hovered */
  <!-- a:hover {
    color: #3e1209; /* Dark Red */
    text-decoration: underline;
  } -->

  .button0 {
    background-color: #4CAF50;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }
  .button1 {
    background-color: #4c7aaf;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }
  .button2 {
    background-color: #a8af4c;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }
  .button3 {
    background-color: #e6518f;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }
  .button4 {
    background-color: #5e4caf;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }
  .button5 {
    background-color: #7782d3;
    border: none;
    color: white;
    padding: 6px 10px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 12px;
    margin: 4px 2px;
    cursor: pointer;
  }

  .sp{
  width: 10px;
  padding-right: 15px;
  background-color: #bdbbc5;
  padding: 4px 12px;
  }

  .highlight{
  font-family: ABeeZee, sans-serif;
  background-color: #ffffff;
  font-size: 16px;
  font-weight: 600;
  color: rgba(99, 82, 82, 1);
  text-transform: none;
  font-style: normal;
  text-decoration: none;
  line-height: 1.6em;
  letter-spacing: 0.7px;
  }
  .headHi{
    font-family: ABeeZee, sans-serif;
    font-size: 26px;
    font-weight: 600;
    color: rgba(77, 63, 63, 1);
    text-transform: none;
    font-style: normal;
    text-decoration: none;
    line-height: 1.6em;
    letter-spacing: 0.7px;
}

.introtext{
    font-family: Verdana, sans-serif;
    font-size: 16px;
    /* font-weight: 400; */
    color: rgba(0, 0, 0, 1);
    text-transform: none;
    font-style: normal;
    text-decoration: none;
    line-height: 1.5em;
    letter-spacing: -0.1px;
}

.datetext{
    font-family: Courier New, sans-serif;
    font-size: 16px;
    background-color: #eeeeee;
    /* font-weight: 400; */
    color: rgba(0, 0, 0, 1);
    text-transform: none;
    font-style: normal;
    text-decoration: none;
    line-height: 1.5em;
    letter-spacing: -0.1px;
}

<!-- .divtext{
  background-color: rgb(214, 226, 226);
} -->

.event-list {
  list-style-type: none;
  padding: 0;
}

.event-list-item {
  margin-bottom: 20px;
}

.event-name {
  color: #6597ce; /* Highlight color for event name */
}

.event-location-date {
  font-style: italic;
  color: #6D1F0F; /* Highlight color for location/date */
}


.divtext {
  background-color: #f0f0f0;
  border: 2px solid #e5e5e5;
  border-radius: 5px;
  padding: 10px;
  margin-bottom: 5px;
  box-shadow: 0px 2px 4px rgba(0, 0, 0, 0.1);
  color: #444;
}

.introhightext{
    font-family: Optima, sans-serif;
    font-size: 16px;
    font-weight: 100;
    color: #rgba(0, 0, 0, 1);
    text-transform: none;
    font-style: normal;
    text-decoration: none;
    line-height: 0em;
    letter-spacing: 0px;
}

.locationtext {
font-family: Tahoma, Geneva, sans-serif;
font-size: 14px;
letter-spacing: 2px;
word-spacing: 2px;
color: #6D1F0F;
font-weight: normal;
text-decoration: none;
font-style: normal;
font-variant: small-caps;
text-transform: none;
}

.tag-link {
    display: inline-block;
    background: rgba(106,159,181,0.15);
    padding: 0 .5rem;
    margin-right: .5rem;
    border-radius: 4px;
    color: #34435e;
    font-family: "PT Sans",Helvetica,Arial,sans-serif;
    font-size: 90%;
    -webkit-transition: all 0.1s ease-in-out;
    -moz-transition: all 0.1s ease-in-out;
    transition: all 0.1s ease-in-out;
}
.a {
  color: #6369D1;
}
.tag-header {
    display: inline-block;
    padding: 0 .5rem;
    margin-right: .5rem;
    border-radius: 4px;
    color: #34435e;
    font-family: "PT Sans",Helvetica,Arial,sans-serif;
    font-size: 90%;
    -webkit-transition: all 0.1s ease-in-out;
    -moz-transition: all 0.1s ease-in-out;
    transition: all 0.1s ease-in-out;
}

<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="https://www.w3schools.com/w3css/4/w3.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
  </style>

  <!-- Begin Jekyll SEO tag v2.8.0 -->
<title>HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions | Debjyoti Bhattacharjee</title>
<meta name="generator" content="Jekyll v4.3.4" />
<meta property="og:title" content="HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions" />
<meta name="author" content="Debjyoti Bhattacharjee" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics." />
<meta property="og:description" content="In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics." />
<link rel="canonical" href="https://debjyoti0891.github.io/mlir/part3" />
<meta property="og:url" content="https://debjyoti0891.github.io/mlir/part3" />
<meta property="og:site_name" content="Debjyoti Bhattacharjee" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2024-04-22T08:00:00+00:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions" />
<meta name="google-site-verification" content="shmIemKrYpRAIcUmw2hZzRij1uySn9s55BGBbLBsOto" />
<meta name="msvalidate.01" content="F0966E9DC4FDEE6F087ADCDD6E5F6743" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"BlogPosting","author":{"@type":"Person","name":"Debjyoti Bhattacharjee"},"dateModified":"2024-04-22T08:00:00+00:00","datePublished":"2024-04-22T08:00:00+00:00","description":"In Part 1, we explored the overarching concept of hardware-software co-design. In Part 2, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics.","headline":"HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions","mainEntityOfPage":{"@type":"WebPage","@id":"https://debjyoti0891.github.io/mlir/part3"},"publisher":{"@type":"Organization","logo":{"@type":"ImageObject","url":"https://debjyoti0891.github.io/assets/D_old.jpg"},"name":"Debjyoti Bhattacharjee"},"url":"https://debjyoti0891.github.io/mlir/part3"}</script>
<!-- End Jekyll SEO tag -->
</head>
<body><header class="site-header" style="background-color: #e6e8e6;">

  <div class="wrapper"><span><a class="site-title" rel="author" href="/">
      <img src="/assets/D_old.jpg" alt="Smiley face" height="40" >
      Debjyoti Bhattacharjee
    </a></span><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/personal/">
               Personal
            </a><a class="page-link" href="/research/">
               Research
            </a><a class="page-link" href="/publications/">
               Publications
            </a><a class="page-link" href="/blog/">
               Blog
            </a><a class="page-link" href="/tools/">
               Resources
            </a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <div class="post">
  <h1 class="post-title">HW-SW co-design in the RISC-V Ecosystem [Part 3]: RISC-V Custom Instructions </h1>
  <span class="post-date">22 Apr 2024</span>
  
  
    <a class="tag-link"
      href= https://debjyoti0891.github.io/tags/#compilation
      rel="category tag">
      #compilation
    </a>
  
  
    <a class="tag-link"
      href= https://debjyoti0891.github.io/tags/#llvm
      rel="category tag">
      #llvm
    </a>
  
  
    <a class="tag-link"
      href= https://debjyoti0891.github.io/tags/#mlir
      rel="category tag">
      #mlir
    </a>
  
   <p>In <a href="/mlir/part1">Part 1</a>, we explored the overarching concept of hardware-software co-design. In <a href="/mlir/part2">Part 2</a>, we delved into the specifics of implementing an MLIR pass. In this part, we explore the details of adding new custom instructions to the RISC-V backend and using them via intrinsics.</p>

<h2 id="instruction-encoding">Instruction Encoding</h2>

<p>In this example, the addition of four new approximate multiplication instructions for floating point numbers is considered. These instructions, known as <code class="language-plaintext highlighter-rouge">fmul_exp_m_s</code>, <code class="language-plaintext highlighter-rouge">fmul_exp_s</code>, <code class="language-plaintext highlighter-rouge">fmul_exp_m</code>, and <code class="language-plaintext highlighter-rouge">fmul_exp</code>, serve as proxies for approximate multiplication operations within RISC-V processors. The hardware implementation details are not discussed in this blog. The individual instruction encodings are provided below.</p>
<div class="language-shell highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c"># instruction encoding</span>
fmul_exp_m_s rs2 rs1 rd 31..25<span class="o">=</span>0b1111100 14..12<span class="o">=</span>0b111 6..0<span class="o">=</span>0b0001011
fmul_exp_s rs2 rs1 rd 31..25<span class="o">=</span>0b1011100 14..12<span class="o">=</span>0b111 6..0<span class="o">=</span>0b0001011
fmul_exp_m rs2 rs1 rd 31..25<span class="o">=</span>0b1101100 14..12<span class="o">=</span>0b111 6..0<span class="o">=</span>0b0001011
fmul_exp rs2 rs1 rd 31..25<span class="o">=</span>0b1001100 14..12<span class="o">=</span>0b111 6..0<span class="o">=</span>0b0001011
</code></pre></div></div>

<h2 id="adding-instructions-and-assembler-support-in-llvm">Adding instructions and assembler support in LLVM</h2>

<h3 id="llvmlibtargetriscvriscvinstrinfotd"><a href="">llvm/lib/Target/RISCV/RISCVInstrInfo.td</a></h3>
<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>    include "RISCVInstrInfoCustExtNN.td"
</code></pre></div></div>
<p>The new extension is termed as as “CustExtNN” and a new <a href="https://llvm.org/docs/TableGen/">TableGen</a> file is added. This is included in the high level RISCV instruction info file, which has details of the RISC-V target.
By defining the details of the new extension in a separate file (<code class="language-plaintext highlighter-rouge">RISCVInstrInfoCustExtNN.td</code>), the changes for related to extension can be self-contained.</p>

<h3 id="llvmlibtargetriscvriscvfeaturestd"><a href="">llvm/lib/Target/RISCV/RISCVFeatures.td</a></h3>
<p>This code excerpt defines a custom feature called “CustomExtNN,” which represents a neural network (NN) compute extension for inference tasks in RISC-V processors. The feature is enabled by setting the “HasCustomExtNN” predicate to true. This extension can be activated in the Clang compiler by specifying the “+xnn” feature string. For a custom instruction set, this is where the description goes in.</p>

<div class="language-c++ highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">bool</span> <span class="n">hasCustomExtNN</span><span class="p">()</span> <span class="k">const</span> <span class="p">{</span> <span class="k">return</span> <span class="n">HasCustomExtNN</span><span class="p">;</span> <span class="p">}</span>
<span class="c1">// This is a custom  NN feature</span>
<span class="n">def</span> <span class="n">FeatureCustomExtNN</span>
<span class="o">:</span> <span class="n">SubtargetFeature</span><span class="o">&lt;</span><span class="s">"xnn"</span><span class="p">,</span> <span class="s">"HasCustomExtNN"</span><span class="p">,</span> <span class="s">"true"</span><span class="p">,</span>
                <span class="s">"NN (Compute Extension for Neural Network Inference)"</span><span class="p">,</span>
                <span class="p">[]</span><span class="o">&gt;</span><span class="p">;</span>

<span class="n">def</span> <span class="n">HasCustomExtNN</span> <span class="o">:</span> <span class="n">Predicate</span><span class="o">&lt;</span><span class="s">"Subtarget-&gt;hasCustomExtNN()"</span><span class="o">&gt;</span><span class="p">,</span>
                        <span class="n">AssemblerPredicate</span><span class="o">&lt;</span><span class="p">(</span><span class="n">all_of</span> <span class="n">FeatureCustomExtNN</span><span class="p">),</span>
                        <span class="s">"NN (Compute Extension for Neural Network Inference)"</span><span class="o">&gt;</span><span class="p">;</span>
</code></pre></div></div>

<h3 id="llvmlibtargetriscvriscvinstrinfocustextnntd"><a href="">llvm/lib/Target/RISCV/RISCVInstrInfoCustExtNN.td</a></h3>
<div class="language-c++ highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">INSTR_nn_0xfe00707f_1</span> <span class="o">&lt;</span><span class="n">bits</span><span class="o">&lt;</span><span class="mi">7</span><span class="o">&gt;</span> <span class="n">f0</span><span class="p">,</span> <span class="n">bits</span><span class="o">&lt;</span><span class="mi">3</span><span class="o">&gt;</span> <span class="n">f1</span><span class="p">,</span> <span class="n">RISCVOpcode</span> <span class="n">opcode</span><span class="p">,</span>  <span class="n">string</span> <span class="n">opcodestr</span><span class="o">&gt;</span>
<span class="o">:</span> <span class="n">RVInstR</span><span class="o">&lt;</span><span class="n">f0</span><span class="p">,</span> <span class="n">f1</span><span class="p">,</span> <span class="n">opcode</span><span class="p">,</span> <span class="p">(</span><span class="n">outs</span> <span class="n">FPR32</span><span class="o">:</span><span class="err">$</span><span class="n">rd</span><span class="p">),(</span><span class="n">ins</span> <span class="n">FPR32</span><span class="o">:</span><span class="err">$</span><span class="n">rs1</span><span class="p">,</span><span class="n">FPR32</span><span class="o">:</span><span class="err">$</span><span class="n">rs2</span><span class="p">),</span><span class="n">opcodestr</span><span class="p">,</span> <span class="s">"$rd, $rs1, $rs2"</span><span class="o">&gt;</span> <span class="p">{</span>
    <span class="n">bits</span><span class="o">&lt;</span><span class="mi">5</span><span class="o">&gt;</span> <span class="n">rs2</span><span class="p">;</span>
    <span class="n">bits</span><span class="o">&lt;</span><span class="mi">5</span><span class="o">&gt;</span> <span class="n">rs1</span><span class="p">;</span>
    <span class="n">bits</span><span class="o">&lt;</span><span class="mi">5</span><span class="o">&gt;</span> <span class="n">rd</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">24</span><span class="o">-</span><span class="mi">20</span><span class="p">}</span> <span class="o">=</span> <span class="n">rs2</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">19</span><span class="o">-</span><span class="mi">15</span><span class="p">}</span> <span class="o">=</span> <span class="n">rs1</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">11</span><span class="o">-</span><span class="mi">7</span><span class="p">}</span> <span class="o">=</span> <span class="n">rd</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">31</span><span class="o">-</span><span class="mi">25</span><span class="p">}</span> <span class="o">=</span> <span class="n">f0</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">14</span><span class="o">-</span><span class="mi">12</span><span class="p">}</span> <span class="o">=</span> <span class="n">f1</span><span class="p">;</span>
    <span class="n">let</span> <span class="n">Inst</span> <span class="p">{</span><span class="mi">6</span><span class="o">-</span><span class="mi">0</span><span class="p">}</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">.</span><span class="n">Value</span><span class="p">;</span>
    <span class="p">}</span> <span class="c1">// end of class INSTR_nn_0xfe00707f_1</span>


    <span class="n">def</span> <span class="n">OPC_FMUL_EXP_M_S</span>  <span class="o">:</span> <span class="n">RISCVOpcode</span><span class="o">&lt;</span><span class="s">"FMUL_EXP_M_S"</span><span class="p">,</span>    <span class="mb">0b0001011</span><span class="o">&gt;</span><span class="p">;</span>

        <span class="c1">//===----------------------------------------------------------------------===//</span>
        <span class="c1">// RISC-V specific DAG Nodes.</span>
        <span class="c1">//===----------------------------------------------------------------------===//</span>


        <span class="cm">/* Use the same variable as defined in the RISCV.td for the extension as the predicate */</span>
        <span class="n">let</span> <span class="n">Predicates</span> <span class="o">=</span> <span class="p">[</span><span class="n">HasCustomExtNN</span><span class="p">]</span> <span class="n">in</span> <span class="p">{</span>
        <span class="cm">/* set the values appropriately. use more than one group if there are different kinds of
            instructions in the extension */</span>
    <span class="n">let</span> <span class="n">hasSideEffects</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">mayLoad</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">mayStore</span><span class="o">=</span><span class="mi">0</span> <span class="n">in</span> <span class="p">{</span>
    <span class="n">def</span> <span class="n">FMUL_EXP_M_S</span><span class="o">:</span> <span class="n">INSTR_nn_0xfe00707f_1</span><span class="o">&lt;</span><span class="mb">0b1111100</span><span class="p">,</span> <span class="mb">0b111</span><span class="p">,</span> <span class="n">OPC_FMUL_EXP_M_S</span><span class="p">,</span> <span class="s">"fmul_exp_m_s"</span><span class="o">&gt;</span><span class="p">;</span>
    <span class="n">def</span> <span class="n">FMUL_EXP_S</span><span class="o">:</span> <span class="n">INSTR_nn_0xfe00707f_1</span><span class="o">&lt;</span><span class="mb">0b1011100</span><span class="p">,</span> <span class="mb">0b111</span><span class="p">,</span> <span class="n">OPC_FMUL_EXP_M_S</span><span class="p">,</span> <span class="s">"fmul_exp_s"</span><span class="o">&gt;</span><span class="p">;</span>
    <span class="n">def</span> <span class="n">FMUL_EXP_M</span><span class="o">:</span> <span class="n">INSTR_nn_0xfe00707f_1</span><span class="o">&lt;</span><span class="mb">0b1101100</span><span class="p">,</span> <span class="mb">0b111</span><span class="p">,</span> <span class="n">OPC_FMUL_EXP_M_S</span><span class="p">,</span> <span class="s">"fmul_exp_m"</span><span class="o">&gt;</span><span class="p">;</span>
    <span class="n">def</span> <span class="n">FMUL_EXP</span><span class="o">:</span> <span class="n">INSTR_nn_0xfe00707f_1</span><span class="o">&lt;</span><span class="mb">0b1001100</span><span class="p">,</span> <span class="mb">0b111</span><span class="p">,</span> <span class="n">OPC_FMUL_EXP_M_S</span><span class="p">,</span> <span class="s">"fmul_exp"</span><span class="o">&gt;</span><span class="p">;</span>
    <span class="p">}</span>
<span class="p">}</span>
</code></pre></div></div>

<p>The provided code defines the set of RISC-V instructions in TableGen format, based on the encoding. Each instruction is represented as a subclass of a base instruction class, incorporating specific bit patterns for opcode and operand fields. For instance, the <code class="language-plaintext highlighter-rouge">INSTR_nn_0xfe00707f_1</code> class is instantiated with different bit patterns to represent distinct instructions within the extension, namely <code class="language-plaintext highlighter-rouge">FMUL_EXP_M_S</code>, <code class="language-plaintext highlighter-rouge">FMUL_EXP_S</code>, <code class="language-plaintext highlighter-rouge">FMUL_EXP_M</code>, and <code class="language-plaintext highlighter-rouge">FMUL_EXP</code>.</p>

<h2 id="adding-built-ins-for-the-custom-instructions">Adding built ins for the custom instructions</h2>

<p>Intrinsics are special functions recognizable by compilers like LLVM, representing specific operations or sequences of instructions that might not have direct representations in the high-level source code but are essential for generating efficient machine code.
The intrisnics for this custom instruction are defined in the <code class="language-plaintext highlighter-rouge">IntrinsicsRISCVCustExtNN.td</code> file.
As a starting point, the official <a href="https://llvm.org/docs/ExtendingLLVM.html">LLVM guide</a> helps in understanding the larger context.</p>
<h3 id="llvmincludellvmirintrinsicsriscvtd"><a href="">llvm/include/llvm/IR/IntrinsicsRISCV.td</a></h3>
<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">include</span> <span class="s">"llvm/IR/IntrinsicsRISCVCustExtNN.td"</span>
</code></pre></div></div>

<h3 id="clangincludeclangbasicbuiltinsriscvdef"><a href="">clang/include/clang/Basic/BuiltinsRISCV.def</a></h3>
<div class="language-c++ highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">TARGET_BUILTIN</span><span class="p">(</span><span class="n">__builtin_riscv_fmul_exp</span><span class="p">,</span> <span class="s">"fff"</span><span class="p">,</span> <span class="s">"nc"</span><span class="p">,</span> <span class="s">"xnn"</span><span class="p">)</span>
<span class="n">TARGET_BUILTIN</span><span class="p">(</span><span class="n">__builtin_riscv_fmul_exp_s</span><span class="p">,</span> <span class="s">"fff"</span><span class="p">,</span> <span class="s">"nc"</span><span class="p">,</span> <span class="s">"xnn"</span><span class="p">)</span>
<span class="n">TARGET_BUILTIN</span><span class="p">(</span><span class="n">__builtin_riscv_fmul_exp_m</span><span class="p">,</span> <span class="s">"fff"</span><span class="p">,</span> <span class="s">"nc"</span><span class="p">,</span> <span class="s">"xnn"</span><span class="p">)</span>
<span class="n">TARGET_BUILTIN</span><span class="p">(</span><span class="n">__builtin_riscv_fmul_exp_m_s</span><span class="p">,</span> <span class="s">"fff"</span><span class="p">,</span> <span class="s">"nc"</span><span class="p">,</span> <span class="s">"xnn"</span><span class="p">)</span>
</code></pre></div></div>
<p>This patch defines LLVM built-in functions for the custom instructions that were added above. These built-ins are named</p>
<ul>
  <li><code class="language-plaintext highlighter-rouge">__builtin_riscv_fmul_exp</code></li>
  <li><code class="language-plaintext highlighter-rouge">__builtin_riscv_fmul_exp_s</code></li>
  <li><code class="language-plaintext highlighter-rouge">__builtin_riscv_fmul_exp_m</code></li>
  <li><code class="language-plaintext highlighter-rouge">__builtin_riscv_fmul_exp_m_s</code>
They all take two floating-point operands (<code class="language-plaintext highlighter-rouge">ff</code>) as inputs and one floating point output (<code class="language-plaintext highlighter-rouge">f</code>). Each instruction has a corresponding builtin defined. The feature is defined as <code class="language-plaintext highlighter-rouge">xnn</code>.</li>
</ul>

<h3 id="llvmincludellvmirintrinsicsriscvcustextnntd"><a href="">llvm/include/llvm/IR/IntrinsicsRISCVCustExtNN.td</a></h3>
<div class="language-c++ highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Approx Floating Point Multiply Intrinsics</span>
<span class="n">let</span> <span class="n">TargetPrefix</span> <span class="o">=</span> <span class="s">"riscv"</span> <span class="n">in</span> <span class="p">{</span>

  <span class="k">class</span> <span class="nc">FloatExpGPRGPRIntrinsics</span>
      <span class="o">:</span> <span class="n">Intrinsic</span><span class="o">&lt;</span><span class="p">[</span><span class="n">llvm_float_ty</span><span class="p">],</span>
                              <span class="p">[</span><span class="n">llvm_float_ty</span><span class="p">,</span> <span class="n">llvm_float_ty</span><span class="p">],</span>
                              <span class="p">[</span><span class="n">IntrNoMem</span><span class="p">]</span><span class="o">&gt;</span><span class="p">;</span>
  <span class="n">def</span> <span class="n">int_riscv_floatexp_mul</span> <span class="o">:</span> <span class="n">FloatExpGPRGPRIntrinsics</span><span class="p">;</span>
  <span class="n">def</span> <span class="n">int_riscv_floatexp_mul_sign</span> <span class="o">:</span> <span class="n">FloatExpGPRGPRIntrinsics</span><span class="p">;</span>
  <span class="n">def</span> <span class="n">int_riscv_floatexp_mul_man</span> <span class="o">:</span> <span class="n">FloatExpGPRGPRIntrinsics</span><span class="p">;</span>
  <span class="n">def</span> <span class="n">int_riscv_floatexp_mul_man_sign</span> <span class="o">:</span> <span class="n">FloatExpGPRGPRIntrinsics</span><span class="p">;</span>
<span class="p">}</span> <span class="c1">// TargetPrefix = "riscv"</span>
</code></pre></div></div>
<p>The provided code segment defines a set of LLVM intrinsics prefixed with “riscv”. The <code class="language-plaintext highlighter-rouge">FloatExpGPRGPRIntrinsics</code> class represents these intrinsics, specifying that they take two floating-point operands and return a single floating-point result. These intrinsics are designed to operate on general-purpose registers (GPRs) and are marked with the attribute “IntrNoMem,” indicating that they do not access memory.</p>

<p>The prefix “int_” shows that these intrinsics are internal to LLVM and targeted specifically for RISC-V architectures. By encapsulating these operations as intrinsics, LLVM provides a standardized interface, which can be targeted easily from higher level of the compilation stack, such as MLIR.</p>

<p>Moreover, the extension’s availability is governed by a predicate called <code class="language-plaintext highlighter-rouge">HasCustomExtNN</code>, which is utilized to conditionally include the instructions based on whether the custom extension is enabled. By incorporating this predicate into the definition of the instructions, it ensures that they are only generated and included during compilation when the custom extension is supported. This approach enables seamless integration of the custom extension into the RISC-V instruction set architecture (ISA), providing flexibility for developers to utilize approximate multiplication operations tailored to their specific needs while maintaining compatibility with the RISC-V ecosystem.</p>

<p>The overall patch and the code can be viewed on <a href="https://github.com/debjyoti0891/CoVeriS/blob/main/patches/patch_llvm">CoVeris repository</a>.</p>

<h3 id="references">References</h3>
<ul>
  <li><a href="https://github.com/debjyoti0891/CoVeriS">Github Code Repository</a></li>
  <li><a href="https://llvm.org/docs/TableGen/">TableGen fundamentals</a></li>
  <li><a href="https://llvm.org/docs/ExtendingLLVM.html">LLVM Guide for adding new intrinsics</a></li>
</ul>


<a class="github-button" href="https://github.com/debjyoti0891" data-size="large" aria-label="Follow @debjyoti0891 on GitHub">Follow @debjyoti0891</a>
<script async defer src="https://buttons.github.io/buttons.js"></script>
   <div id="disqus_thread"></div>
  <script>
    var disqus_config = function () {
      this.page.url = 'https://debjyoti0891.github.io/mlir/part3';
      this.page.identifier = 'https://debjyoti0891.github.io/mlir/part3';
    };

    (function() {
      var d = document, s = d.createElement('script');

      s.src = 'https://bdebjyoti.disqus.com/embed.js';

      s.setAttribute('data-timestamp', +new Date());
      (d.head || d.body).appendChild(s);
    })();
  </script>
  <noscript>Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
 </div>

<div class="related">
  <h2>Related Posts</h2>
  <ul class="related-posts">
    
      <li>
        <h3>
          <a href="//mlir/part4">
            HW-SW co-design in the RISC-V Ecosystem [Part 4]: Executing Custom Instructions on Spike
            <small>12 May 2024</small>
          </a>
        </h3>
      </li>
    
      <li>
        <h3>
          <a href="//mlir/part2">
            HW-SW co-design in the RISC-V Ecosystem [Part 2]: MLIR to LLVM
            <small>09 Apr 2024</small>
          </a>
        </h3>
      </li>
    
      <li>
        <h3>
          <a href="//mlir/part1">
            HW-SW co-design in the RISC-V Ecosystem [Part 1]
            <small>23 Mar 2024</small>
          </a>
        </h3>
      </li>
    
  </ul>
</div>

      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <div class="footer-col-wrapper">
      <div class="footer-col">
        <!-- <p class="feed-subscribe">
          <a href="/feed.xml">
            <svg class="svg-icon orange">
              <use xlink:href="/assets/minima-social-icons.svg#rss"></use>
            </svg><span>Subscribe</span>
          </a>
        </p> -->
        <ul class="contact-list">
          <li class="p-name">Debjyoti Bhattacharjee</li>
          <li><a class="u-email" href="mailto:debjyoti [dot] bhattacharjee [at] imec [dot] be">debjyoti [dot] bhattacharjee [at] imec [dot] be</a></li>

        </ul>
      </div>
      <div class="footer-col">
        <p>Snapshots of ideas and things that piqued my interest. The website has information primarily focused on my research in computer architecture and systems, including high performance computing, emerging technologies, alongside design space exploration.</p>
      </div>
    </div>

    <div class="social-links"><ul class="social-media-list"><li><a rel="me" href="https://github.com/debjyoti0891" title="debjyoti0891"><svg class="svg-icon grey"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg></a></li><li><a rel="me" href="https://www.instagram.com/debjyoti0891" title="debjyoti0891"><svg class="svg-icon grey"><use xlink:href="/assets/minima-social-icons.svg#instagram"></use></svg></a></li><li><a rel="me" href="https://www.linkedin.com/in/debjyotibhattacharjee" title="debjyotibhattacharjee"><svg class="svg-icon grey"><use xlink:href="/assets/minima-social-icons.svg#linkedin"></use></svg></a></li></ul>
</div>

  </div>

</footer>

<script src="https://cdn.jsdelivr.net/npm/mermaid@10.6.1/dist/mermaid.min.js"></script>
<script>
  $(document).ready(function () {
    mermaid.initialize({
      startOnLoad:true,
      theme: "default",
    });
    window.mermaid.init(undefined, document.querySelectorAll('.language-mermaid'));
  });
</script>



</body>

</html>
