# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab_08_dp_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {lab_08_dp_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity lab_08_dp
# -- Compiling architecture structure of lab_08_dp
# 
vsim +altera -do lab_08_dp_run_msim_gate_vhdl.do -l msim_transcript -gui -t ns gate_work.lab_08_dp
# vsim +altera -do lab_08_dp_run_msim_gate_vhdl.do -l msim_transcript -gui -t ns gate_work.lab_08_dp 
# do lab_08_dp_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {lab_08_dp_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity lab_08_dp
# -- Compiling architecture structure of lab_08_dp
# 
wave create -pattern none -portmode in -language vhdl /lab_08_dp/clk
# lab_08_dp
wave create -pattern none -portmode in -language vhdl /lab_08_dp/reset_n
# lab_08_dp
wave create -pattern none -portmode in -language vhdl /lab_08_dp/out_sel
# lab_08_dp
wave create -pattern none -portmode out -language vhdl -range 2 0 /lab_08_dp/state_out
# lab_08_dp
wave create -pattern none -portmode out -language vhdl /lab_08_dp/iNOT10_out
# lab_08_dp
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_08_dp/dp_out
# lab_08_dp
ARCHITECTURE dataflow OF lab_08_dp IS
# invalid command name "ARCHITECTURE"

signal iNOT10 : std_LOGIC;
# invalid command name "signal"
signal data : std_logic_vector(3 DowNTO 0) := "0000";
# invalid command name "signal"
signal state:std_logic_vector ( 2 downto 0);
# invalid command name "signal"
BEGIN 	
# invalid command name "BEGIN"
iNOT10 <= '0' when (data = "1011") else '1';
# extra characters after close-quote
state_out <= state;
# invalid command name "state_out"
iNOT10_out <= iNoT10;
# invalid command name "iNOT10_out"
dp_out <= "ZZZZ";
# invalid command name "dp_out"

	process (reset_n, clk) is begin
# Incorrect argument: (reset_n,
# Usage: process report [-file <filename>] [-append]

	if (reset_n ='1') then
# syntax error in expression "(reset_n": variable references require preceding $
		state <="010";
# invalid command name "state"
	elsif rising_edge(clk) then  
# invalid command name "elsif"
		case (state) is
# extra case pattern with no body
		when "010" => 
# ** Error: (vsim-3561) No objects found matching '010'.
			data <= "0000";
# ambiguous command name "data": dataset datasetcheck
			state <= "100";
# invalid command name "state"
		when "100" => if (iNOT10 = '1') then
# ** Error: (vsim-3561) No objects found matching '100'.
			data <= data + '1';
# ambiguous command name "data": dataset datasetcheck
				if ( out_sel = '1') then
# syntax error in expression "(": premature end of expression
					dp_out <= data;
# invalid command name "dp_out"
				else dp_out <= "ZZZZ";
# invalid command name "else"
				end if;
# invalid command name "end"
			else state <= "010";
# invalid command name "else"
			end if;
# invalid command name "end"
		when others => 
# ** Error: (vsim-3561) No objects found matching 'others'.
		end case;
# invalid command name "end"
	end if;
# invalid command name "end"
	end process;
# invalid command name "end"

end dataflow;
# invalid command name "end"
	


	

wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1500ns Edit:/lab_08_dp/clk
# lab_08_dp
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1500ns Edit:/lab_08_dp/reset_n
# lab_08_dp
add wave -position end  sim:/lab_08_dp/out_sel
add wave -position end  sim:/lab_08_dp/state_out
add wave -position end  sim:/lab_08_dp/iNOT10_out
add wave -position end  sim:/lab_08_dp/dp_out
run -all
add wave -position end  sim:/lab_08_dp/out_sel
restart -f
wave edit change_value -start 0ns -end 35ns -value 1 Edit:/lab_08_dp/reset_n
wave create -pattern none -portmode in -language vhdl /lab_08_dp/clk
# /lab_08_dp/clk already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode in -language vhdl /lab_08_dp/reset_n
# /lab_08_dp/reset_n already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode in -language vhdl /lab_08_dp/out_sel
# lab_08_dp
wave create -pattern none -portmode out -language vhdl -range 2 0 /lab_08_dp/state_out
# lab_08_dp
wave create -pattern none -portmode out -language vhdl /lab_08_dp/iNOT10_out
# lab_08_dp
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_08_dp/dp_out
# lab_08_dp
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/lab_08_dp/out_sel
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1500ns Edit:/lab_08_dp/out_sel
# lab_08_dp
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 1500ns Edit:/lab_08_dp/out_sel
# lab_08_dp
run -all
