// Seed: 433219090
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output uwire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6, id_7;
  wire id_8;
  ;
  assign id_4 = -1;
  wire id_9;
  parameter time id_10 = 1'b0;
  assign module_2.id_5 = 0;
  assign id_4 = 1 ? id_1 : -1;
  assign id_6[1] = id_6;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    input  tri  id_2
);
  tri id_4 = -1, id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6
  );
endmodule
