[{"id":0,"href":"/zh/docs/example/","title":"Example Site","section":"Docs","content":" Introduction # Ferre hinnitibus erat accipitrem dixi Troiae tollens # Lorem markdownum, a quoque nutu est quodcumque mandasset veluti. Passim inportuna totidemque nympha fert; repetens pendent, poenarum guttura sed vacet non, mortali undas. Omnis pharetramque gramen portentificisque membris servatum novabis fallit de nubibus atque silvas mihi. Dixit repetitaque Quid; verrit longa; sententia mandat quascumque nescio solebat litore; noctes. Hostem haerentem circuit plenaque tamen.\nPedum ne indigenae finire invergens carpebat Velit posses summoque De fumos illa foret Est simul fameque tauri qua ad # Locum nullus nisi vomentes. Ab Persea sermone vela, miratur aratro; eandem Argolicas gener.\nMe sol # Nec dis certa fuit socer, Nonacria dies manet tacitaque sibi? Sucis est iactata Castrumque iudex, et iactato quoque terraeque es tandem et maternos vittis. Lumina litus bene poenamque animos callem ne tuas in leones illam dea cadunt genus, et pleno nunc in quod. Anumque crescentesque sanguinis progenies nuribus rustica tinguet. Pater omnes liquido creditis noctem.\nif (mirrored(icmp_dvd_pim, 3, smbMirroredHard) != lion(clickImportQueue, viralItunesBalancing, bankruptcy_file_pptp)) { file += ip_cybercrime_suffix; } if (runtimeSmartRom == netMarketingWord) { virusBalancingWin *= scriptPromptBespoke + raster(post_drive, windowsSli); cd = address_hertz_trojan; soap_ccd.pcbServerGigahertz(asp_hardware_isa, offlinePeopleware, nui); } else { megabyte.api = modem_flowchart - web + syntaxHalftoneAddress; } if (3 \u0026lt; mebibyteNetworkAnimated) { pharming_regular_error *= jsp_ribbon + algorithm * recycleMediaKindle( dvrSyntax, cdma); adf_sla *= hoverCropDrive; templateNtfs = -1 - vertical; } else { expressionCompressionVariable.bootMulti = white_eup_javascript( table_suffix); guidPpiPram.tracerouteLinux += rtfTerabyteQuicktime(1, managementRosetta(webcamActivex), 740874); } var virusTweetSsl = nullGigo; Trepident sitimque # Sentiet et ferali errorem fessam, coercet superbus, Ascaniumque in pennis mediis; dolor? Vidit imi Aeacon perfida propositos adde, tua Somni Fluctibus errante lustrat non.\nTamen inde, vos videt e flammis Scythica parantem rupisque pectora umbras. Haec ficta canistris repercusso simul ego aris Dixit! Esse Fama trepidare hunc crescendo vigor ululasse vertice exspatiantur celer tepidique petita aversata oculis iussa est me ferro.\n"},{"id":1,"href":"/zh/docs/mydocs/","title":"Mydocs","section":"Docs","content":"Mydocs\nIntroduction # Ferre hinnitibus erat accipitrem dixi Troiae tollens # Lorem markdownum, a quoque nutu est quodcumque mandasset veluti. Passim inportuna totidemque nympha fert; repetens pendent, poenarum guttura sed vacet non, mortali undas. Omnis pharetramque gramen portentificisque membris servatum novabis fallit de nubibus atque silvas mihi. Dixit repetitaque Quid; verrit longa; sententia mandat quascumque nescio solebat litore; noctes. Hostem haerentem circuit plenaque tamen.\nPedum ne indigenae finire invergens carpebat Velit posses summoque De fumos illa foret Est simul fameque tauri qua ad # Locum nullus nisi vomentes. Ab Persea sermone vela, miratur aratro; eandem Argolicas gener.\nMe sol # Nec dis certa fuit socer, Nonacria dies manet tacitaque sibi? Sucis est iactata Castrumque iudex, et iactato quoque terraeque es tandem et maternos vittis. Lumina litus bene poenamque animos callem ne tuas in leones illam dea cadunt genus, et pleno nunc in quod. Anumque crescentesque sanguinis progenies nuribus rustica tinguet. Pater omnes liquido creditis noctem.\nif (mirrored(icmp_dvd_pim, 3, smbMirroredHard) != lion(clickImportQueue, viralItunesBalancing, bankruptcy_file_pptp)) { file += ip_cybercrime_suffix; } if (runtimeSmartRom == netMarketingWord) { virusBalancingWin *= scriptPromptBespoke + raster(post_drive, windowsSli); cd = address_hertz_trojan; soap_ccd.pcbServerGigahertz(asp_hardware_isa, offlinePeopleware, nui); } else { megabyte.api = modem_flowchart - web + syntaxHalftoneAddress; } if (3 \u0026lt; mebibyteNetworkAnimated) { pharming_regular_error *= jsp_ribbon + algorithm * recycleMediaKindle( dvrSyntax, cdma); adf_sla *= hoverCropDrive; templateNtfs = -1 - vertical; } else { expressionCompressionVariable.bootMulti = white_eup_javascript( table_suffix); guidPpiPram.tracerouteLinux += rtfTerabyteQuicktime(1, managementRosetta(webcamActivex), 740874); } var virusTweetSsl = nullGigo; Trepident sitimque # Sentiet et ferali errorem fessam, coercet superbus, Ascaniumque in pennis mediis; dolor? Vidit imi Aeacon perfida propositos adde, tua Somni Fluctibus errante lustrat non.\nTamen inde, vos videt e flammis Scythica parantem rupisque pectora umbras. Haec ficta canistris repercusso simul ego aris Dixit! Esse Fama trepidare hunc crescendo vigor ululasse vertice exspatiantur celer tepidique petita aversata oculis iussa est me ferro.\n"},{"id":2,"href":"/zh/docs/Digtal/","title":"Physical design","section":"Docs","content":" Physical design # "},{"id":3,"href":"/zh/docs/mydocs/sub0/","title":"Sub0","section":"Mydocs","content":"Sub0\n"},{"id":4,"href":"/zh/docs/mydocs/sub0/subsub0/","title":"Subsub0","section":"Sub0","content":"Subsub0\n"},{"id":5,"href":"/zh/docs/example/table-of-contents/with-toc/","title":"With ToC","section":"Table of Contents","content":" Caput vino delphine in tamen vias # Cognita laeva illo fracta # Lorem markdownum pavent auras, surgit nunc cingentibus libet Laomedonque que est. Pastor An arbor filia foedat, ne fugit aliter, per. Helicona illas et callida neptem est Oresitrophos caput, dentibus est venit. Tenet reddite famuli praesentem fortibus, quaeque vis foret si frondes gelidos gravidae circumtulit inpulit armenta nativum.\nTe at cruciabere vides rubentis manebo Maturuit in praetemptat ruborem ignara postquam habitasse Subitarum supplevit quoque fontesque venabula spretis modo Montis tot est mali quasque gravis Quinquennem domus arsit ipse Pellem turis pugnabant locavit Natus quaerere # Pectora et sine mulcere, coniuge dum tincta incurvae. Quis iam; est dextra Peneosque, metuis a verba, primo. Illa sed colloque suis: magno: gramen, aera excutiunt concipit.\nPhrygiae petendo suisque extimuit, super, pars quod audet! Turba negarem. Fuerat attonitus; et dextra retinet sidera ulnas undas instimulat vacuae generis? Agnus dabat et ignotis dextera, sic tibi pacis feriente at mora euhoeque comites hostem vestras Phineus. Vultuque sanguine dominoque metuit risi fama vergit summaque meus clarissimus artesque tinguebat successor nominis cervice caelicolae.\nLimitibus misere sit # Aurea non fata repertis praerupit feruntur simul, meae hosti lentaque citius levibus, cum sede dixit, Phaethon texta. Albentibus summos multifidasque iungitur loquendi an pectore, mihi ursaque omnia adfata, aeno parvumque in animi perlucentes. Epytus agis ait vixque clamat ornum adversam spondet, quid sceptra ipsum est. Reseret nec; saeva suo passu debentia linguam terga et aures et cervix de ubera. Coercet gelidumque manus, doluit volvitur induta?\nEnim sua # Iuvenilior filia inlustre templa quidem herbis permittat trahens huic. In cruribus proceres sole crescitque fata, quos quos; merui maris se non tamen in, mea.\nGermana aves pignus tecta # Mortalia rudibusque caelum cognosceret tantum aquis redito felicior texit, nec, aris parvo acre. Me parum contulerant multi tenentem, gratissime suis; vultum tu occupat deficeret corpora, sonum. E Actaea inplevit Phinea concepit nomenque potest sanguine captam nulla et, in duxisses campis non; mercede. Dicere cur Leucothoen obitum?\nPostibus mittam est nubibus principium pluma, exsecratur facta et. Iunge Mnemonidas pallamque pars; vere restitit alis flumina quae quoque, est ignara infestus Pyrrha. Di ducis terris maculatum At sede praemia manes nullaque!\n"},{"id":6,"href":"/zh/docs/mydocs/sub1/","title":"Sub1","section":"Mydocs","content":"Sub1\n"},{"id":7,"href":"/zh/docs/mydocs/sub0/subsub1/","title":"Subsub1","section":"Sub0","content":"Subsub1\n"},{"id":8,"href":"/zh/docs/example/table-of-contents/without-toc/","title":"Without ToC","section":"Table of Contents","content":" At me ipso nepotibus nunc celebratior genus # Tanto oblite # Lorem markdownum pectora novis patenti igne sua opus aurae feras materiaque illic demersit imago et aristas questaque posset. Vomit quoque suo inhaesuro clara. Esse cumque, per referri triste. Ut exponit solisque communis in tendens vincetis agisque iamque huic bene ante vetat omina Thebae rates. Aeacus servat admonitu concidit, ad resimas vultus et rugas vultu dignamque Siphnon.\nQuam iugulum regia simulacra, plus meruit humo pecorumque haesit, ab discedunt dixit: ritu pharetramque. Exul Laurenti orantem modo, per densum missisque labor manibus non colla unum, obiectat. Tu pervia collo, fessus quae Cretenque Myconon crate! Tegumenque quae invisi sudore per vocari quaque plus ventis fluidos. Nodo perque, fugisse pectora sorores.\nSumme promissa supple vadit lenius # Quibus largis latebris aethera versato est, ait sentiat faciemque. Aequata alis nec Caeneus exululat inclite corpus est, ire tibi ostendens et tibi. Rigent et vires dique possent lumina; eadem dixit poma funeribus paret et felix reddebant ventis utile lignum.\nRemansit notam Stygia feroxque Et dabit materna Vipereas Phrygiaeque umbram sollicito cruore conlucere suus Quarum Elis corniger Nec ieiunia dixit Vertitur mos ortu ramosam contudit dumque; placabat ac lumen. Coniunx Amoris spatium poenamque cavernis Thebae Pleiadasque ponunt, rapiare cum quae parum nimium rima.\nQuidem resupinus inducto solebat una facinus quae # Credulitas iniqua praepetibus paruit prospexit, voce poena, sub rupit sinuatur, quin suum ventorumque arcadiae priori. Soporiferam erat formamque, fecit, invergens, nymphae mutat fessas ait finge.\nBaculum mandataque ne addere capiti violentior Altera duas quam hoc ille tenues inquit Sicula sidereus latrantis domoque ratae polluit comites Possit oro clausura namque se nunc iuvenisque Faciem posuit Quodque cum ponunt novercae nata vestrae aratra Ite extrema Phrygiis, patre dentibus, tonso perculit, enim blanda, manibus fide quos caput armis, posse! Nocendo fas Alcyonae lacertis structa ferarum manus fulmen dubius, saxa caelum effuge extremis fixum tumor adfecit bella, potentes? Dum nec insidiosa tempora tegit spirarunt. Per lupi pars foliis, porreximus humum negant sunt subposuere Sidone steterant auro. Memoraverit sine: ferrum idem Orion caelum heres gerebat fixis?\n"},{"id":9,"href":"/zh/docs/example/table-of-contents/","title":"Table of Contents","section":"Example Site","content":" Ubi loqui # Mentem genus facietque salire tempus bracchia # Lorem markdownum partu paterno Achillem. Habent amne generosi aderant ad pellem nec erat sustinet merces columque haec et, dixit minus nutrit accipiam subibis subdidit. Temeraria servatum agros qui sed fulva facta. Primum ultima, dedit, suo quisque linguae medentes fixo: tum petis.\nRapit vocant si hunc siste adspice # Ora precari Patraeque Neptunia, dixit Danae Cithaeron armaque maxima in nati Coniugis templis fluidove. Effugit usus nec ingreditur agmen ac manus conlato. Nullis vagis nequiquam vultibus aliquos altera suum venis teneas fretum. Armos remotis hoc sine ferrea iuncta quam!\nLocus fuit caecis # Nefas discordemque domino montes numen tum humili nexilibusque exit, Iove. Quae miror esse, scelerisque Melaneus viribus. Miseri laurus. Hoc est proposita me ante aliquid, aura inponere candidioribus quidque accendit bella, sumpta. Intravit quam erat figentem hunc, motus de fontes parvo tempestate.\niscsi_virus = pitch(json_in_on(eupViral), northbridge_services_troubleshooting, personal( firmware_rw.trash_rw_crm.device(interactive_gopher_personal, software, -1), megabit, ergonomicsSoftware(cmyk_usb_panel, mips_whitelist_duplex, cpa))); if (5) { managementNetwork += dma - boolean; kilohertz_token = 2; honeypot_affiliate_ergonomics = fiber; } mouseNorthbridge = byte(nybble_xmp_modem.horse_subnet( analogThroughputService * graphicPoint, drop(daw_bit, dnsIntranet), gateway_ospf), repository.domain_key.mouse(serverData(fileNetwork, trim_duplex_file), cellTapeDirect, token_tooltip_mashup( ripcordingMashup))); module_it = honeypot_driver(client_cold_dvr(593902, ripping_frequency) + coreLog.joystick(componentUdpLink), windows_expansion_touchscreen); bashGigabit.external.reality(2, server_hardware_codec.flops.ebookSampling( ciscNavigationBacklink, table + cleanDriver), indexProtocolIsp); Placabilis coactis nega ingemuit ignoscat nimia non # Frontis turba. Oculi gravis est Delphice; inque praedaque sanguine manu non.\nif (ad_api) { zif += usb.tiffAvatarRate(subnet, digital_rt) + exploitDrive; gigaflops(2 - bluetooth, edi_asp_memory.gopher(queryCursor, laptop), panel_point_firmware); spyware_bash.statePopApplet = express_netbios_digital( insertion_troubleshooting.brouter(recordFolderUs), 65); } recursionCoreRay = -5; if (hub == non) { portBoxVirus = soundWeb(recursive_card(rwTechnologyLeopard), font_radcab, guidCmsScalable + reciprocalMatrixPim); left.bug = screenshot; } else { tooltipOpacity = raw_process_permalink(webcamFontUser, -1); executable_router += tape; } if (tft) { bandwidthWeb *= social_page; } else { regular += 611883; thumbnail /= system_lag_keyboard; } Caesorum illa tu sentit micat vestes papyriferi # Inde aderam facti; Theseus vis de tauri illa peream. Oculos uberaque non regisque vobis cursuque, opus venit quam vulnera. Et maiora necemque, lege modo; gestanda nitidi, vero? Dum ne pectoraque testantur.\nVenasque repulsa Samos qui, exspectatum eram animosque hinc, aut manes, Assyrii. Cupiens auctoribus pariter rubet, profana magni super nocens. Vos ius sibilat inpar turba visae iusto! Sedes ante dum superest extrema.\n"},{"id":10,"href":"/zh/docs/Digtal/flow/EDA4PR/","title":"Eda4 Pr","section":"Physical design","content":" ç ”ç©¶èƒŒæ™¯ # **å…¸å‹çš„èŠ¯ç‰‡è®¾è®¡æµç¨‹æ˜¯å…ˆåšå‰ç«¯ã€åç«¯è®¾è®¡ï¼Œå†å»éªŒè¯æ€§èƒ½ã€åŠŸè€—å’Œé¢ç§¯ã€‚**ä½†ç”±äºæµç¨‹å¤ªé•¿ï¼Œåœ¨å‰ç«¯è®¾è®¡çš„æ—¶å€™ï¼Œæ— æ³•ä¿è¯åç«¯è®¾è®¡çš„æ•ˆæœï¼Œæ‰€ä»¥å¾ˆå¤šæ—¶å€™éœ€è¦è¿›è¡Œè·¨ç¯èŠ‚å»ºæ¨¡ï¼Œåœ¨æ—©æœŸè®¾è®¡ç¯èŠ‚é¢„æµ‹åç»­ç¯èŠ‚çš„æ±‚è§£è´¨é‡ï¼Œè¿™å½“ä¸­å°±å¾ˆé€‚åˆAIç®—æ³•æ¥è¿›è¡Œè¾…åŠ©ã€‚\né™¤äº†å»ºæ¨¡ä¹‹å¤–ï¼Œå¦å¤–ä¸€ä¸ªå…³é”®é—®é¢˜æ˜¯ä¼˜åŒ–ã€‚EDAä¸­ç»å¸¸è¦æ±‚è§£å„ç§å„æ ·çš„ç»„åˆä¼˜åŒ–é—®é¢˜ã€‚è¿™äº›é—®é¢˜å¾€å¾€æ˜¯ NPéš¾é¢˜ï¼Œæ¯”å¦‚ç»å…¸çš„æ—…è¡Œå•†é—®é¢˜ã€‚ä¼ ç»Ÿä¸Šï¼Œæˆ‘ä»¬ä¼šé€šè¿‡ä¸€äº›å¯å‘æ¢ç´¢çš„æ–¹æ³•æ¥æ±‚è§£ã€‚ä½†éšç€è§„æ¨¡ä¸æ–­å¢å¤§ã€è®¾è®¡çº¦æŸè¶Šæ¥è¶Šå¤šï¼Œè¿™ç§æ¢ç´¢å¾€å¾€é‡åˆ°æ•ˆç‡ç“¶é¢ˆï¼Œæ‰€ä»¥æˆ‘ä»¬éœ€è¦é€šè¿‡æœºå™¨å­¦ä¹ æŠ€æœ¯è¿›è¡Œè¾…åŠ©ï¼Œå¯»æ‰¾æœ‰æ•ˆç­–ç•¥ï¼Œæé«˜æ•ˆç‡ã€‚\néš¾ç‚¹ # å¤§å›¾\u0026ndash;\u0026gt; æ•°æ®é›†\u0026ndash;\u0026gt; æ³›åŒ–èƒ½åŠ›\u0026ndash;\u0026gt; éDAG? route: 3Dï¼Œ45Â°ï¼Œ30Â° å…ˆè¿›çš„å·¥è‰ºï¼š7nm å¾ˆå¤šPlacer and Routerè¿˜æ˜¯æœ‰å¾ˆå¤šäººå·¥å®šä¹‰çš„è¶…å‚æ•°ï¼Ÿï¼ˆä¸generalï¼‰ ç°åœ¨çœŸçš„è¿˜æœ‰å¿…è¦æŠŠRouteråˆ†æˆGlobal å’ŒDetail å—ï¼Ÿ GR: total maze routing GR: Consider timing and power consumption ç ”ç©¶æ–¹å‘ # Cross-Stage Prediction # routing congestion prediction # background # Routing congestion can overwhelm routing resources and lead to low cell utilization and routing detours\ncongestion is not known accurately until late in the design cycle, after placement and routing.\nMany modern placement and synthesis tools leverage congestion estimation in their cost analysis in order to minimize the effects of congestion in the final physical design\nIt is known that the total net length can be a good proxy for congestion\nA simple approximation for congestion prediction is to use the size of the local neighborhood\nå’Œfan-in, fan-outå¼ºç›¸å…³\nPrecise congestion prediction from a placement solution plays a crucial role in circuit placement\nMultiple previous works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution: RUDY, POLAR 2.0. All these techniques are implemented in the placement step and need the position information of cells .\nTo avoid the high computation cost of placement, it is more useful to be able to predict congestion in the logic synthesis phase.\ncongestion prediction problem can be frame as node regression problem\nwith the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map.\nCurrent machine learning models commonly follow a two-phase workflow. First, based on domain knowledge, human experts generate various local features on the circuit using predefined functions on netlist. Then, based on the generated features, a specific model, e.g. convolution neural network (CNN) model is designed to predict either the routing demand map or the congestion map\nthe emergence of Graph Neural Network (GNN) triggered applications of undirected homogeneous graphs models on routing congestion prediction, since a VLSI circuit can be naturally represented by a graph\nRouteNet-DRC Hotspot Prediction-ICCAD-2018-CNN # background:\nEvery chip design project must complete routing without design rule violation before tapeout. However, this basic requirement is often difficult to be satisfied especially when routability is not adequately considered in early design stages.\nIn light of this fact, routability prediction has received serious attention in both academic research and industrial tool development. Moreover, routability is widely recognized as a main objective for cell placement\nCNN and Transfer Learning\nCNN learns more abstract patterns from images Our RouteNet transfers such state-of-the-art ability in image pattern recognition to circuits for capturing the patterns about routability. RouteNet predicts routability based on a pretrained ResNet architecture Fully Convolutional Network (FCN): outputs an image with size equal to or smaller than input. many FCNs have both deep and shallow paths in one network. RUDY(Rectangular Uniform wire DensitY)\nå®ƒè¢«ç”¨ä½œæˆ‘ä»¬RouteNetçš„è¾“å…¥ç‰¹å¾ï¼Œå› ä¸ºå®ƒä¸è·¯ç”±æ‹¥å¡éƒ¨åˆ†ç›¸å…³ï¼Œè·å–é€Ÿåº¦å¿«ï¼Œå¯ä»¥ç›´æ¥è¡¨ç¤ºä¸ºä¸RouteNetç›¸å»åˆçš„å›¾åƒ challenge of macros\nThe orange circles in Figure 3 indicate a strong tendency for hotspots to aggregate at the small gap between neighboring macros Blue dashed circles indicate the remaining sparsely distributed hotspots æœ‰macroï¼Œçº¿æ€§ç¨‹åº¦ä½ task:\npredict overall routability (DRC count), åˆ†ç±»ä»»åŠ¡ï¼Œé¢„æµ‹æ€»çš„#DRV predict DRC hotspot locations.DRC hotspots mean the specific locations with high density of DRVs. like an end-to-end object detection task, which is more difficult to solve. GCellå†…#DRVè¶…è¿‡è®¾å®šå€¼åˆ™ä¸ºDRC hotspot contribution:\nmixed-size macros first systematic study on CNN-based routability prediction high accuracy and high speed flow:\nmodel\n#DRV prediction\nResNet18-based\npreprocess\nResNetæ˜¯ä¸€ä¸ªå›ºå®šè¾“å…¥ï¼ˆ224*224ï¼‰çš„æ¨¡å‹ï¼Œä¸ºäº†ä½¿ç”¨çŸ¥è¯†è¿ç§»ï¼Œå°†è¾“å…¥ é€šè¿‡æ’å€¼çš„æ–¹æ³•å˜æˆ ã€‚å…·ä½“æ€ä¹ˆæ’ï¼Ÿ\nhotspot prediction\ndata:\ndataset:\nISPD 2015 benchmarks\ndifferent placement made by â€œobstacle-aware macro placement\u0026quot; algorithm [5].\neach floorplan is placed and routed by Cadence Encounter v14.20 [2]\nexperiment:\nwe compare the TPR of all methods under the same FPR (error under 1%)\nCongestionNet-predict congestion hotspots-IFIP-2019-GNN(GAT)-nvidia # a graph-based deep learning method for predicting routing congestion hotspots from a netlist before placement. Predict the detail routed lower metal layer congestion values\nwhy low layer? å› ä¸ºè¾ƒä½é‡‘å±å±‚ä¸Šçš„æ‹¥å¡ä¸»è¦æ˜¯ç”±å±€éƒ¨é€»è¾‘ç»“æ„é©±åŠ¨çš„ï¼Œè€Œä¸æ˜¯ç”±æ— å…³é€»è¾‘ç°‡ä¹‹é—´çš„è¾ƒé•¿äº’è¿é©±åŠ¨çš„ï¼Œåè€…å¾€å¾€åœ¨è¾ƒé«˜é‡‘å±å±‚ä¸Šè¿è¡Œ. predicting lower metal layer congestion is not only more important for the underlying task of identifying congested logic structures, but also simplifies the task for our graph based network\ncontribution:\né˜¶æ®µæ—©,åªä½¿ç”¨ç½‘è¡¨ ç”±äºè¯¥æ¨¡å‹ä»…åŸºäºç½‘è¡¨çš„é€»è¾‘ç»“æ„è€Œä¸æ˜¯ä»»ä½•ç‰¹å®šçš„å•å…ƒå¸ƒå±€è¿›è¡Œé¢„æµ‹ï¼Œå› æ­¤å®ƒæ¶ˆé™¤äº†åŸºäºå¸ƒå±€çš„æ–¹æ³•ä¸­å­˜åœ¨çš„æ¬¡ä¼˜å¸ƒå±€çš„ä¼ªå½± can be done without any physical information GNN, å¿« the first work exploring the use of graph based deep learning for physical design problems æ•°æ®:\nroughly 5000 distinct cell types\nwe project our per cell predictions back onto their respective 2D grid (using the final ground truth physical placement) and average all cells within each grid cell to come up with a predicted value that can be compared to the original ground truth grid value.\næ¨¡å‹å‚æ•°:\nan 8 layer Graph Attention Network (GAT) with size 16 intermediate (or hidden) state\næ— å‘å›¾, each node corresponds to a cell\nèŠ‚ç‚¹ç‰¹å¾: length 50 for each cell type and each cellâ€™s logic description as well as the pin count and cell size of that cell\nå®éªŒ:\nreport correlation values using the Kendall ranking coefficient\nå®é™…æ•ˆæœå¯è§†åŒ–\nå¯¹æ¯”å®éªŒ\næ¶ˆèå®éªŒ\ncell type or function is an essential part of our predictions.\ncell type ä¸æ˜¯æ²¡èµ·ä½œç”¨å—\nç¼ºç‚¹:\nmodel needs to be retrained for every new process technology, since the embeddings are over cell types specific to a process technology. it occasionally over predicts congestion in areas of low to moderate congestion, such as in most failing parts of Partition A due to the graph based nature of the model, it sometimes makes overly soft decision boundaries the CongestionNet uses informative cell attributes (cell size and pin count) alone as the input to the GAT and does not use any embedding encoding the netlist structure å¯æ”¹è¿›çš„ç‚¹:\n-Congestion prediction + embedding + matrix factorization + partition-arXiv-2021-GNN(Sage)- # background\npredicting cell congestion due to improper logic combination can reduce the burden of subsequent physical implementations. previous work: require informative cell features Although the global routing result provides a good estimation of routing congestion [6], [19], an awareness of high congestion areas at an early design stage is of great importance to provide fast feedback and shorten design cycles Multiple works have attempted to predict detailed routing congestion in the placement step in an effort to optimize routability of the placement solution task\nduring the logic synthesis stage\nåˆ°åº•æ˜¯ä»€ä¹ˆæ—¶å€™çš„congestionæ•°æ®? Routingåçš„çœŸå®å€¼è¿˜æ˜¯é¢„æµ‹plcamentåçš„congestion RUDYé¢„æµ‹å€¼? åº”è¯¥æ˜¯Global Routingåçš„:å¼ºè°ƒäº†congestion value = wiring demand/routing capacity\ncontrbution\ndata\nDAC2012 contest benchmark\nhttp://archive.sigda.org/dac2012/contest/dac2012_contest.html\nOpenROAD dataset\nplace via DREAMPLACE\nMacros and terminals are removed from the graph\nNets with degree more than 10 are excluded from the final graph as they introduce cliques too large to work with efficiently.\nnode features (pin number, cell size) , This follows the flow of CongestionNet\nflow:\ncongestion value for each grid cell computed as the wiring demand divided by the routing capacity , The output along the z-axis is reduced by a max function,\nOur focus is on predicting congestion due to local logic structure, which manifests itself on lower metal layers. Therefore, we use congestion labels from the lower half of the metal layers to train and evaluate the model\næ¨ç†çš„æ—¶å€™å–æ‰€æœ‰cellçš„é¢„æµ‹å¹³å‡å€¼\nprinciple\næå‡ºç›¸è¿è¶Šè¿‘çš„èŠ‚ç‚¹ç›¸ä¼¼åº¦è¶Šé«˜,\næå‡ºstructural node similarity\nSub-graph partition ? METIS? ClusterGCN?\nMatrix Factorization ?\nmodel\nThe key difference between this approach and CongestionNet lies in embedding pipeline\ngraph is undirected complete circuit is too large for direct matrix factorization and must be partitioned into clusters, use METIS partitioning tool in ClusterGCN\nSub-graph partition: clusters of â‰ˆ 5000 nodes each\nMatrix Factorization ?\nexperiment\nthree metrics of correlation to measure performance: Pearson, Spearman, Kendall\nBefore evaluation, both the prediction and the label have some (very low) noise added to them.\nPGNN-DRVs prediction+Pin Proximity Graph-ICCAD-2022-GNN+UNet(CNN)-Korea # background\n(1) pin accessibility and (2) routing congestion are two major causes of DRVs (design rule violations)\nParticularly, the complex design rules put so much burden on physical design, demanding lots of iterations on the time-consuming process of cell placement and net routing to clean up all DRVs (design rule violations) before tapping out . Thus, at the placement stage, if we were able to identify, with high confidence, DRC (design rule check) hotspots that would be likely to occur at the routing stage, we can pay more attention\nshortcoming of image based:\nlocal pin accessibility cannot be accurately modeled by pin pattern image alone\nusing high-resolution pin pattern images incur significant additional run-time as well as memory overhead to the prediction models\nto optimize the placement before routing.\ntask\na novel ML based DRC hotspot prediction technique,\nGNN is used to embed pin accessibility information, U-net is used to extract routing congestion information from grid-based features placement åˆ†å‰²ä¸ºgrid, é•¿å®½=G-Cell DRVs are extracted as the ground-truth after detailed routing contribution\nGNN model, base pin proximity graph model\nPGNN can adopt pin proximity graph as well as grid-based feature map as input feature\nPin Proximity Graph :\næ— å‘å›¾ï¼Œ åŒæ„å›¾ U-Net:\nfeatrue:\næ•´ä½“æ¨¡å‹:\næ•°æ®é›†:\nä»¥åä¹Ÿå¯ä»¥è¿™ä¹ˆåš, åŒä¸€ä¸ªbenchmarkä¸åŒçš„configå‚æ•°å°±æœ‰ä¸åŒçš„æ•°æ®\nexperiment\nNangate 15nm library\n9 groups are used for training and the remaining 1 group for test. KæŠ˜éªŒè¯\npositive å’Œ negativeæ˜¯ä»€ä¹ˆæ„æ€?\nå¯è§†åŒ–:\næ¶ˆèå®éªŒ:\nä»¥åä¹Ÿå¯ä»¥è¿™æ ·ç”¨ç‰¹å¾æ¶ˆè?\nå¯¹æ¯”å®éªŒ(F1-score):\næ³¨æ„ä¸éœ€è¦GR!\nGR-Cong is obtained from ICC2 after global routing stage, and grids with high routing congestion are classified as DRC hotspot. å•†ç”¨\nRouteNetå’ŒJ-Netéƒ½æ˜¯ç›¸å…³çš„å­¦æœ¯å·¥ä½œ\næ—¶é—´å¯¹æ¯”:\nLHNN-CongestionPrediction-DAC-2022-GNN-CUHK+Huawei+YiboLin # background\nå›¾çš„èŠ‚ç‚¹çš„è®¾ç½®å¾ˆæ–°é¢– with the growth of circuit scale and complexity, time consumption tends to be unacceptable when utilizing a global router in the placement cycle to obtain the congestion map. due to the need for the \u0026ldquo;shift-left\u0026rdquo; in circuit design, researchers begin to seek alternative solutions in machine learning [4] [5] to achieve accurate and fast congestion map prediction task\ntwo related tasks, routing demand regression and congestion classification data\nregard each G-cell as a node and add an edge between two nodes if the respective two G-cells are adjacent.\nhypergraphs and heterogeneous graph , ä¸¤ç§èŠ‚ç‚¹ï¼šG-cellå’ŒG-net\nfeatureï¼š\nISPD 2011 [16] and DAC 2012 [17] contest benchmarks ,\nmodel\nä»–è¿™é‡Œè¯´congestion mapæ˜¯ä¸€ä¸ªäºŒå€¼åŒ–(0/1?)çš„æ•°æ®é›†ï¼Œ æ‰€ä»¥æ˜¯åˆ†ç±»ä»»åŠ¡, ä½†æ˜¯ä¸ºäº†åˆ©ç”¨æ•°æ®ï¼ŒåŒæ—¶é˜²æ­¢routing demandçš„ä¿¡æ¯ä¸¢å¤±ï¼Œ è¿˜è®¾ç½®äº†ä¸€ä¸ªé¢„æµ‹routing demandçš„ä»»åŠ¡ï¼Ÿ\nexperiment\n15benchmarks: 10 for training and 5 for testing\nrun DREAMPlace [18] on each of the designs to generate placement solutions\nNCTU-GR 2.0 [2] to attain horizontal/vertical routing demand maps , and set the congestion maps as a binary indicator according to whether the horizontal/vertical routing demand of the G-cell exceeds the circuitâ€™s capacity\nå¯¹æ¯”å®éªŒï¼š\nå¯è§†åŒ–ï¼š\næ¶ˆèå®éªŒï¼š\n-NN Robustness improve-arXiv-2024- -UC- # background:\næœ€è¿‘çš„å·¥ä½œå·²ç»è¯æ˜ç¥ç»ç½‘ç»œé€šå¸¸æ˜¯å®¹æ˜“å—åˆ°ç²¾å¿ƒé€‰æ‹©çš„è¾“å…¥å°æ‰°åŠ¨çš„å½±å“ Our definition of imperceptibility is characterized by a guarantee that a perturbation to a layout will not alter its global routing recent work [10, 18] has demonstrated that image classifiers can be fooled by small, carefully chosen perturbations of their input task\ndesign two efficient methods for finding perturbations that demonstrate brittleness of recently proposed congestion predictors one potential approach to address the issues by modifying the training procedure to promote robustness contribution\nPainting on PIacement-predict the routing congestion-ACM-2019-GAN-\n-DRC Hotspot Prediction-ISCAS-2021-CNN\n-Routing Congestion Prediction-ASPDAC-2020-GAN\nslice FPGACong_ASPDAC20 (yibolin.com) -predict #DRV, a macro placer-DATE-2019-CNN\nTiming Prediction # Pre-Routing Timing Prediction # background # relate work # TimingGCN-STA prediction-DAC-2022-GNN\nthe first workï¼ opensource still relies on local net/cell delay prediction as auxiliary tasks no optimization, not fit the real-world scenario where timing optimization is taken into account PreRoutGNN-STA prediction-AAAI-2024-GNN\nopensource [Multimodal Fusion-Restructure tolerant+CNN+Endpoint-wise Masking4Layout -DAC-2023-GNN+CNN-7nm RISCV](D:\\MyNotes\\EDA\\Timing\\Multimodal Fusion-Pre Route Timing Prediction-DAC-2023-GNN-7nm RISCV.pdf)\nslice\nRestructureï¼šé¢„æµ‹ç»ˆç‚¹çš„å»¶æ—¶ï¼Œä½†æ˜¯Timing Optä¼šæ”¹å˜ç½‘è¡¨ç»“æ„(end pointä¸å˜ï¼‰ã€‚å¯¹ä¸€ä¸ªPre-routingä»»åŠ¡æ¥è¯´ï¼Œè¾“å…¥çš„ç½‘è¡¨å’Œæœ€ç»ˆçš„ç½‘è¡¨ä¸ä¸€æ ·\nnetlist restructuring causes a mismatch between local input features and ground-truth features in the restructured sub-regions\nAs a result, prior local-view models can only be trained on the unchanged regions in a semi-supervised manner.\nIn other words, the better the models fit on labeled (unreplaced) net/cell delays, the worse they fit on replaced regions and eventually on endpoint arrival time\næ•°æ®é›†ï¼šåŸºæœ¬ä¿¡æ¯å’ŒTimingä¼˜åŒ–å¯¼è‡´çš„ç½‘è¡¨å˜åŒ–\naverage 40% nets and 21% cells are replaced during timing optimization timing optimization brings an average change of 59.6% to net delays and 33.3% to cell delays ä¸ºä»€ä¹ˆç”¨layoutä¿¡æ¯ï¼šSince most timing optimization techniques include gate insertion or gate sizing, placement should reserve space for subsequent timing optimization. In other words, the timing optimizerâ€™s efficacy is tied closely to global layout information. The layout information plays a dominant role in determining the timing optimizerâ€™s impact since most optimization techniques need space to be applied\næ•´ä½“æ¨¡å‹\nç»„æˆï¼šGNN+CNN+Endpoint-wise Masking\nNetlist(GNN): å’Œ TimingGCN-STA prediction-DAC-2022-GNNå¾ˆåƒ(æ²¡å‘ç°ä¸åŒ)\nLayout(CNN+Endpoint-wise Masking)\nä¸‰ä¸ªç‰¹å¾ï¼šcell density, rectangular uniform wire density (RUDY), and macro cells region\nEndpoint-wise Masking\nå¯¹æ¯”å®éªŒï¼š\nrun timeå®éªŒ\nother # Ahead RC network-STA prediction-DAC-2022-?\nTSteiner-STA prediction and refinement\u0026amp;steiner point refinement-DAC-2023-GNN-Yibo Lin\nDoomed Run Prediction-TNS prediction-ACM-2021-GNN+RNN\nnot DL # The two-stage approaches [2], [3] first predict localnet/cell delays and then apply PERT traversals [5] to evaluate the global timing metrics, i.e., endpoint arrival time.\nOptimization # Timing # TSteiner - Steiner Points Opt-DAC-2023-GNN-CUHK\nbackground\nå¯¹äºmulti-pin netéœ€è¦æ„å»ºsteiner treeæ¥è¿›è¡Œroutingï¼Œæ•…steiner treeä¸­steiner pointsä¹Ÿä¼šå½±å“routing\nFLUTE[ 3]æ˜¯å¸¸ç”¨çš„ç”Ÿæˆsteiner treeçš„ç®—æ³•ã€‚åœ¨ç”Ÿæˆsteiner treeåï¼Œæˆ‘ä»¬å¯ä»¥é€šè¿‡è¿‘ä¸€æ­¥ä¼˜åŒ–steiner pointæ¥ä¼˜åŒ–timing\nthe previous early-stage timing optimization works only focus on improving early timing metrics. æå‡ºäº†è¯¸å¦‚netåŠ æƒå’Œå¯å¾®åˆ†æ—¶é—´ç›®æ ‡ç­‰ç­–ç•¥æ¥ä¼˜åŒ–æ—¶é—´, only focus on improving pre-routing timing metrics, which may have a considerable gap to signoff timing performance. æ–¯å¦é‚£ç‚¹æ›´åŠ é è¿‘å¸ƒçº¿é˜¶æ®µ(å’Œå¸ƒçº¿æ›´åŠ ç›¸å…³)\nall the aforementioned works are not directly targeted at sign-off timing performance due to its high acquisition cost\nä»»åŠ¡:\nIn this paper, we focus on explicit sign-off timing optimization at the pre-routing stage to reduce the turnaround time\noptimization framework is built to adjust Steiner point positions for better sign-off timing performance iteratively\nThe most popular Steiner minimum tree construction algorithms aim to minimize wirelength. Moreover, the Steiner point refinement is introduced to update the generated Steiner point positions for specific objectives, e.g., sign-off timing performance, while maintaining the two-pin net connections\nå¯å‘:\nwe surprisingly find that the signoff timing performance could be significantly affected even by a random disturbance on Steiner point positions, as shown in Fig. 2.\nNevertheless, the impact of random moving is considerately unstable, and its average performance is slight (with a ratio close to 1.0). æ‰€ä»¥å¯å‘æ‰¾åˆ°ä¸€ä¸ªå¥½çš„æ–¹æ³•æ¥æ›´æ–°æ–¯å¦çº³ç‚¹æ¥é™ä½TNS\nåœ¨æœ€å¹¿æ³›ä½¿ç”¨çš„æŠ€æœ¯èŠ‚ç‚¹ä¸­ï¼Œä¸è·¯å¾„é•¿åº¦æœ€ç›¸å…³çš„å®šæ—¶åº¦é‡â€”â€”å‡€å»¶è¿Ÿï¼Œå¹¶ä¸èƒ½è§£é‡Šå¤§éƒ¨åˆ†çš„æ•´ä½“å®šæ—¶æ€§èƒ½. è¿™é‡Œç”¨çš„åˆå§‹åŒ–æ–¯æ³°çº³æ ‘çš„æ–¹æ³•çš„ä¼˜åŒ–ç›®æ ‡éƒ½æ˜¯è·¯å¾„é•¿åº¦æœ€çŸ­\ncontribution:\nfirst earlystage timing optimization framework via Steiner point refinement GNN TSteiner framework is fully automated with an adaptive stepsize scheme and the auto-convergence scheme improves 11.2% and 7.1% on average (up to 45.8% and 43.9%) for WNS and TNS æ¨¡å‹:\nSteiner tree construction decomposes each multi-pin net into a set of two-pin nets via additional Steiner points before global routing to reduce the problem complexity\nThe proposed framework can be divided into two stages, sign-off timing gradient generation (Section III-A) and concurrent Steiner point refinement (Section III-B)\nå’ŒTimingGCNç›¸æ¯”å°±æ˜¯å¤šäº†Steiner èŠ‚ç‚¹, ç„¶åå§ç¬¬ä¸€éƒ¨åˆ†çš„çš„node embeddingéƒ¨åˆ†åŠ ä¸Šäº†steinerçš„éƒ¨åˆ†\nå®é™…æ˜¯: ä¼˜åŒ–çš„æŒ‡æ ‡, WNSå’ŒTNSçš„åŠ æƒ\næ ¹æ®ä¼˜åŒ–æŒ‡æ ‡å¯¹æ–¯æ³°çº³ç‚¹åæ ‡å‚æ•°åšæ¢¯åº¦ä¸‹é™\nç›¸æ¯”ç®€å•çš„æ¢¯åº¦ä¸‹é™ï¼Œåªæ˜¯å‡å°äº†å¯¹ä¸åŒbenchmarkçš„æ‰‹åŠ¨å­¦ä¹ ç‡å¾®è°ƒ\næ•°æ®\nå®éªŒ\nMarco Placement # -marco placement-nature-2021-RL+GNN-google\nPlacement # -Pin Accessibility+DRV prediction-DAC-2019-CNN-NTU # background:\nStandard cells on the lower metal layers severely suffer from low routability due to high pin density, low pin accessibility, and limited routing resources.\nIt can be observed that the access points of pin B are blocked by the metal 2 (M2) routing segments routed from Pin A and Pin C, so an M2 short design rule violation (DRV) will be induced when dropping a via12 on Pin B. pin accessibility is not only determined by cell layout design but also strongly affected by adjacent cells\nå¯¹äºä¼ ç»Ÿæ–¹æ³•ï¼Œä¸¤ä¸ªç¼ºç‚¹ï¼š\nCell libraries provided by foundries should not be considerably redesigned because the optimized cell performance and manufacturability may be highly sensitive to cell layouts Deterministic approaches based on human knowledge have been shown to be less effective in advanced nodes for optimization problems such as DRV prediction and minimization because of the extremely high complexity through the overall design flow It can be observed that most of the congested regions in the layout do not have DRVs, while some regions with DRVs are not so congested. ä½†æ˜¯æˆ‘æ„Ÿè§‰è¿˜æ˜¯æœ‰ç›¸å…³æ€§çš„ã€‚ä»–æ˜¯æƒ³è¯´æ˜congestionå‡ºç°çš„åœ°æ–¹ä¸ä¸€å®šæœ‰DRVï¼Œä½†æ˜¯æ²¡congestionçš„åœ°æ–¹å¯èƒ½å› ä¸ºpoor pin accessibilityå¯¼è‡´DRV\nä¹Ÿæ˜¯è¯´æ˜ï¼šcongestionå‡ºç°çš„åœ°æ–¹ä¸ä¸€å®šæœ‰DRVï¼Œä½†æ˜¯æ²¡congestionçš„åœ°æ–¹å¯èƒ½å› ä¸ºpoor pin accessibilityå¯¼è‡´DRV the two M2 shorts occur at the locations having the same pin pattern in the top cell-row and mid cell-row task:\nDRV prediction, äºŒåˆ†ç±»\npin accessibility optimization, ç»™ä¸€ä¸ªåˆæ³•åŒ–åçš„å¸ƒå±€ç»“æ„ï¼Œé€šè¿‡ç®—æ³•è¿›è¡Œå‡å°‘bad pin accessibilityçš„detailed placement\nå…¶å®ä¹Ÿæ˜¯ä¸€ä¸ªé¢„æµ‹æ¨¡å‹ï¼Œä¸€ä¸ªä¼˜åŒ–æ¨¡å‹\ncontribution:\nfirst work to apply pin pattern as the input features of DRV prediction models. flow:\nmodel:\nPPR\u0026amp;DFPPR:\nModel-guided Detailed Placement :\nDynamic Programming-based Placement Blockage Insertion\nè¿˜ä¼šæ”¹æ–¹å‘ï¼Ÿ Cell Displacement Refinement\ndata:\nBoth the width and height of each pixel are set as the minimum spacing of the M1 layer in order to prevent a pixel from being occupied by two different pins.\næ²¡çœ‹è§å…³äºbenchmarkçš„æè¿°\nexperiment:\nshortcoming:\nflow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries å¯¹äºVLSIï¼Œä¸€è¡Œä¸€è¡Œï¼Œä¸€å¯¹ä¸€å¯¹è¿›è¡Œï¼Œå¾ˆæ…¢ï¼Ÿ -Pin Accessibility+activ-ISPD-2020- -NTU+Synopsys # background:\nWith the development of advanced process nodes of semiconductor, the problem ofpin accesshas become one of the major factors to impact the occurrences of design rule violations (DRVs) due to complex design rules and limited routing resource\nsupervised learning approaches extract the labels of training data by generating a great number of routed designs in advance, giving rise to large effort on training data preparation. the pre-trained model could hardly predict unseen data\nUnlike most of existing studies that aim at design-specific training, we propose a library-based model which can be applied to all designs referencing to the same standard cell library set.\nDue to the shrinking of modern process nodes of semiconductor, the pin access problem of standard cells has become more harder to be coped with, especially on the lower metal layers.\nåœ¨è¿™ç§placementä¸‹ï¼ŒMetal1 pin A/Bç”±äºå„è‡ªå·¦å³ä¸¤è¾¹åœ¨Metal2æœ‰pinï¼Œè€Œä¸”åªèƒ½åœ¨é»„è‰²trackä¸‹æ¨ªå‘ç»•çº¿ï¼Œï¼ˆMetal1ä¸èƒ½ç»•çº¿ï¼Ÿï¼‰ï¼Œé‚£ä¹ˆPin A/Bé€šè¿‡Via12åå¿…å®šä¼šçŸ­è·¯\n19å¹´å·¥ä½œ[5]çš„ä¸¤ä¸ªç¼ºç‚¹\nflow need routed designs to train, time The trained model is not necessarily applicable to other designs using different cells or different reference cell libraries contribution:\nfirst work of cell library-basedpin accessibility prediction (PAP), which can be applied to predict other designs referencing to the same cell library set applies active learning to train a PAP model the proposed cell library-based PAP model can be trained at the earlier stage in a process development flow: once the cell libraries are provided. Placement Optimization with Deep Reinforcement Learning- -ISPD-2020-RL+GNN-Google # PL GNN-Affinity Aware for ICC2- ISPD-2021-GNN-Atlanta # background:\nPlacement is one of the most crucial problems, placement directly impacts the final quality of a full-chip design\nmultiple placement iterations to optimize key metrics(WL, timing), which is time-consuming and computationally inefficient, VLSI\nthe logical affinity among design instancesdominates the quality of the placement\nlogical affinity æºäºè¿™ç¯‡æ–‡ç« ï¼Ÿ\nperforming placement guidance requires in-depth design-specific knowledge,which is only achievable by experienced designers who knows the underlying data flows in Register-Transistor Level (RTL) well\nK-meansåŸºç¡€ï¼š\ntask:\nåŸºäºç½‘è¡¨æ•°æ®ï¼Œå’Œfloorplanç»“æœï¼ˆmarcoå·²ç»æ”¾å¥½ï¼‰ placement guidance(grouping information) for commercial placers ICC2, by generating cell clusters based on logical affinity and manually defined attributes of design instances our framework will determine the cell clusters in an unsupervised manner which serve as placement guidance in order to guide commercial placers to optimize the key metrics such as wirelength, power, and timing by placing cells with a common cluster together flow:\nTwo stages:\nGNN do unsupervised node representation learning, (it is generalizable to any design)\nweighted K-means clustering algorithm [3] to group instances into different clustersã€‚To find the optimal number of groups for clustering, we introduce the Silhouette score [19] and perform sweeping experiments to find the sweet spot\nK-meansç®—æ³•çš„åŸºæœ¬æ€æƒ³æ˜¯ï¼šé€šè¿‡è¿­ä»£çš„æ–¹å¼ï¼Œå°†æ•°æ®åˆ’åˆ†ä¸ºKä¸ªä¸åŒçš„ç°‡ï¼Œå¹¶ä½¿å¾—æ¯ä¸ªæ•°æ®ç‚¹ä¸å…¶æ‰€å±ç°‡çš„è´¨å¿ƒï¼ˆæˆ–ç§°ä¸ºä¸­å¿ƒç‚¹ã€å‡å€¼ç‚¹ï¼‰ä¹‹é—´çš„è·ç¦»ä¹‹å’Œæœ€å°ã€‚\ndata\ntwo multi-core CPU designsï¼š\nnf\ndesign hierarchy : æ ¹æ®ç½‘è¡¨å±‚çº§. top/inst1/sky130_INV/A. (åŒæ—¶zero-padding)\nlogical affinity of memory macros ï¼šlogical levels to memory macros ğ‘€ as features. because the logic to memory paths are often the critical timing paths\nef:\nmodel\nGraphSAGE-basedï¼Œ two layers\nLoss Function:\nSilhouette score\nç”¨äºè¯„ä¼°åˆ†ç±»ç»“æœï¼Œæ‰«æåˆ†ç±»æ•°ç›®ï¼Œé€‰æ‹©æœ€é«˜çš„åˆ†çš„\nexperiment:\nenv:\n2.40ğºğ»ğ‘ CPU NVIDIA RTX 2070 16ğºğµ memory. PyTorch Geometric setting:\nthe placement of memory macros is achieved manually based on design manuals provided by the design-house Adam result\nLouvainï¼šæ¯”è¾ƒå®éªŒå¯¹æ¯”æ¨¡å‹\nQuestion:\nbenchmarkå°‘\næ‰«æåˆ°çš„å°±é€‚ç”¨æ‰€æœ‰ï¼Ÿ\nå¼€ç¯ï¼Ÿ\n-Innovus PPA placement optimize-Neurips-2021-RL # contribution:\n-GP Routability Opt-DAC-2021-FCN-CUHK(SitingLiu BeiYu)+Yibo Lin # background\nflow\nthree input features are extracted from the cell placement solution Through the inference of the pre-trained routability prediction model, we get the predicted congestion map. take mean squared Frobenius norm of this congestion map as the congestion penalty data\nmodel\nRouting # global routing # backeground # gr\ndrc\nPROS-Routability Optimization-ICCAD-2020-FCN-CNHK+Cadence # background\ntask\ncongestion predictor and parameter optimizer only the data from the placement it can optimize the cost parameters before the first routing iteration of GR and thus can give a better GR solution with less congestion. contribution\nwith negligible runtime overhead plug-in can be embedded into the state-of-the-art commercial EDA tool (Cadence Innovus v20.1) model\ndata\n19 different industrial designs\né€šè¿‡ä¸åŒçš„placementå‚æ•°å’Œæ—‹è½¬ï¼ˆCNNåŸç†ï¼‰ï¼Œä¸€å…±æœ‰1664 design cases in total.\nFeature Extraction\nHorizontal/Vertical track capacity map\nCell density map\nFlip-flop cell density map\nFixed cell density map\nCell pin density map\nPin accessibility map\nHorizontal/Vertical net density map\nSmall/Large-net RUDY map\nPin RUDY map\na combination of cell pin density map and large-net RUDY map\nLabel Generation\nPROS does not need very detailed congestion map\ntwo-step smoothening process to convert raw data to desirable congestion labels\nhelp to make the prediction task easier\nif there are at least six congested G-cells out of the eight in the surrounding of a center G-cell Ğ´, Ğ´ will be labeled as congested\nä¼˜åŒ–åŸç†\nè¿™ä¸¤ä¸ªå€¼åœ¨cadenceæ€ä¹ˆæ”¹çš„? cadenceä¼ä¸šå†…éƒ¨è‡ªå·±å¼„çš„ï¼ˆè¿™æ˜¯cadenceçš„æ–‡ç« ï¼‰ï¼Ÿ\nmodel\nexperiment\nPROS 2.0 - Routability Opt+Route WL estimation-Trans-2023-CNN-CNHK+Cadence # background\nthe amount of routing resources on a design is limited. The quality of a GR solution has a great impact on that of the resulted DR routing solution Congestion in a GR solution is one of the major causes of DRC violations in the DR solution since most of DRC violations are due to overcrowded wires and vias [1], [2] a better GR solution with less congestion is needed to lower the probability of getting DRC violations in advance. if the initial GR solution is not good and has a lot of congestion, the GR tool can hardly tackle the problem by rip-up and reroute. placement engines [3]â€“[5] which take routing congestion into consideration are applied FCN:FCNå¸¸ç”¨äºå›¾åƒä¸­çš„æ¯åƒç´ åˆ†ç±»é—®é¢˜ã€‚é‡‡ç”¨ä»»æ„è¾“å…¥å¤§å°ï¼Œå¹¶äº§ç”Ÿå¤§å°å®Œå…¨ç›¸åŒçš„è¾“å‡ºã€‚GRæ‹¥å¡é¢„æµ‹ä¹Ÿå¯ä»¥è¢«è§†ä¸ºä»»æ„å¤§å°çš„èŠ¯ç‰‡è®¾è®¡ä¸Šçš„åƒç´ äºŒè¿›åˆ¶åˆ†ç±»é—®é¢˜ï¼ˆæ‹¥å¡ä¸å¦ï¼‰ã€‚å› æ­¤ï¼ŒåŸºäºFCNçš„é¢„æµ‹å™¨å¯ä»¥è‡ªç„¶åœ°åº”ç”¨äºPROSã€‚ task:\nstage: post-placement, pre-route FCN based GR congestion predictor, use the predicted GR congestion to optimize the cost parameters of GR. predictor based parameter optimizer to generate a better GR solution. GR tools are driven by the cost parameters stored in each G-cell. When arriving at a G-cell g, the tool will compute the cost, called moving cost, to move to each of its neighboring G-cells and push these costs into a heap. With optimized cost parameters in G-cells, the GR tool can find better paths and allocate the routing resources to each net more smartly. PROS optimizes two types of cost parameters based on the prediction result, including overflow cost and wire/via cost . PROS will adjust the cost parameters in the projected congestion regions on all layers overflow cost wire/via cost: divided into two groups (small/large) according to their BBox sizes. Increasing the wire/via cost for small nets may be useless for congestion reduction and it may even increase the wire length or create new congestion due to detours out of the potential congestion region. In contrast, increasing the wire/via cost for large nets can be helpful since they can select another route within its BBox to completely avoid the potential congestion region CNN based wirelength estimator , By multiplying the predicted wirelength ratio and the precomputed FLUTE wirelength (è®­ç»ƒä¸€ä¸ªç³»æ•°). The lack of consideration of routing congestion in traditional methods is due to the dif ficulty of quickly obtaining accurate congestion estimation at the placement stage contribution:\nplug-in for Innovus: it can avoid extra runtime overhead of feature preparation industrial design suite advanced technology node SOTA high accuracy first work that utilizes the information of GR congestion to estimate routed wirelength at the placement stage PROS does not change a lot for the original EDA steps Overall Flow :\nåˆ†ç±»å’Œå›å½’\nF is the feature number. XWL has two features: These two features will be resized to 128 Ã— 128 before prediction the predicted congestion map the cell pin density map data\nfeature F\nHorizontal/Vertical Track Capacity Map\nCell Density Map\nFlip-Flop Cell Density Map\nFixed Cell Density Map\nCell Pin Density Map\nPin Accessibility Map\nHorizontal/Vertical Net Density Map\nSmall/Large-Net RUDY Map\nPin RUDY Map ?\nlabel\ncongestion label pre-process\nPROS does not need a very detailed congestion map\næœ€åè¿˜æ˜¯ä¸ºäº†ä¼˜åŒ–æœåŠ¡çš„\nmodel\nDC: get more local information, but more GPU usage(acceptable) SUB: w*h*4c â€“\u0026gt;2w*2h*c. Compared with bilinear upsampling which is not trainable, subpixel upsampling can learn to recover the local information. Compared with deconvolution, subpixel upsampling is parameter free, so it will not significantly increase the training difficulty. dataset\nindustrial benchmark suite and DAC-2012 benchmark suite(19ä¸ª benchmark)\nindustrial benchmark suite é€šè¿‡11ç§ä¸åŒå¸ƒå±€å‚æ•°ï¼Œç¿»è½¬å’Œæ—‹è½¬ï¼Œåˆ¶é€ äº†ä¸€å…±æœ‰1664ä¸ª(çº¦ç­‰äº19*11*8)benchmark\nDAC-2012 20 different placements\n(4, 4, 4, 4, 3) 5æŠ˜äº¤å‰éªŒè¯\nexperiment\nenv\nTensorflow Intel Xeon CPUs at 2.2 GHz 256 GB memory NVIDIA TITAN V GPU setting\nAdam\nOne entire training process of the congestion predictor has 25 training epochs! è¿™ä¹ˆå°‘ï¼ˆæ”¶æ•›å¥½å¿«ï¼‰\ncongestion classification prediction\ncompare with PROBABILISTIC METHODS\nDRä¼˜åŒ–ç»“æœ\nçº¿é•¿ä¼°è®¡\nRuntime\ndetail routing # background # -Detailed Router-DATE-2021-RL # [DPRouter-Detail Routing(package design) Opt+net order decision-ASPADC-2023-RL(MARL)-diagonally route](\u0026ldquo;D:\\MyNotes\\EDA\\Routing\\DPRouter-Detail Routing(package design) Opt+net order decision-ASPADC-2023-RL(MARL)-diagonally route.pdf\u0026rdquo;) # BackGround\nmost time-consuming stages in the package design flow package designs have fewer layers; thus, we need to prevent net crashing cautiously contrbution:\nredefine the routing area and shrink the routing problem by dividing the entire design into non-overlapping boxes use DRL, not heuristic prove the number of design rule violations (DRVs), wirelength and layout pattern. task\n2-pin nets Initial routing: ignores the number of bends and allows design rule violations\nModel\nmulti-agent deep reinforcement learning (MARL) task [15] for asynchronous routing planning between nets. We regard each net as an agent, which needs to consider the actions of other agents while making pathing decisions to avoid routing conflict\nroute and slide the window repeatedly. advantage of box:process every box independently\nsequential routing\nthe repulsion point will be moved from the inner ring to the outer one until the box is successfully routed.\nå…·ä½“ç®—æ³•ï¼š\nsequential routing\nRefinement\n-Detail routing+match+Opt-ISPD-2023-RL+GNN-FinFET # background:\ncutom circuits: a custom detailed router cannot adopt specialized layout strategies for specific circuit classes like human layout experts\nä¸€ç›´åœ¨å¼ºè°ƒmatchçš„é—®é¢˜ï¼š\ncontribution\nopt roouting, FinFET, sign-off solution å¼‚æ„å›¾ A rip-up and re-routing scheme can easily adapt to future design constraints three categories of routing methodologies\nTemplate-based methods manual design suffers from scalability issues Simulation-based techniques provide accurate performance feedback and can be generalized to consider various performance metrics (e.g., phase margin, power dissipation) across circuit classes long execution time and resource-hungry computations Constraint-based approaches widely adopted in existing custom routing studies PR Tools # Placement and routing (PnR) is the most time-consuming part of the physical design flow\nPlacer # Chip Placement with Deep Reinforcement Learning-marcro-arXiv-2020-RL # Differentiable-Timing-Driven Global Placement-global placement-DAC-2022-GNN- # Polar 2.0 # An effective routability-driven placer\ncells that are estimated to have high congestion are spread out and inflated to distribute routing demand more evenly.\nNTUPlace3 # DeepPlace # flow\nRePlAce\u0026ndash;TCAD-2018- # DREAMPlace-GP-DAC+TCAD+ICCAD+DATE-2019~2023 # introduction\nOver 30X speedup over the CPU implementation ( RePlAce) is achieved in global placement and legalization on ISPD 2005 contest benchmarks\nDREAMPlace runs on both CPU and GPU. If it is installed on a machine without GPU, only CPU support will be enabled with multi-threading.\nDREAMPlace also integrates a GPU-accelerated detailed placer, ABCDPlace, which can achieve around 16X speedup on million-size benchmarks over the widely-adopted sequential placer NTUPlace3 on CPU.\nPublications\nYibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany and David Z. Pan, \u0026ldquo;DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement\u0026rdquo;, ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019 ( preprint) ( slides) Yibo Lin, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucek Khailany and David Z. Pan, \u0026ldquo;DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement\u0026rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 Yibo Lin, Wuxi Li, Jiaqi Gu, Haoxing Ren, Brucek Khailany and David Z. Pan, \u0026ldquo;ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs\u0026rdquo;, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020 ( preprint) Yibo Lin, David Z. Pan, Haoxing Ren and Brucek Khailany, \u0026ldquo;DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs\u0026rdquo;, China Semiconductor Technology International Conference (CSTIC), Shanghai, China, Jun, 2020 ( preprint)(Invited Paper) Jiaqi Gu, Zixuan Jiang, Yibo Lin and David Z. Pan, \u0026ldquo;DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints\u0026rdquo;, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020 ( preprint) Peiyu Liao, Siting Liu, Zhitang Chen, Wenlong Lv, Yibo Lin and Bei Yu, \u0026ldquo;DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting\u0026rdquo;, IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), Antwerp, Belgium, Mar 14-23, 2022 ( preprint) Yifan Chen, Zaiwen Wen, Yun Liang, Yibo Lin, \u0026ldquo;Stronger Mixed-Size Placement Backbone Considering Second-Order Information\u0026rdquo;, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, Oct, 2023 ( preprint) Architecture\nflow\nRouter # background # Global routing plays a crucial role in electronic design automation (EDA), serving not only as a means of optimizing routing but also as a tool for estimating routability in earlier stages such as logic synthesis and physical planning.\nOptimal(æœ€ä¼˜) global routing is a NP-complete problem.\nDRLï¼š\nä¼ ç»Ÿ2dGR flow\n3dGR flow\nGR_outdated # FLUTE # FLUTE is an RSMT construction algorithm adopting a look-up table approach, which is both fast and optimal for low-degree nets. However, FLUTE is unaware of routing congestion.\nä¸‹é¢æ˜¯ä¸€ç³»åˆ—FLUTEå’ŒåŸºäºFLUTEçš„æ”¹è¿›\nFastRoute1.0â€”2006 # roposed a simple way to construct congestion driven Steiner tree and an edge shifting technique to further refine it fastroute 2.0-Monotonicâ€“2007 # monotonic routing to explore all shortest routing paths for two-pin connections. task\nflow\nfastroute 3.0-virtual capacity-ICCAD-2008- # fastroute 4.0-via min tree+3 bending-ASPDAC-2009- # å±‚åˆ†é…\n?\nMaizeRouter- # 2nd place of ISPD 2007 contest 2D GR 1st place of ISPD 2007 contest 3D GR BoxRouter 1.0 # 3rd place of ISPD 2007 contest 2D GR 2nd place of ISPD 2007 contest 3D GR integer linear programming (ILP) based FGR-3d-TCAD-2008- # 1st place of ISPD 2007 contest 2D GR 3rd place of ISPD 2007 contest 3D GR -Layer assignment+Via minization-Trans-2008-DP-NTHU # Congestion-Constrained Layer Assignment for Via Minimization in Global Routing CUGRâ€™s rely work ISPD07 conteståçš„ä¸€ä¸ªè·Ÿè¿›å·¥ä½œ ä¹Ÿæ²¡æåˆ°maze routing æ²¡å®šä¹‰wire cost, åœ¨æ¯ä¸€å¯¹GCellä¹‹é—´layer assignment, æ…¢ï¼Ÿ ç¬¬ä¸€æ¬¡ç”¨DP? background:\nthere are two main approaches\n3D: route all nets directly on the multilayer solution space. Because this approach directly generates a multilayer global routing result, it can take the via cost into account during construction. However, this method may cost too much CPU time with a large problem size. (ç°åœ¨éƒ½ç”¨GPUåšå¹¶è¡Œäº†ï¼Œè¿™ç§æ–¹æ³•å°±å˜å¤šäº†)\nsuch as\n2D + layer assigment: The other approach is to first compress a multilayer grid graph into a one-layer grid graph, then use a one-layer router to solve the one-layer global routing problem, and finally perform layer assignment to assign each wire in the multilayer grid graph\nThe edges corresponding to vias disappear in the one-layer grid graph. The capacity of each edge in the one-layer grid graph is obtained by accumulating the corresponding edge capacities in the three-layer grid graph\nThis approach can take advantage of many current full-fledged one-layer routers, e.g., [2]â€“[4], and use an affordable run time to generate an initial one-layer routing result. æœ¬æ–‡ä¸»è¦é’ˆå¯¹layer assignment. æ³¨æ„layer assignment æ˜¯å¯¹äºŒç»´çš„æ‰€æœ‰è¾¹è¿›è¡Œå±‚åˆ†é…ã€‚\nvias not only degrade the reliability and the performance of a design but also increase the manufacturing cost.\nprevious workâ€™s layer assignment use greedy heuristics [8] or time-consuming integer linear programming methods [9] to minimize the via cost.\nåƒè¿™ç§ä¸²è¡Œçš„è¿˜æ˜¯è¦è€ƒè™‘net order, è¶Šæ—©å¸ƒçº¿çš„netè¶Šä¸ä¼šæ‹¥å¡ï¼Œnet orderå¾ˆé‡è¦\ntask and contribution:\nè¿™ç¯‡æ²¡æœ‰è€ƒè™‘ä¼˜å…ˆæ–¹å‘ï¼ˆTo simplify the presentation of our algorithm, we do not make any assumption about the preferred routing direction for each layer in the layer assignment problem.ï¼‰ä¸è¿‡ä¹Ÿè¯´æ˜äº†è¿™ä¸ªå·¥ä½œèƒ½å¤Ÿå¾ˆç®€å•å¼•ç”¨åˆ°è€ƒè™‘ä¼˜å…ˆæ–¹å‘çš„æƒ…å†µ follow ISPD07 contest, å‡è®¾viaçš„capacityæ˜¯æ— é™çš„ï¼ˆCUGRä¸­æ˜ç¡®äº†ä¸è¿›è¡Œè¿™ç§å‡è®¾ï¼‰ based on a one-layer routing result minimize via cost, WL and congestion overflow propose a polynomial-time algorithm: first generate net order , then solves the layer assignment problem can improve 3 winner of ISPD07 contest model\nCOngestion-constrained Layer Assignment (COLA)â€™s submodule\nNet order generation\nThe net order has a direct influence on the utilization of routing resources, so it is one of the key parts of COLA.\nå¯¹netè¿›è¡Œæ‰“åˆ†å†³å®šorder\næ³¨æ„ï¼Œçº¿é•¿è¶ŠçŸ­ï¼Œåˆ†æ•°è¶Šé«˜ï¼Œnetè¶Šåº”è¯¥å…ˆå¸ƒçº¿ã€‚è§£é‡Šï¼š\nEemove Cycles\nArbitrarily remove.\nï¼ˆä¸ºä»€ä¹ˆæ˜ å°„åˆ°ç¬¬ä¸€å±‚ä¼šæœ‰cyclesï¼Ÿåˆå§‹æ˜¯æ€ä¹ˆè¿èµ·æ¥çš„ï¼Ÿæ²¡è¯´ï¼ŸFLUTEç®—æ³•æ˜¯08å¹´æ‰å‡ºæ¥ï¼Œå¯èƒ½å½“æ—¶è¿˜æ²¡ç”¨ä¸Šï¼‰\nSingle-net layer assignment ï¼ˆSOLA+APECï¼‰\nSOLA(Singlenet Optimal Layer Assignment)\ndetermines an optimal layer assignment result without considering congestion constraints for a given net\ndynamic programming technique\nä¸è€ƒè™‘æ‹¥å¡ï¼Œè¿™ä¸ªæ–¹æ³•èƒ½å¾—åˆ°æœ€å¥½è´¨é‡\nstep:\n01: for tree in layer 1, random select a pin as root, then use DFS or DFS to get a queue, so get the edge order. It become a DAG\n02: å®šä¹‰å›¾5(c)ä¸­, açš„çˆ¶èŠ‚ç‚¹æ˜¯p2ï¼Œå®šä¹‰mvc(v, r)ï¼ˆminimum via costï¼‰\n03:\nâ€‹\tfor pins who have not child, mvc:\nâ€‹\tfor pins who have child and not root:\nâ€‹\tè¿™ä¸ªå…¬å¼å…¶å®å°±æ˜¯ä¸ºäº†ç¡®å®šä¸‹æ¯ä¸ªç‚¹ä¸‹ä¸€æ­¥çš„layeråœ¨å“ªé‡Œã€‚æ¯”å¦‚ç®—å‡ºæœ€å°æ˜¯mvc(v, 1), é‚£ä¹ˆe_(v, ch(e))å°±åœ¨ç¬¬rå±‚\nâ€‹\tfor root:\nthe difference is excluding r in âˆ†\nbecause mvc(v, r) does not depend on the value of r when v\nis the root, we have mvc (v, 1) = mvc(v, 2) = Â· Â· Â· = mvc(v, k)\nAPEC(Accurate and Predictable Examination for Congestion constraints)\ncan detect and prevent any congestion constraint violation in advance\nprevention condition:\nå¦‚æœå­˜åœ¨ä¸€ä¸ªåœ¨layer1ä¸Šå‹ç¼©çš„è¾¹ä¸æ»¡è¶³è¿™ä¸¤ä¸ªconditionï¼Œé‚£ä¹ˆè¿™æ¡è¾¹çš„layer assignmentï¼ˆSOLAï¼‰ç»“æœå°±ä¸å¯èƒ½æ»¡è¶³congesion\nSOLA+APEC always finds a layer assignment result satisfying both prevention conditions for each net\nCOLA\nâ€‹\ndata:\nsix-layer benchmarks from ISPDâ€™07\nGRIP-3d+IP-DAC-2009 # åŸºäºæ•´æ•°è§„åˆ’\n3d: solve the 3D problem directly on the 3D routing grids,\nslow: Although theoretically the direct 3D technique should produce better solutions, in practice it is less successful in both solution quality and runtime than 2D routing with layer assignment â€“citeâ€“\u0026gt; [Fastroute4.1]\nslow: Although we see solutions with shorter wirelength generated by full-3D concurrent approach like GRIP [21], that solution quality is achieved by impractically long runtime â€“citeâ€“\u0026gt; [Fastroute4.1]\nMGRâ€“ICCAD-2011\nmulti-level ï¼ˆcoarsened and fine-gainedï¼‰\nFastRoute4.1-an efficient and high-quality global router-2012 # https://dl.acm.org/doi/abs/10.1155/2012/608362\nbackground\nFastRoute is a global routing tool for VLSI back-end design. It is based on sequential rip-up and re-route (RRR) and a lot of novel techniques. FastRoute 1.0 first uses FLUTE to construct congestion-driven Steiner trees, which will later undergo the edge shifting process to optimize tree structure to reduce congestion. It then uses pattern routing and maze routing with logistic function based cost function to solve the congestion problem. FastRoute 2.0 proposed monotonic routing and multi-source multi-sink maze routing techniques to enhance the capability to reduce congestion. FastRoute 3.0 introduced the virtual capacity technique to adaptively change the capacity associated with each global edge to divert wire usage from highly congested regions to less congested regions. FastRoute 4.0 proposed via-aware Steiner tree, 3-bend routing and a delicate layer assignment algorithm to effectively reduce via count while maintaining outstanding congestion reduction capability. FastRoute 4.1 simplifies the way the virtual capacities are updated and applies a single set of tuning parameters to all benchmark circuits.\nmodel\nflow\nNTHU Route 1.0- -TVLSI-2010- # NTHU Route 2.0- -TCAD-2013 # 2D\nNCTU GR 1.0-3D-congestion relaxed layer assignment- 2011- # it improved the scheme to estimate the realtime congestion more accurately by using a history term that will gradually wear off as the number of iterations increases if the overflow disappears. NCTU GR 2.0-Multithreaded Collision Aware- CAD-2013- # people.cs.nycu.edu.tw/~whliu/NCTU-GR.htm\nPengjuY/NCTU-GR2: This is a binary file of NCTUgr2, which is a global router\nnet-level parallel method 2D BoxRouter 2.0 # background\ntask\næ˜¯ä¸€ä¸ª2dçš„\næ•´æ•°è§„åˆ’\nOGRE- new cost function- -2019- - # Open source! LEF/DEF-based 3D ç”¨çš„æ˜¯è€æ–¹æ³•ï¼Œä¸è¿‡è§£é‡Šçš„æŒºæ¸…æ¥šçš„ components by a group of undergraduate students as a course project. GR_Adv # -DRL method-2019-DRL- # task\nDRL(DQN) for global route have not use real world design example:\nâ€‹\tfrom A to B\nâ€‹\tread means over flow\npipeline\nmodel\nstate:\n(pos_x/y/z, distance_x/y/z, å‘¨å›´çš„capacity, )è¿™ç§ç¼–ç æ–¹æ¡ˆå¯ä»¥è¢«è§†ä¸ºå½“å‰çŠ¶æ€ã€å¯¼èˆªå’Œæœ¬åœ°å®¹é‡ä¿¡æ¯çš„æ··åˆ action: ä¸Šä¸‹å·¦å³å‰å\nrewardï¼š\ncontribution\nfirst deep learning model for global routing\n-only CNN-DAC-2020-CNN(VAE)- # no experiment! åªç”¨CNNåˆ†ç±»ç»“æœä¸ä¼šå¥½å§ ä¸çŸ¥é“æ˜¯ä»€ä¹ˆç±»å‹çš„æ–‡ç« ï¼Œåªç”¨äº†ä¸¤é¡µ background\nis approach treats the global routing problem as an image processing problem and solves it with a deep learning system\ndataset\nISPDâ€™98 ibm01 64x64 circuit\nmodel\n-DRL-arxiv-2021-JP # [SPRoute 1.0: A Scalable Parallel Negotiation-based Global Router-ICCAD-2019]( IEEE Xplore Full-Text PDF:) # task\nåŸºäºnet-levelå¤šçº¿ç¨‹çš„å¹¶è¡ŒåŠ é€Ÿè¿·å®«ç®—æ³•\nnegotiation-based rip-up and reroute two-phase maze routing\nresolves livelock issue\nopen source\nintroduced a concept called soft capacity to reserve routing space for detailed routing and explored several parallelization strategies to speed up global routing. background\næ€»ä½“\nIn many global routers, maze routing is the most time-consuming stage.\nchallenge\nå› ä¸ºè¿™ä¸ªç°è±¡ï¼Œå¤šçº¿ç¨‹åè€Œæ…¢äº†\nåŸç†\nGalois system\nNet-level Parallelism\nFine-grain Parallelism\ndata\nISPD 2008 contest\nSPRoute 2.0- detailed routability driven-ASP DAC-2019- # ç‰¹ç‚¹\nåŸºäºå¤šçº¿ç¨‹çš„å¹¶è¡ŒåŠ é€Ÿ\n2D\nå¼€æºï¼š asyncvlsi/SPRoute: A parallel global router using the Galois framework\nCUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK # ICCAD 2019 Contest First Place\nopen source!\n3d+å¤šçº¿ç¨‹+\nè¿™ä¸ªæ–‡ç« æ²¡æœ‰è®¨è®ºprefer direction\nå¤šçº¿ç¨‹ä½“ç°åœ¨å“ªé‡Œï¼Ÿ\næ³¨æ„ï¼šè¿™ç§æ ¼å¼çš„GRè¾“å‡ºå¯ä»¥é€‚é…Innovus\ntime-complexity of 3D pattern routing is $\\mathcal{O}(L^4|V|)$\ncompare with [Trans-2008](# -Layer assignment+Via minization-Trans-2008-DP-NTHU), CUGR reduces the complexity to $\\mathcal{O}(L^4|V|)$ by selecting the root carefully so that each vertex will have at most three preceding vertices instead of four. æ³¨æ„ï¼Œè¿™é‡Œè¯´ ç›¸æ¯”[Trans-2008](# -Layer assignment+Via minization-Trans-2008-DP-NTHU)çš„$\\mathcal{O}(L^5|V|)$ ï¼Œå®ƒçš„å¤æ‚åº¦æ˜¯$\\mathcal{O}(L^4|V|)$ ï¼Œæ„Ÿè§‰æ˜¯æ”¾åœ¨äº†[Trans-2008](# -Layer assignment+Via minization-Trans-2008-DP-NTHU)è¿›è¡Œä¸è½¬å¼¯çš„DP-based layer assignmentæ–¹æ³•ä¸Šäº†ï¼Œå®é™…ä¸ŠæŒ‰ç…§æœ¬æ–‡è¯´çš„æ–¹æ³•ï¼Œç†è®ºä¸Šæ˜¯$L * L^{23}|V|$ï¼Œå› ä¸ºCUGRæ¯æ¬¡æ˜¯å¯¹ä¸€ä¸ªL patternä¸ºå•ä½è®¡ç®—mvc,æ—¶é—´å¤æ‚åº¦æ˜¯$2L*L$.ç¡®å®æ˜¯$L^4$, CUGRå¯¹ä¸€ä¸ªL patternåˆ†äº†ä¸¤éƒ¨åˆ†è®¡ç®—mvcæ²¡ä¸€éƒ¨åˆ†æ—¶é—´å¤æ‚åº¦æ˜¯$L*2$\nbackground\nA common strategy of doing 3D global routing, as adopted by NCTU-GR 2.0 [5], NTHU-Route 2.0 [6], NTUgr [7] and FastRoute 4.0 [8], is to first compress the 3D grid graph into a 2D grid graph and perform 2D global routing. directly route the nets in a 3D grid graphï¼šFGR [10] , GRIP [11] , MGR [12] Traditional pattern routing generates 2D topologies only, while our proposed 3D pattern routing directly generates 3D topologies without the need of an extra layer assignment stage ä½¿ç”¨DRç»“æœè¿›è¡Œå¤šè§’åº¦metrics è¯„ä¼°ï¼š task\ndetailed-routability-driven directly-3d multi thread GR contibution\nprobability-based cost scheme minimizing the possibility of overflow after detailed routing 3D pattern routing technique (2D pattern routing + layer assignment)(å‰é¢åˆè¯´directly in the 3D space?) without overflow even only L shape patten routing pre-work[15] æ˜¯å…ˆåœ¨2dä¸Šè¿›è¡Œpattern routing, ç„¶åè¿›è¡Œlayer assignment, è¿™é‡Œæ˜¯ç›´æ¥åœ¨3dè¿›è¡Œpattern routing. 3d pattern routing can avoid loss of accuracy caused by compressing 3D grid graph to 2D multi-level maze routing: coarsened level â€“\u0026gt; searches for a region with the best routability. first narrows the search space to a smaller region fine-grained level â€“\u0026gt; searches for a lowest cost solution within the region patching mechanism further improve the detailed routability flow\nIn 3D pattern routing (inital routing), the nets are broken down into two-pin nets, and a dynamic programming based algorithm will route the two pin nets sequentially using Lshape patterns and stacking vias at the turns.\nIn the multi-level 3D maze routing phase, the grid graph is coarsened to shrink the routing space, and maze routing is first performed in the coarsened space with an objective to find a routing region with the highest routability. A fine-grained maze routing will then search for a lowest cost path within the region. use its patching mechanism here.\nmodel\nGcellä¹‹é—´çš„å®¹é‡ç­‰äºtrackï¼Œä¸€èˆ¬GRè¡¨å¾viaçš„å®¹é‡æ˜¯æ— é™çš„ï¼Œä½†æ˜¯åœ¨æœ¬æ–‡ä¸­ä¸æ˜¯\nthree base definition:\nresource = capacity - demand è¿™ä¸‰ä¸ªå˜é‡åœ¨GCellå’Œwire_edgeä¸Šéƒ½æœ‰ç‰¹å¾ï¼Œä¹Ÿå°±æ˜¯è¯´æœ‰6ä¸ªå€¼ resource èƒ½å¤Ÿç›´æ¥è¡¨ç¤ºæ‹¥ç¨‹åº¦ cost scheme\nä¸»è¦åˆ†æˆwireå’Œviaä¸¤éƒ¨åˆ†ï¼š\nwire cost:\n*wl*is wire lenght cost\neo is expected overflow cost, where uoc is hyper parameter, The larger d(u, v) is, the more likely it is to be congested. is accurate if the DR adopts the simplest strategy of picking a track randomly to route. However, most well designed detailed routers will do much better than random selection.\nlg(u,v) is a variable to refine d(u, v). â€œ+1â€ æ˜¯ä¸ºäº†å€¼åŸŸåœ¨ï¼ˆ0ï¼Œ1ï¼‰è¡¨ç¤ºæ¦‚ç‡ã€‚ slope is hyper parameter. When the resources are abundant, there is almost no congestion cost, but the cost will increase rapidly as the resources are being used up and will keep increasing almost linearly after all the resources are used\nvia cost:\nthanks to our 3D pattern routing strategy, a via cost scheme can be embedded to reflect the impact. uvc is hyper parameter. å…¬å¼ï¼ˆ5aï¼‰ä¸ºä»€ä¹ˆè¦â€œ+1â€ Initial Routing / 3D Pattern Routing\nuse FLUTE first (not congestion awared)\nuse edge shifting (described in FastRoute) to alleviate congestion.\nrandomly choose one node in net, use DFS to get a queue and then get a DAG\nç±»ä¼¼[15]ï¼ŒåŠ¨æ€è§„åˆ’é€‰æ‹©costæœ€å°çš„3d L patternï¼Œæ¯ä¸ªL patternæœ‰(2 * L * L)ç§å¯èƒ½\næœ€ååœ¨rootå¤„å¾—åˆ°æœ€ç»ˆçš„ç»“æœ\nMulti-level 3D Maze Routing\nmaze route planing\naims at finding a smaller but highly routable search space\ncompress a block of G-cells (5x5 in our implementation), use avg to descripe capacity, demand, resource\ncost function:\nå¾—åˆ°ç°è‰²ç²—ç½‘æ ¼ï¼š\nä¹‹åä¼šåœ¨è¿™å‡ ä¸ªBBoxä¸­åˆ†åˆ«è¿›è¡Œè®¡ç®—cost schemeï¼Œå¾—åˆ°ä¸Šå›¾é»‘è‰²å®çº¿\nfine-grained maze routing within guides\nPostprocessing / Guide Patching\nwe can add new guides to improve detailed routability. adding new stand-alone guides to alleviate routing hot spots.\nthree kind of patching:\nPin Region Patching\nmost effective\nthe ideal way of improving pin accessibility is to identify those hard-to-access pins and assign more resources to them\nOur global router will check the upper (or lower) two layers of a pin, which are vital for accessing the pin. use 3 Ã— 3 patching guides.\næ²¡å†™åˆ¤æ–­hard-to-access pins çš„å…·ä½“çš„æ–¹æ³•\nLong Segment Patching:\na longer routing segment often means more wrong way wires and causing more congestion. If a guide is longer than a specified length I, weâ€™ll consider long segment patching. if a G-cell with resource below a threshold T is encountered, a single G-cell route guide will be patched above or below it, depending on which of them has sufficient resource Violation Patching:\nFor G-cell with inevitable violations, patching will be used again to enable the detailed router to search with more flexibility.\ndata\niccad 2019 dataset\nexperiment\nä»–è‡ªå·±åˆæ¯”èµ›åæ”¹è¿›äº†\nour algorithmâ€™s peak memory is close to the first place and is 1.83 times of that of the second place on average (ours is 8.22 GB on average and is 19.8 GB for\nthe biggest design)\nFastGR-GPU pattern routing+ multi thread mazeâ€“DATE-2022-PKU+CUHK+HNAL # GPU-accelerated accelerated the 3D pattern routing algorithm of [CUGR](# CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK) for initial routing by both net-level and path-level parallelization on GPU Gamer- -Trans-2022- - # GPU-accelerated accelerated the two-level maze routing of [CUGR](# CUGR-3D pattern+Multi level maze routing+patching-DAC-2020-CUHK) for rip-up and reroute by updating vertical and horizontal routing costs alternatively on GPU GGR-super fast gpu accelerate-ICCAD-2022- # open sourceï¼ Xplace/cpp_to_py/gpugr at main Â· cuhk-eda/Xplace\nbackground\nPerformance depends on the detail route\nModern global routing problem, which was introduced at the 2019 CAD contest at ICCAD, targets at closing the gap between global routing and detailed routing. The LEF/DEF files for detailed routing are directly used as the input for global routing.\nThe global routing quality is evaluated using an academic detailed router Dr. CU[8]\n2019 ICCAD contest on global routing did not directly evaluate global routing results based on overflows and total wirelength. The new evaluation uses the global routing results as route guides for a detailed router, and the metrics are all detailed routing related\n2D \u0026amp; 3D\nNCTU-GR 2.0[13], SPRoute[7] and FastRoute 4.0[14] are 2D GR\nHowever, compressed 2D grid graphs are less accurate than 3D grid graphs in terms of routing resources, which could limit the global routing quality.\nCUGR[11]. It has both 3D pattern routing and 3D maze routing\nmulti-thread vs GPU\nLEF/DEF based academic global routers SPRoute 2.0[6] is the only 2D GR\nGAMER[10] is a novel parallel maze routing algorithm integrated in CUGR.\nFastGR[12] introduced GPU parallelization of L-shape pattern routing\ncontribution\nflow\ndata\nmodel\nCUGR 2.0-DAG-based-DAC-2023- -CUHK # open source! background\nmany of the aforementioned global routers is that most of them rely heavily on time-consuming path search algorithms like maze routing to resolve overflows. These approaches are not efficient enough even with parallilization and may cause lots of unnecessary detours contribution:\na DAG-based generalized pattern routing algorithm\na new dynamic programming-based algorithm to calculate the routing cost\ntime complexity from $\\mathcal{O}(L^4|V|)$ to $\\mathcal{O}(L^2|V|)$\na DAG augmentation algorithm that enables the creation of alternative paths in a routing DAG. can even shift or create Steiner points. over 99% nets can be successfully routed without the need of maze routing\na new sparse graph maze routing algorithm\ncreation of alternative paths in a\nrouting DAG\nflow\nRSMT\nDFS and Routing DAG with L pattern\næ³¨æ„å¤šäº†èŠ‚ç‚¹g,f,i,h, ç°åœ¨æ¯æ¡éƒ½æ˜¯ç›´çº¿\nRouting DAG with other patternsï¼Œä½†æ˜¯åœ¨è¿™é‡Œæ²¡ç”¨åšåˆå§‹å¸ƒçº¿ï¼Œåˆå§‹åªç”¨äº†L-shapeã€‚æ–‡ç« ä¹Ÿå°±è¿™é‡Œæäº†ä¸€ä¸‹ï¼Œåé¢éƒ½å’Œè¿™ä¸ªæ— å…³ï¼Œå¾—å»æºç ä»”ç»†çœ‹çœ‹ã€‚\nDynamic Programming-based DAG routing(L-shape + Layer assignment)\næ²¡è¯´æ€ä¹ˆèˆå¼ƒçš„ï¼Ÿ\nDAG-based pattern routing with augmentation\nsparse graph maze routing algorithm\nmodel\ncost\nDynamic Programming-based\nDAG Augmentation for Congestion\ncreate alternative paths\nSteiner point movement\nå…·ä½“æ€ä¹ˆç§»åŠ¨çš„æ–‡ç« ä¹Ÿæ²¡è¯´\nexperiment:\ncompare with CUGR [12] and SPRoute 2.0 [13]\nonly one thread for run time\nEffectiveness of steiner point augmentation\nrun time compare with GPU-accelerated GR\ncompare with FastGR [14] and GAMER [15]\nGPUçš„å¥½åä¹Ÿæœ‰å…³ç³»å§ã€‚æœ¬å®éªŒç”¨çš„RTX 3090\nslightly faster than FastGR for initial routing\naround 5.2Ã— as fast as GAMER\nInstantGR-Scalable GPU Parallelization-ICCAD-2024-CUHK # open source! second place of ISPD25 contest GPU Parallelization parallel algorithm is mainly based on the DAG-based global routing algorithm in [CUGR2](# CUGR2.0 EDGE- -DAC-2023-). åº”è¯¥æ˜¯3D pattern routing DPçš„éƒ¨åˆ†å’Œmaze routingçš„éƒ¨åˆ† parallel while do initial routing and RRR æé«˜äº†å¹¶è¡Œåº¦ï¼Œä½†æ˜¯è¿˜æ˜¯æœ‰ä¸²è¡Œçš„éƒ¨åˆ† ä¹Ÿç”¨äº†FLUTE ä¸€å®šè¦ä»¥netä¸ºå•å…ƒå—ï¼Ÿæ˜¯ä¸ºäº†ç”¨DP background\nGPU memory is limited This requires memory-efficient solutions that can minimize CPU-GPU communication while maximizing GPU utilization large designs have more nets with bigger routing graphs, providing many new parallelization opportunities that are not yet explored nets in a batch can be routed in parallel task:\nparallelism for large-scale partitioned design contribution\na new method for net-level batch generation. based on 3D fine-grained overlap checking and explores more parallelism by increasing the number of nets per batch node-level parallel routing approach. achieves much higher parallelism compared to traditional net-level parallel routing. flow\nIn initial routing, we construct a basic routing DAG to perform L-shape pattern routing. key points\nspecific explanation show in routing2\nNET-LEVEL PARALLELISM\nsimultaneous routing of a batch of nets that do not â€œoverlapâ€\n[2, 3, 14, 19, 20, 22, 26] 19å¹´å¼€å§‹çš„ï¼Œcugr2å’Œfastgréƒ½ç”¨äº†\nTypical Batch Generation Algorithm\nused in [2, 3, 14, 19, 20]\nR-trees æ˜¯å®ç°line 4çš„å¸¸ç”¨åšæ³•\npessimistically approximates significantly lowers the degree of parallelism\ndefine and graph model\nä»¥segmentä¸ºå•ä½ï¼ŒåŒæ—¶åˆ†å¼€äº†æ°´å¹³å’Œå‚ç›´ä¸¤ä¸ªéƒ¨åˆ†ï¼Œå‡è®¾å…¨éƒ¨ä¸ºL-shapeï¼ŒåŒæ—¶å¯¹äºä¸åœ¨ä¸€æ¡çº¿ä¸Šçš„ä¸¤ä¸ªèŠ‚ç‚¹ï¼Œæœ‰ä¸¤ä¸ªL\nThese four nets will be divided into just one batch based on our exact representation of routing graphs for overlap checking, while into four batches by the traditional bounding box-based pessimistic approximation\nvia model:\nviaç”¨ä¸€ä¸ªåå­—è¡¨ç¤º\nOverlap Checking Algorithms\nä»¥æ°´å¹³å­å›¾è¿›è¡Œå±•ç¤ºï¼Œå‚ç›´åŒç†\nä»¥æ°´å¹³segmentä¸ºå•ä½è¿›è¡Œchecking\né¦–å…ˆåˆ¤æ–­æ˜¯ä¸æ˜¯yåæ ‡ç›¸ç­‰ï¼šgroup the segments with the same ğ‘¦\ntradictional algorithm:\nThis is a classical computational geometry problem that can be efficiently solved by segment trees [1] in ğ‘‚(logğ‘›) time for both operations,\nnew algorithm motivation:\nsegments are very short\nnew algorithm: Point Exhaustion\nsimply use a Boolean array to record whether each point in [1, ğ‘›] is covered by some segment ğ‘  âˆˆ ğ‘†. We mark every point ğ‘¥ âˆˆ [ğ‘™, ğ‘Ÿ] when a segment [ğ‘™, ğ‘Ÿ] is inserted, and check every point ğ‘¥ âˆˆ [ğ‘™ğ‘, ğ‘Ÿğ‘] for overlap query of a segment [ğ‘™ğ‘, ğ‘Ÿğ‘].\nfurther improve the efficiency of this point exhaustion by using bit arrays\nanother improvement: representative point exhaustion allowing a little bit of overlap. it only checks the two end points of a query segment. ??ä»€ä¹ˆæ„æ€ covering most overlap scenarios in practice. The only scenario that this algorithm fails to find the overlap of two overlapping segments is when the query segment [ğ‘™ğ‘,ğ‘Ÿğ‘] contains the overlapping segment [ğ‘™,ğ‘Ÿ], [ğ‘™,ğ‘Ÿ] âŠ‚ [ğ‘™ğ‘,ğ‘Ÿğ‘] NODE-LEVEL PARALLELISM\nè¿˜æ˜¯ä»¥netä¸ºå•ä½åˆ†åˆ°ä¸åŒçš„batchï¼Ÿ\nrouting nodes of the same depth in parallel\nSuppose we have 4 nets, Net A, B, C and D in our grid graph. Since nets with overlap cannot be routed together, Net A and B are distributed to batch 0, as shown in Figure 7a, and nets C and D are distributed to batch 1.\nexperiment:\n4 NVIDIA A800 GPUs and 8 CPU threads.\ncompare different overlap checking methods\nThe number of nets per batch is limited to 1000\ncompare 2 largest benchmark\ncompare with Top-3 Global Routers of ISPD2024 Contest\nRuntime (s) of DAG-Based Augmented Routing with and without Node-Level Parallelism\nacceleration é‚£ä¸€è¡Œå¥½åƒæ˜¯åŠ é€Ÿå€ç‡æ‰å¯¹\nHeLEM-GR-Heterogeneous+Linearized Exponential Multiplier Method-ICCAD-2024- -PEK # first place of ISPD25 contest not open source 2025/2/6 2D routing algorithm background\nPRNet- -NeurIPS-2022- -SJTU+Noahâ€™s Ark # PRNet can generate each route in one-shot but cannot guarantee connectivity which requires considerable post-processing for failed routes HubRouter æ˜¯ä¸¤é˜¶æ®µæ¡†æ¶ï¼ŒPRNet æ˜¯ç«¯åˆ°ç«¯æ¡†æ¶ã€‚ HubRouter-generative model-NeurIPS-2023-GAN+RL-SJTU # open source! a chinese interpretation a global routing solver that includes a two-phase learning framework HubRouter æ˜¯ä¸¤é˜¶æ®µæ¡†æ¶ï¼ŒPRNet æ˜¯ç«¯åˆ°ç«¯æ¡†æ¶ã€‚ å¯¹æ¯” PRNet ç”Ÿæˆæ¨¡å‹ï¼ŒPRNet åœ¨ CGAN ä¸­ä½¿ç”¨åŒå‘æ˜ å°„å°†è¿æ¥çº¦æŸæ³¨å…¥è®­ç»ƒç›®æ ‡ï¼Œå°†å‡†ç¡®ç‡æé«˜äº† 10%ï¼Œä½†åœ¨å¤æ‚æƒ…å†µä¸‹å‡ ä¹æ— æ•ˆã€‚ background\nå…¨å±€å¸ƒçº¿(Global Routing - GR)æ˜¯ VLSI è®¾è®¡ä¸­æœ€å¤æ‚ä¸”æœ€è€—æ—¶çš„ç»„åˆé—®é¢˜ä¹‹ä¸€ã€‚GR ç›®æ ‡æ˜¯æ€»çº¿é•¿æœ€å°ï¼ŒåŒæ—¶é¿å…æ‹¥å¡(Congestion)ï¼Œæ˜¯ä¸ª NP é—®é¢˜ã€‚\nä¼ ç»Ÿé‡‡ç”¨å¯å‘å¼ç®—æ³•ï¼Œå¤šæ ·æ€§å’Œè§„æ¨¡é—®é¢˜å¯¹ä¼ ç»Ÿç®—æ³•æœ‰äº†æŒ‘æˆ˜ï¼Œæœºå™¨å­¦ä¹ (ML)å·²ç»ç”¨äºå…¨å±€å¸ƒçº¿ï¼Œåœ¨èŠ¯ç‰‡è®¾è®¡ä¸­ä»é€»è¾‘åˆæˆåˆ°å¸ƒå±€\næ·±åº¦å¼ºåŒ–å­¦ä¹ (Deep Reinforcement Learning - DRL )å’Œç”Ÿæˆå¼æ¨¡å‹(Generative model)å·²ç»è¢«ç”¨æ¥è§£å†³å…¨å±€å¸ƒçº¿ã€‚é—®é¢˜åœ¨äºï¼ŒDRLå¾ˆå—çŠ¶æ€ç©ºé—´(State Space)å½±å“ï¼Œéšç€ç½‘æ ¼ç©ºé—´å¢å¤§ï¼Œéœ€è¦èŠ±è´¹å¤§é‡æ—¶é—´ç”Ÿæˆã€‚However, DRL methods suffer from large state space and often need to spend enormous time on generating routes as the scale of grids increases on the test instance, i.e., the netlist, which is practically intimidating for real-world global routing\nç›¸åï¼Œç”Ÿæˆå¼æ¨¡å‹æœ‰ä¸€æ¬¡æ€§ç”Ÿæˆèƒ½åŠ›ï¼Œåœ¨è®¡ç®—ä¸Šæ›´å®¹æ˜“å¤„ç†ã€‚\nç”Ÿæˆå¼æ–¹æ³•åœ¨è®­ç»ƒæ—¶å€™è€ƒè™‘è¿é€šæ€§é™åˆ¶ï¼Œç¡®ä¿å¸ƒçº¿æ»¡è¶³ç”µè·¯è¿é€šæ€§è¦æ±‚ã€‚ä½†æ˜¯é—®é¢˜åœ¨äºï¼Œå¦‚æœåˆå§‹ç”Ÿæˆè·¯å¾„ä¸æ»¡è¶³è¿é€šæ€§è¦æ±‚æ—¶å€™ï¼Œåå¤„ç†é˜¶æ®µä¼šå˜æˆä¸€ç§ç©·ä¸¾æœç´¢è¿‡ç¨‹ã€‚\nå›¾ä¸€è¿™é‡Œä¸Šå›¾è¡¨ç¤ºåŸå§‹å¸ƒçº¿ï¼Œä¸‹å›¾è¡¨ç¤ºç®—æ³•ç”Ÿæˆçš„å¸ƒçº¿ï¼Œç”Ÿæˆå¸ƒçº¿æ²¡æœ‰æ­£ç¡®è¿æ¥æ‰€æœ‰åº”è¯¥è¿æ¥çš„ç‚¹(pin)ï¼Œå¯¹äºè¿™æ ·çš„æƒ…å†µï¼Œå¹³å‡è¿é€šç‡å¾ˆä½ï¼Œä½äº20%ï¼Œæ„å‘³ç€è¶…è¿‡80%çš„ç”Ÿæˆå¸ƒçº¿éœ€è¦ç»è¿‡è€—æ—¶çš„åå¤„ç†æ‰èƒ½è¾¾åˆ°è¦æ±‚ã€‚æ˜¾è‘—çš„ç¼ºç‚¹ã€‚å…¶å®å°±å’Œ[CNN-based](# -only CNN-DAC-2020-CNN(VAE)-)è¿™ç¯‡ä¸€æ ·\ncontribution:\nä¸ºäº†è§£å†³ä¸Šè¿°é—®é¢˜ï¼Œå®šä¹‰äº†ä¸€ä¸ªæ–°çš„æ¦‚å¿µï¼Œå«hubã€‚å°†pin - piné—®é¢˜ \u0026ndash;\u0026gt; hub - piné—®é¢˜ ã€‚\næå‡ºäº†ä¸€ç§æ–°çš„ä¸¤é˜¶æ®µå…¨å±€å¸ƒçº¿æ–¹æ³• \u0026ndash;\u0026gt; HubRouter\ngeneration phaseï¼ˆç”Ÿæˆé˜¶æ®µï¼‰\nhubs, routes, and stripe masks are together generated under a multi-task framework by generative models\nå¯ä»¥åœ¨å¤šä¸ªæ¡†æ¶ä¸‹ç”Ÿæˆï¼Œæ¯”å¦‚ GAN (Generative Adversarial Nets) , VAE (Variational Auto-Encoder) , DPM (Diffusion Probabilistic Models) ã€‚è™½ç„¶hubæ˜¯ç”Ÿæˆé˜¶æ®µçš„ä¸»è¦è¾“å‡ºï¼Œä½†ä¸ºäº†æå‡ç”Ÿæˆè´¨é‡å’Œå‡†ç¡®æ€§ï¼Œå‘ç°ç”Ÿæˆé™„åŠ ä¿¡æ¯æ˜¯éå¸¸æœ‰ç”¨çš„ã€‚æ¯”å¦‚æ„ŸçŸ¥å’Œæ©ç (local perception and stripe masks)ï¼Œèƒ½å¤Ÿå»é™¤å™ªå£°ç‚¹ã€‚å¼•å…¥å¤šä»»åŠ¡å­¦ä¹ ï¼Œå¸ƒçº¿å’Œæ©ç ä¸€èµ·ç”Ÿæˆï¼Œæé«˜ hub ç”Ÿæˆè´¨é‡\npin-hub-connection phaseï¼ˆhubå’Œpinè¿æ¥é˜¶æ®µï¼‰\nå°†è¿æ¥è§†ä¸ºæœ€å°æ–¯å¦çº³æ ‘(RSMT)é—®é¢˜ï¼Œä½¿ç”¨ actor-critic æ¨¡å‹ç½‘ç»œç­–ç•¥ã€‚\nis hub generate correcttly, reconstruction time complexity can be reduced to O(n log n)\nSOTA generative global routing models\nmodel:\nHub\n(virtual) key point in the route transferring the pin-pin connection problem to the hub-pin connection problem æ–¯å¦çº³ç‚¹(Rectilinear Steiner Point \u0026ndash;\u0026gt; RSP)æ˜¯æœç´¢å…¨å±€æœ€å°æ€»è·ç¦»ï¼Œä½†æ˜¯ hub æ˜¯æ¥ç¡®å®šè·¯å¾„ã€‚RSPs are special cases of hubs RSPæ˜¯Hubçš„ç‰¹ä¾‹ï¼ŒHubå¯ä»¥éšæ„ç”Ÿæˆä¸åŒå½¢çŠ¶çš„è·¯å¾„(ä¸ä»…æ˜¯æœ€çŸ­çš„) è¿™é‡Œçš„ c å’Œ x åˆ†åˆ«ä»£è¡¨æ¡ä»¶å›¾åƒå’Œè¾“å…¥å›¾åƒã€‚æ¡ä»¶å›¾åƒå¯èƒ½åŒ…æ‹¬å¼•è„šä½ç½®ã€å·²ç»æå–çš„ä¸­å¿ƒç‚¹ä»¥åŠæ¡å¸¦æ©æ¨¡ï¼ˆstripe maskï¼‰ã€‚æ¡å¸¦æ©æ¨¡æ˜¯ç”¨æ¥æŒ‡ç¤ºå¸ƒçº¿åŒºåŸŸçš„ä¸€ç§æ–¹å¼ï¼Œå®ƒå¯ä»¥å¸®åŠ©æ¨¡å‹æ›´å¥½åœ°ç†è§£å“ªäº›åŒºåŸŸå¯ä»¥ç”¨äºå¸ƒçº¿ flow\nhubç”Ÿæˆé˜¶æ®µ\nHub ç”Ÿæˆå¯ä»¥è¡¨ç¤ºä¸ºå›¾åƒåˆ°å›¾åƒçš„multi-task learning framework ä»»åŠ¡, address the impact of sensitive noise points with stripe mask learning\né™„å½• B ä»‹ç»äº†å°† GANï¼ŒVAEï¼ŒEAN çº³å…¥åˆ°ç”Ÿæˆæ¡†æ¶\nåœ¨è¿™ä¸ªé˜¶æ®µï¼Œæ¨¡å‹æ—¨åœ¨é€¼è¿‘æ¡ä»¶åˆ†å¸ƒ pÎ¸(x|z, c) ä½¿å…¶æ¥è¿‘å…ˆéªŒåˆ†å¸ƒ p(x|c)ã€‚ç»™å®šæ¡ä»¶ c å’Œä»å…ˆéªŒåˆ†å¸ƒ pz(z) ä¸­é‡‡æ ·å¾—åˆ°çš„æ½œåœ¨å˜é‡ zï¼ˆé€šå¸¸å‡è®¾ä¸ºé«˜æ–¯åˆ†å¸ƒï¼‰ï¼Œæ¨¡å‹ä¼šç”Ÿæˆä¸€äº›â€œä¸­å¿ƒç‚¹ï¼ˆhubsï¼‰â€. è¿™é‡Œçš„ c å’Œ x åˆ†åˆ«ä»£è¡¨æ¡ä»¶å›¾åƒå’Œè¾“å…¥å›¾åƒã€‚z is a latent variable from a prior distribution\nThe main objective of hub generation is to minimize the difference between probability distributions p(x|c) and pÎ¸(x|z, c)\na noise hub, especially the outermost one, can largely harm the wirelength of routing. Use stripe mask to focus on bad cases for hub generation\nhubå’Œpinè¿æ¥é˜¶æ®µ\næ¨¡å‹è¿æ¥ç¬¬ä¸€é˜¶æ®µç”Ÿæˆçš„ä¸­å¿ƒç‚¹ï¼Œä»¥è·å¾—æœ€ç»ˆçš„å¸ƒçº¿è·¯ç”±ã€‚è¿™ä¸ªè¿‡ç¨‹å¯ä»¥è¢«è§†ä¸ºæ„å»ºçŸ©å½¢ç¨³å®šæœ€å°ç”Ÿæˆæ ‘ï¼ˆRectilinear Steiner Minimum Treeï¼ŒRSMTï¼‰çš„ä¸€éƒ¨åˆ†ã€‚ä¸ºäº†å®Œæˆå¸ƒçº¿ï¼Œæ¨¡å‹éµå¾ªäº†ä¸€ä¸ªåŸºäºå¼ºåŒ–å­¦ä¹ ï¼ˆReinforcement Learningï¼ŒRLï¼‰çš„ç®—æ³• RESTã€‚ åœ¨ä¸¤é˜¶æ®µçš„è¿‡ç¨‹ä¸­ï¼Œä½œè€…è¿˜æå‡ºäº†ä¸€ä¸ªå¤šä»»åŠ¡å­¦ä¹ æ¡†æ¶æ¥æé«˜ç”Ÿæˆä¸­å¿ƒç‚¹çš„è´¨é‡ã€‚ç‰¹åˆ«æ˜¯ï¼Œæå‡ºäº†ä¸€ç§æ–°é¢–çš„æ¡å¸¦æ©æ¨¡å­¦ä¹ æ–¹æ³•ï¼Œæ—¨åœ¨å‡è½»å™ªå£°ç‚¹æ¡ˆä¾‹å¯èƒ½é€ æˆçš„è´Ÿé¢å½±å“ã€‚ç®—æ³•çš„å…·ä½“ç»†èŠ‚åœ¨é™„å½• B ä¸­ç»™å‡ºã€‚ detail router # DRCU\nacademic detailed\nç»¼è¿° # ML4PR # Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview\næ”¾ç½®å’Œå¸ƒçº¿æ˜¯ä¸¤ä¸ªä¸å¯æˆ–ç¼ºä¸”å…·æœ‰æŒ‘æˆ˜æ€§çš„ NP-hard é—®é¢˜\næœºå™¨å­¦ä¹ å‡­å€Ÿå…¶æ•°æ®é©±åŠ¨çš„æ€§è´¨æ˜¾ç¤ºå‡ºäº†å¹¿é˜”çš„å‰æ™¯ï¼Œå®ƒå¯ä»¥å‡å°‘å¯¹çŸ¥è¯†å’Œå…ˆéªŒçš„ä¾èµ–ï¼Œå¹¶ä¸”é€šè¿‡å…¶å…ˆè¿›çš„è®¡ç®—èŒƒå¼å…·æœ‰æ›´å¤§çš„å¯æ‰©å±•æ€§ (ä¾‹å¦‚ GPU åŠ é€Ÿçš„æ·±åº¦ç½‘ç»œ)\næŒ‘æˆ˜:\nplacement:\nåœ¨è·¯ç”±å®Œæˆä¹‹å‰ï¼Œæ— æ³•è¯„ä¼°è¯¸å¦‚å¯è¾¾æ€§ä¹‹ç±»çš„æ”¾ç½®ç›®æ ‡ï¼›å› æ­¤ï¼Œåœ¨ä¼˜åŒ–å¾ªç¯ä¸­å¯èƒ½éœ€è¦èŠ±è´¹æ•°å°æ—¶æ‰èƒ½è·å¾—åé¦ˆï¼Œè¿™å¯¹äºè¿›è¡Œæ•°åƒæ¬¡æŸ¥è¯¢æ¥è¯´æ˜¯è´Ÿæ‹…ä¸èµ·çš„ ç°ä»£çš„æ”¾ç½®å™¨éœ€è¦åœ¨å‡ ä¸ªå°æ—¶å†…å¤„ç†æ•°ä¸‡ä¸ªå®å’Œæ•°ç™¾ä¸‡ä¸ªæ ‡å‡†å•å…ƒã€‚è¿™ç§å¯æ‰©å±•æ€§çš„è¦æ±‚ä»ç„¶è¶…å‡ºäº†ç°æœ‰ ML æ–¹æ³•çš„èƒ½åŠ› routing:\nåœ¨å…¬å¹³çš„æ¯”è¾ƒä¸‹ï¼Œç°æœ‰æŠ€æœ¯å¾ˆéš¾åœ¨æ•ˆç‡å’Œæ±‚è§£è´¨é‡ä¸Šç³»ç»Ÿåœ°ä¼˜äºç»å…¸å¸ƒçº¿ç®—æ³• å¤§å¤šæ•°åŸºäºå­¦ä¹ çš„æŠ€æœ¯åœ¨å…·æœ‰æ•°åƒä¸ªç½‘ç»œçš„å°å‹ç”µè·¯ä¸Šå·¥ä½œå¾—å¾ˆå¥½ï¼Œè€Œå®é™…çš„å¸ƒçº¿å¼•æ“éœ€è¦åœ¨è¶…å¤§å‹ 3D ç½‘æ ¼å›¾ ( \u0026gt; 1000 Ã— 1000 Ã— 10 ) (\u0026gt; 1000 Ã— 1000 Ã— 10)(\u0026gt;1000Ã—1000Ã—10) ä¸Šæœ‰æ•ˆåœ°å¤„ç†æ•°ç™¾ä¸‡ä¸ªç½‘ç»œå¹¶äº§ç”Ÿé«˜è´¨é‡çš„è§£å†³æ–¹æ¡ˆ ç›¸å…³å·¥ä½œ\nplacement\nRouting\nè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç®—æ³•ç»¼è¿° # è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç®—æ³•ç»¼è¿°\nbackground\nå¸ƒçº¿ç›¸å…³è¯¦ç»†çœ‹routing2.md, è¯¦ç»†å¸ƒçº¿ã€é¢å‘å¯åˆ¶é€ æ€§è®¾è®¡çš„å¸ƒçº¿ç®—æ³• è¿˜æ²¡è®°å½•\nEDA+GNN # è¯¦ç»†çœ‹ A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks\nå‚è€ƒ # [AIæŠ€æœ¯å¸¦ç»™EDAçš„æœºé‡å’ŒæŒ‘æˆ˜](AIæŠ€æœ¯å¸¦ç»™EDAçš„æœºé‡å’ŒæŒ‘æˆ˜-Yibo Lin.pdf) [Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview]([ è¯»è®ºæ–‡] Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview_toward machine learning\u0026hellip;.lake-CSDNåšå®¢) ã€é˜…è¯»ã€‘A Comprehensive Survey on Electronic Design Automation and Graph Neural Networksâ€”â€”EDA+GNNç»¼è¿°ç¿»è¯‘_ppaml-CSDNåšå®¢ bak # CongestionNet-Congestion Prediction-IFIP-2019-GNN\n-placement Congestion prediction-arXiv-2021-GNN\nè¾“å…¥ï¼šç½‘è¡¨\nè¾“å‡ºï¼šcongestion at placement stage\nEDA-ML: Graph Representation LearningFramework for Digital IC Design Automation\nå¾·é›·å¡å°”å¤§å­¦ç”µæ°”ä¸è®¡ç®—æœºå·¥ç¨‹ç³» Pratik Shresthaå’ŒIoannis Savidis\nbackground\nVLSI : traditional methodologies -\u0026gt; ML,Graph representation learning ability to capture complex relationships in graph-structured data\nGNNï¼š\ntask\nflow\ndata\næ¨¡å‹\nå®éªŒ\nç›¸å…³æ•°æ®é›† # only rtl # Home :: OpenCores # IWLS 2005 Benchmarks # openlane-examples: Examples from the Openlane repository # Global route # ISPD-2007 # the first published multilayer global routing benchmarks and the sizes of these benchmarks are large enough as compared to real industry cases has a two-layer and a six-layer version. ISPD-2008 # ICCAD-2019 # 2019 CAD Contest @ ICCAD\nISPD-2024 # Dockerfileæ— æ³•åˆ›å»ºé•œåƒäº†ï¼Œ401ï¼ŒGithubä¹Ÿæ‰¾ä¸åˆ°benchmarks\nISPD-2025 # Detail Route # ISPD-2018/2019 # Initial Detailed Routing Contest at ISPD 2018\nInitial Detailed Routing Contest at ISPD 2019\nä¸€ä¸ªåˆ«äººå†™çš„parseè„šæœ¬ï¼šHandling-the-ISPD19-benchmark-dataset\nhttps://ispd.cc/contests/19/ispd19eval.tgzï¼šä¸€ä¸ªç»“æœéªŒè¯å·¥å…·\nè¿˜å¯ä»¥çœ‹çœ‹è¢«äººçš„ç»“æœ\ncongestion/DRC/IR drop/timing # circuitnet/CircuitNet: CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)\nèƒŒæ™¯ï¼š\nf.daixianiu.cn/csdn/14209355328255857.htmlåœ¨ç ”ç©¶è¿‡ç¨‹ä¸­ï¼Œæˆ‘ä»¬å‘ç°AI+EDAçš„ç ”ç©¶å¸¸å¸¸å—é™äºå…¬å¼€æ•°æ®é›†ï¼Œä¸åƒè®¡ç®—æœºè§†è§‰é¢†åŸŸæœ‰ImageNetè¿™æ ·çš„å¤§æ•°æ®é›†å¯ä»¥å¾ˆæ–¹ä¾¿åœ°éªŒè¯ç®—æ³•ã€‚é’ˆå¯¹è¿™ä¸€é—®é¢˜ï¼Œæˆ‘ä»¬è¿‘æœŸè·Ÿé»„å¦‚é™¢å£«ã€ç‹æ¶¦å£°æ•™æˆç­‰åˆä½œï¼Œå‘å¸ƒäº†é¦–ä¸ªè‡´åŠ›äºèŠ¯ç‰‡è®¾è®¡AI for EDAåº”ç”¨çš„å¼€æºæ•°æ®é›†â€”â€”CircuitNetï¼ŒåŒ…å«1ä¸‡ä»¥ä¸Šçš„æ•°æ®æ ·æœ¬ï¼Œæ¶µç›–ä»å®é™…åˆ¶é€ å·¥è‰ºPDKä¸‹æ•°å­—è®¾è®¡æµç¨‹ä¸åŒé˜¶æ®µä¸­æå–åˆ°çš„å„ç±»ç‰¹å¾ã€‚ TimingPredict/TimingPredict: Official open source repository for \u0026ldquo;A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction\u0026rdquo; (DAC 2022)\nç›¸å…³ä¼šè®®/æœŸåˆŠ # ä¼šè®® # DAC:\næ¯å¹´ä¸¾åŠä¸€æ¬¡å­¦æœ¯è®ºå›å’Œå·¥ä¸šè´¸æ˜“å±•è§ˆ ä¸€èˆ¬11æœˆæˆªæ­¢ ICCADï¼š\nInternational Conference on Computer-Aided Design ç”±ç”µæ°”ç”µå­å·¥ç¨‹å¸ˆå­¦ä¼šï¼ˆIEEEï¼‰å’Œç¾å›½è®¡ç®—æœºå­¦ä¼šï¼ˆACMï¼‰å…±åŒä¸¾åŠçš„å›½é™…è®¡ç®—æœºè¾…åŠ©è®¾è®¡ä¼šè®®ï¼ˆICCADï¼‰è¢«å…¬è®¤ä¸ºEDAé¢†åŸŸæœ€é‡è¦çš„ä¼šè®®ä¹‹ä¸€ï¼Œäº«æœ‰å¾ˆé«˜çš„å›½é™…å­¦æœ¯åœ°ä½å’Œå¹¿æ³›çš„å½±å“åŠ›ã€‚è¯¥ä¼šè®®æ˜¯æ¢ç´¢EDAç ”ç©¶é¢†åŸŸæ–°æŒ‘æˆ˜ã€å±•ç¤ºå‰æ²¿åˆ›æ–°è§£å†³æ–¹æ¡ˆå’Œè¯†åˆ«æ–°å…´æŠ€æœ¯çš„é‡è¦è®ºå›ï¼Œæ¶µç›–äº†ä»å™¨ä»¶å’Œç”µè·¯çº§åˆ°ç³»ç»Ÿçº§çš„æ‰€æœ‰è®¾è®¡ä¸è‡ªåŠ¨åŒ–ä¸»é¢˜ã€ä»¥åŠåCMOSè®¾è®¡ç­‰æ–°å‹æ–¹å‘ã€‚ç€é‡äºå­¦æœ¯ç ”ç©¶ï¼Œè®ºæ–‡æ¶‰åŠä¸“é—¨çš„ç®—æ³•çš„ç ”ç©¶è¿›å±•ã€‚ ä¸€èˆ¬4æœˆæˆªæ­¢ DATE 2025\nDesign, Automation and Test in Europe Conference æ¬§æ´²è®¾è®¡è‡ªåŠ¨åŒ–å’Œæµ‹è¯•ä¼šè®® ä¸€èˆ¬9æœˆæˆªæ­¢ ASP-DAC\näºšæ´²ã€å—å¤ªå¹³æ´‹è®¾è®¡è‡ªåŠ¨åŒ–ä¼šè®® ä¸€èˆ¬7æœˆæˆªæ­¢ ISPDï¼š\nInternational Symposium on Physical Design\nå›½é™…ç‰©ç†è®¾è®¡ä¼šè®®ã€‚æ˜¯ä¸“æ³¨é›†æˆç”µè·¯ç‰©ç†è®¾è®¡çš„å›½é™…ç ”è®¨ä¼šï¼Œä¸»é¢˜æ¶µç›–ä»ASICå’ŒFPGAçš„ä¼ ç»Ÿç‰©ç†è®¾è®¡åˆ°æ–°å…´åŠå¯¼ä½“æŠ€æœ¯çš„ç‰©ç†è®¾è®¡è‡ªåŠ¨åŒ–æ–¹æ³•ã€‚\nCCF-C. 9æœˆä»½å·¦å³\næ¯å¹´ISPDä¼šè®®åŒæ­¥ä¸¾åŠå›½é™…ç‰©ç†è®¾è®¡ç«èµ›ï¼Œé€šå¸¸ç”±å›½é™…çŸ¥åèŠ¯ç‰‡ä¼ä¸šå‘½é¢˜å’Œç»„ç»‡ï¼Œç«èµ›å†æ—¶3ä¸ªå¤šæœˆï¼Œç»“æœåœ¨ISPDä¼šè®®ä¸Šæ­æ™“ã€‚\nGLSVLSI\nCCF-C å¤§æ¹–åŒºè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯è®¾è®¡å›½é™…ä¼šè®® ä¸€èˆ¬2æœˆæˆªæ­¢ 25å¹´ä¸ºç¬¬35å±Š VLSI:\næœ‰ä¸ªDTCO? ä¸€èˆ¬1æœˆ ISEDA:\nç”±IEEEå’ŒACMä¸»åŠï¼ŒEDAÂ²å’ŒCIE EDAå§”å‘˜ä¼šè”åˆä¸»åŠçš„ISEDA ï¼ˆEDAå›½é™…ç ”è®¨ä¼šï¼‰æ˜¯ä¸€ä¸ªè‡´åŠ›äºVLSIè®¾è®¡è‡ªåŠ¨åŒ–çš„å¹´åº¦é¡¶çº§è®ºå›ã€‚ç ”è®¨ä¼šæ—¨åœ¨æ¢ç´¢æ–°çš„æŒ‘æˆ˜ï¼Œå±•ç¤ºå‰æ²¿æŠ€æœ¯ï¼Œå¹¶ä¸ºEDAç¤¾åŒºæä¾›é¢„æµ‹EDAç ”ç©¶é¢†åŸŸæœªæ¥å‘å±•æ–¹å‘çš„æœºä¼šã€‚ISEDAæ¶µç›–äº†ä»å™¨ä»¶å’Œç”µè·¯çº§åˆ°ç³»ç»Ÿçº§çš„æ‰€æœ‰EDAä¸»é¢˜ï¼Œä»æ¨¡æ‹Ÿåˆ°æ•°å­—è®¾è®¡ä»¥åŠåˆ¶é€ ã€‚ä¼šè®®çš„å½¢å¼æ—¨åœ¨åŸ¹å…»å¯Œæœ‰æˆæ•ˆå’Œæ–°é¢– äºŒæœˆ 25å¹´ç¬¬ä¸‰å±Š NeurIPS ICML æœŸåˆŠ # TCAD\nç”±ç¾å›½ç”µå™¨ç”µå­å·¥ç¨‹å¸ˆå­¦ä¼šï¼ˆIEEEï¼‰å‡ºç‰ˆ(å°±æ˜¯Trans?) TODAES\nç”±ç¾å›½è®¡ç®—æœºå­¦ä¼šï¼ˆACMï¼‰å‡ºç‰ˆçš„ç”µå­ç³»ç»Ÿè®¾è®¡è‡ªåŠ¨åŒ–æ±‡åˆŠ It publishes innovative work documenting significant research and development advances on the specification, design, analysis, simulation, testing, and evaluation of electronic systems, emphasizing a computer science/engineering orientation. Design automation for machine learning/AI and machine learning/AI for design automation are very much welcomed. For topics of interest please see https://dl.acm.org/journal/todaes/about. å‚è€ƒ # (99+ å°ç§ä¿¡ / 81 æ¡æ¶ˆæ¯) é›†æˆç”µè·¯è®¾è®¡çš„å­¦æœ¯ä¼šè®®å«é‡‘é‡æ’åå¦‚ä½•ï¼Ÿ - çŸ¥ä¹ ç›¸å…³ç§‘ç ”å®éªŒå®¤ # æ¸…å # æ¸…åå¤§å­¦æ˜¯å›½å†…è¾ƒæ—©ä»äº‹EDAç ”ç©¶çš„é«˜æ ¡ï¼Œæ´ªå…ˆé¾™æ•™æˆå’Œè¾¹è®¡å¹´æ•™æˆåšç‰©ç†å®ç°å’Œé€»è¾‘ç»¼åˆï¼Œä¸¤ä½è€å…ˆç”Ÿçš„å­¦ç”Ÿå¤§éƒ¨åˆ†å»äº†ä¸‰å¤§EDAå…¬å¸\nåŒ—å¤§-æ— é”¡EDAç ”ç©¶é™¢ # æ— é”¡åŒ—äº¬å¤§å­¦ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ç ”ç©¶é™¢\nåŒ—äº¬å¤§å­¦æ— é”¡ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ç ”ç©¶é™¢-å¼€æºå·¥å…·æ•´åˆ\nåŒ—äº¬å¤§å­¦é›†æˆç”µè·¯å­¦é™¢æˆç«‹äº†å›½å†…å”¯ä¸€èšç„¦EDAæŠ€æœ¯çš„â€œè®¾è®¡è‡ªåŠ¨åŒ–ä¸è®¡ç®—ç³»ç»Ÿç³»â€ï¼Œæ‰“é€ å…ˆè¿›çš„æ•™å­¦ä¸äººæ‰åŸ¹å…»ä½“ç³»ï¼Œå¹¶ä¸å›½å†…å¤–é¢†å…ˆçš„ä¼ä¸šæ·±å…¥åˆä½œï¼Œéƒ¨åˆ†æˆæœå·²ç»æˆåŠŸå¾—åˆ°è½¬åŒ–åº”ç”¨ï¼Œç›¸å…³æŠ€æœ¯æ˜¯ä¸šå†…ç›®å‰å”¯ä¸€çš„è§£å†³æ–¹æ¡ˆï¼›è¿‘æœŸä¾æ‰˜é™¢ç³»æ–°æˆç«‹äº†æ— é”¡åŒ—äº¬å¤§å­¦EDAç ”ç©¶é™¢ï¼ŒåŠ ä¸Šæ­¤å‰ä¸EDAåŠè®¾è®¡æ–¹å‘å¤´éƒ¨ä¼ä¸šå…±å»ºçš„å¤šä¸ªè”åˆå®éªŒå®¤ï¼Œå½¢æˆäº†æ•™è‚²ã€ç§‘æŠ€å’Œäººæ‰ä¸‰ä½ä¸€ä½“çš„å¸ƒå±€ã€‚\nç ”ç©¶æ–¹å‘åŒ…æ‹¬å¸ƒå±€å¸ƒçº¿ã€FPGAè®¾è®¡è‡ªåŠ¨åŒ–çš„å¯é‡æ„ç®—æ³•\næ—äº¦æ³¢ Yibo Lin:yibolin@pku.edu.cn\nContest@ISPD 2024ç¬¬ä¸€åæŒ‡å¯¼çš„æœ¬ç§‘ç”Ÿèµµæ˜¥æºæå‡ºçš„é«˜æ•ˆGPUå¼‚æ„å¹¶è¡Œå¸ƒçº¿ç®—æ³•\nCADathlon@ICCAD 2024ç¬¬ä¸€åæŒ‡å¯¼éƒ­èµ„æ”¿ï¼ˆæ¯•è®¾å¼€æºé¡¹ç›®ä½œè€…ï¼‰ã€éº¦æ™¯ã€‚åœ¨9å°æ—¶å†…ï¼Œè¿ç”¨è‡ªå·±çš„ç¼–ç å’Œåˆ†ææŠ€å·§æ¥è§£å†³6é“é›†æˆç”µè·¯ä¸ç³»ç»Ÿä¸­ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–é—®é¢˜\nCAD Contest@ICCADç¬¬ä¸€åæŒ‡å¯¼æœå®‡å‡¡ã€éƒ­èµ„æ”¿ã€‚Cèµ›é¢˜ã€ŠScalable Logic Gate Sizing Using ML Techniques and GPU Accelerationã€‹\nDreamPlace, Limboå¼€æºé¡¹ç›®ä½œè€…\nç›¸å…³é‡‡è®¿ åŒ—å¤§æ—äº¦æ³¢ï¼šæ¢ç´¢AI+EDAæ–°è·¯å¾„ | é’æºä¸“æ  2022-09\nä¸€ä¸ªç°è±¡ï¼š\nå¤æ—¦ # é›†æˆèŠ¯ç‰‡ä¸ç³»ç»Ÿå›½å®¶é‡ç‚¹å®éªŒå®¤\nç ”ç©¶æ–¹å‘åŒ…æ‹¬ç‰©ç†å®ç°ã€å‚æ•°æå–ã€é€»è¾‘ç»¼åˆã€å¯åˆ¶é€ æ€§è®¾è®¡ç­‰æ–¹å‘\né™ˆå»ºåˆ©æ•™æˆ\næŒ‡å¯¼è”¡å¿—æ°ã€é­æ°‘ã€é‚¹é¹ï¼ŒISPD 2024 contest ç¬¬ä¸‰å åŒ—èˆª # æ¸¯ä¸­æ–‡-EDA Center # CUHK EDA Centerå®˜ç½‘\nCUHK EDA Github\nBei Yu(ä½™å¤‡)@CUHK-CSE\nbyu@cse.cuhk.edu.hk\nResearch Topics\nCAD Contest@ICCAD 2012ç¬¬äºŒåè·å¾—è€…\nSiting Liu(åˆ˜æ€å©·)@CUHK-CSE\nlusicaliu@outlook.com\nF.Y. Young\nJinwei Liu é™ˆå»·æ¬¢CHEN, Tinghuan\næ–¹å‘ï¼šVLSI CAD and deep learning accelerators for edge devices chentinghuan@cuhk.edu.cn CHEN, Tinghuan # ç¦å¤§ # ç¦å·å¤§å­¦æ—©æœŸEDAç ”ç©¶å§‹äºèŒƒæ›´åæ•™æˆå’Œæœ±æ–‡å…´æ•™æˆï¼Œå½“å‰çš„ç ”ç©¶æ–¹å‘ä¸»è¦æ˜¯ç‰©ç†å®ç°ã€‚ç¦å·å¤§å­¦å›¢é˜Ÿæ›¾è¿ç»­ä¸‰å¹´åœ¨CAD Contest@ICCADå¤ºå† ã€‚\nç¦å·å¤§å­¦å›¢é˜Ÿåœ¨CAD Contest@ICCADå¤§èµ›ä¸­æå‡ºçš„6T\u0026amp;6T PPNNå•å…ƒå¸ƒå±€æ–¹æ³•å·²è½¬è®©ç»™åå¤§ä¹å¤©\næ—æ™ºé”‹æ•™æˆ\næŒ‡å¯¼é™ˆå¿†é¹­ã€å´æ˜­æ€¡ï¼Œ ISPD 2024 contest ç¬¬ä¸‰å ä¸Šæµ·äº¤å¤§ # é¦–é¡µ_ä¸Šæµ·äººå·¥æ™ºèƒ½å®éªŒå®¤\nä¸œå—å¤§å­¦-å›½å®¶ASICå·¥ç¨‹ä¸­å¿ƒ # ç ”ç©¶æ–¹å‘æ˜¯äºšé˜ˆå€¼å’Œè¿‘é˜ˆå€¼ç›¸å…³çš„æ—¶åºåˆ†æ\nCAD Contest@ICCAD 2017ç¬¬ä¸€åè·å¥–è€…ç¦å·å¤§å­¦çš„æœ±è‡ªç„¶ï¼ˆZiran Zhuï¼‰æ¯•ä¸šåä»»æ•™äºä¸œå—å¤§å­¦ASICä¸­å¿ƒ\n2020å¹´å’Œå›½å¾®é›†å›¢æˆç«‹EDAè”åˆå®éªŒå®¤ï¼Œç„å‡†EDAå…±æ€§æŠ€æœ¯ç ”å‘\næ—¶é¾™å…´:\nè€æ‰€é•¿ é—«æµ©:\nyanhao@seu.edu.cn é¢†åŸŸï¼šæ™ºèƒ½EDAï¼Œé¢å‘å…ˆè¿›å·¥è‰ºã€é«˜èƒ½æ•ˆç”µè·¯è®¾è®¡ä¸­å­˜åœ¨çš„é—®é¢˜ï¼Œåº”ç”¨äººå·¥æ™ºèƒ½ç®—æ³•è¾…åŠ©ç”µè·¯è®¾è®¡ï¼›å…ˆè¿›åˆ¶ç¨‹/ä½ç”µå‹ä¸‹çš„æ—¶åºåˆ†æä¸ä¼˜åŒ– åä¸­ç§‘æŠ€å¤§å­¦ # è¥¿å®‰ç”µå­ç§‘æŠ€å¤§å­¦ # åœ¨å›½å†…è¾ƒæ—©å¼€å§‹ä»äº‹æˆå“ç‡åˆ†æç®—æ³•çš„ç ”ç©¶ï¼Œå¹¶ä¸”ä¸€ç›´åœ¨å®½ç¦å¸¦åŠå¯¼ä½“çš„å™¨ä»¶å»ºæ¨¡ã€å¯é æ€§åˆ†æç­‰é¢†åŸŸæœ‰æ·±å…¥çš„ç ”ç©¶å’Œçªå‡ºçš„æˆæœ\nåœ¨2019å¹´å’Œå›¯å¾®é›†å›¢å»ºç«‹EDAç ”ç©¶é™¢ä¹‹åï¼Œå¼€å§‹è¿›å…¥å¸ƒå±€å¸ƒçº¿å’ŒåŸå‹éªŒè¯é¢†åŸŸ\nå¹¿ä¸œå·¥ä¸šå¤§å­¦ # ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆEDAï¼‰ç§‘ç ”å›¢é˜Ÿ-å¹¿ä¸œå·¥ä¸šå¤§å­¦é›†æˆç”µè·¯å­¦é™¢\nç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆEDAï¼‰ç§‘ç ”å›¢é˜Ÿä¾æ‰˜å¹¿ä¸œå·¥ä¸šå¤§å­¦é›†æˆç”µè·¯å­¦é™¢æˆç«‹ã€‚é¢å‘äººå·¥æ™ºèƒ½è¾…åŠ©é›†æˆç”µè·¯è®¾è®¡EDAå·¥å…·å¼€å‘ã€åº”ç”¨ç­‰å›½å®¶é‡å¤§æˆ˜ç•¥ä¸è¡Œä¸šé‡å¤§éœ€æ±‚ï¼Œä»¥äººå·¥æ™ºèƒ½è¾…åŠ©EDAä¸ºç ”ç©¶æ ¸å¿ƒï¼Œèšç„¦äºæ•°å­—é›†æˆç”µè·¯è®¾è®¡åç«¯å·¥å…·ã€FPGAè®¾è®¡å·¥å…·ä¼˜åŒ–ç­‰é¢†åŸŸçš„å‰æ²¿åŸºç¡€ç†è®ºå’Œå…³é”®æŠ€æœ¯ç ”ç©¶ã€‚å›¢é˜Ÿä¸»è¦å¼€å±•â€œæ•°æ®é©±åŠ¨æœºå™¨å­¦ä¹ çš„é›†æˆç”µè·¯æ™ºèƒ½è®¾è®¡â€ã€â€œäººå·¥æ™ºèƒ½æ–¹æ³•å®ç°é›†æˆç”µè·¯çš„æ•æ·è®¾è®¡â€ã€â€œåŸºäºä¼ ç»Ÿçš„åˆ†æå’Œä¼˜åŒ–æŠ€æœ¯çš„é›†æˆç”µè·¯è¾…åŠ©è®¾è®¡â€ç­‰ç ”ç©¶\næ•°æ®é©±åŠ¨æœºå™¨å­¦ä¹ çš„é›†æˆç”µè·¯æ™ºèƒ½è®¾è®¡ äººå·¥æ™ºèƒ½æ–¹æ³•å®ç°é›†æˆç”µè·¯çš„æ•æ·è®¾è®¡ åŸºäºä¼ ç»Ÿçš„åˆ†æå’Œä¼˜åŒ–æŠ€æœ¯çš„é›†æˆç”µè·¯è¾…åŠ©è®¾è®¡ å›½ç«‹æ¸…åå¤§å­¦ # University of California # Design Automation Laboratory\nç›¸å…³ä¼ä¸š/æœºæ„ # åä¸ºè¯ºäºšæ–¹èˆŸ \u0026amp; æµ·æ€ # Huawei Noahâ€™s Ark Lab AI4EDA\nCAD Contest@ICCAD 2018ç¬¬ä¸€åè·å¥–è€…é¦™æ¸¯ä¸­æ–‡å¤§å­¦çš„é™ˆåŠ²æ¾ï¼ˆJingsong Chenï¼Œ2021å¹´åšå£«æ¯•ä¸šï¼‰æ¯•ä¸šååŠ å…¥åä¸º\nEDAå›½åˆ›ä¸­å¿ƒ # ä¸ä¸œå—å¤§å­¦ æœ‰å…³è”\nä¸­å¿ƒä»‹ç»â€”å›½å®¶é›†æˆç”µè·¯è®¾è®¡è‡ªåŠ¨åŒ–æŠ€æœ¯åˆ›æ–°ä¸­å¿ƒï¼ŒEDAå›½åˆ›ä¸­å¿ƒã€å®˜æ–¹ç½‘ç«™ã€‘\nèŠ¯è¡Œçºª # AmazeSys # åº”ç”¨äºæ•°å­—èŠ¯ç‰‡ç‰©ç†è®¾è®¡é¢†åŸŸçš„å¸ƒå±€å¸ƒçº¿å·¥å…·\nåŒ…å«å®å•å…ƒå¸ƒå±€è§„åˆ’ã€ç”µæºè§„åˆ’ã€å¸ƒå±€ã€æ—¶é’Ÿæ ‘ç»¼åˆã€å¸ƒçº¿ã€ä¼˜åŒ–ã€å¯„ç”Ÿå‚æ•°æå–ä»¥åŠæ—¶åºåŠŸè€—åˆ†æç­‰å…¨åŠŸèƒ½æ¨¡å—ï¼Œæ”¯æŒå…ˆè¿›å·¥è‰ºåˆ¶ç¨‹ä¸‹çš„è¶…å¤§è§„æ¨¡è®¾è®¡ï¼Œå¯å®Œæˆæ•°å­—èŠ¯ç‰‡ä»Netliståˆ°GDSçš„å®Œæ•´è®¾è®¡æµç¨‹ï¼Œå¿«é€Ÿè¾¾æˆæ€§èƒ½ã€åŠŸè€—ã€é¢ç§¯ä¼˜åŒ–ç­‰è®¾è®¡ç›®æ ‡\nåŸºäºå¼ºå¤§çš„æœºå™¨å­¦ä¹ å¼•æ“å†…æ ¸ï¼ŒAmazeSyså…·å¤‡è‡ªé€‚åº”è¶…é«˜è´¨é‡ä¼˜åŒ–èƒ½åŠ›ã€‚è¯¥å¼•æ“æ™ºèƒ½æå–è®¾è®¡æœ¬èº«ç‰¹ç‚¹è¿›è¡Œæ ·æœ¬è®­ç»ƒï¼Œç»¼åˆæ€§èƒ½ã€åŠŸè€—ã€é¢ç§¯å’Œå¸ƒçº¿æ‹¥å¡ç­‰å¤šé¡¹å…³é”®æŒ‡æ ‡ï¼Œå¿«é€Ÿè·å–é‡èº«å®šåˆ¶çš„æœ€ä½³ä¼˜åŒ–æ–¹æ¡ˆï¼Œå¯æœ‰æ•ˆå¸®åŠ©ç”¨æˆ·é™ä½è°ƒæ•´å¤§é‡å·¥å…·è®¾ç½®çš„æ—¶é—´æˆæœ¬ã€‚\nAmazeFP # æ™ºèƒ½å¸ƒå±€è§„åˆ’å·¥å…·AmazeFPå°†æœºå™¨å­¦ä¹ æŠ€æœ¯ä¸å¸ƒå±€è§„åˆ’å¼•è­¦ç»“åˆï¼Œåœ¨å…¼é¡¾æ€§èƒ½ã€åŠŸè€—å’Œé¢ç§¯(PPA)çš„åŒæ—¶ï¼Œæä¾›äº†é«˜åº¦æ™ºèƒ½çš„æ‹¥å¡æ„ŸçŸ¥ã€ä¾¿æ·çš„æ•°æ®æµåˆ†æå’Œå®å•å…ƒè‡ªåŠ¨æ•´ç†å¯¹é½åŠŸèƒ½ï¼Œæœ‰æ•ˆè§£å†³å½“å‰æ•°å­—èŠ¯ç‰‡åœ¨åç«¯è®¾è®¡é˜¶æ®µçš„å¸ƒå±€è§„åˆ’èŠ‚ç‚¹é¢ä¸´çš„ç»éªŒå€¼éœ€æ±‚é«˜ã€æ‰‹å·¥è€—æ—¶é•¿ã€æ•°æ®æµç»“æ„åˆ†æä¸å¤Ÿæ·±å…¥ã€è®¾è®¡ç›®æ ‡æ”¶æ•›æ€§å·®ç­‰éš¾é¢˜ï¼ŒåŠ©åŠ›ç”¨æˆ·åœ¨åç«¯è®¾è®¡åˆæœŸå¿«é€Ÿæœ‰æ•ˆåœ°è·å–é«˜è´¨é‡å¸ƒå±€è§„åˆ’æ–¹æ¡ˆï¼Œå‡å°‘è¿­ä»£æ¬¡æ•°ï¼Œä»è€ŒèŠ‚çº¦å¤§è§„æ¨¡è®¾è®¡çš„ç ”å‘æˆæœ¬ï¼Œæé€Ÿäº§å“ä¸Šå¸‚æ—¶é—´ã€‚\nAmazeFP-ME # ä½œä¸ºä¸€æ¬¾EDAæœºå™¨å­¦ä¹ çš„å·¥å…·ï¼ŒAmazeFP-MEåœ¨AmazeFPçš„åŸºç¡€ä¸Šï¼Œèƒ½å¤Ÿå¿«é€Ÿæ¢ç´¢æ•°ç™¾å€ç”šè‡³æ›´å¤šçš„åºå¤§è§£ç©ºé—´ï¼Œæ— éœ€ç”¨æˆ·æ‰‹åŠ¨è°ƒå‚ï¼ŒåŒæ—¶é…å¤‡ä¼˜å¼‚ä¸”ç²¾å‡†çš„æ•°æ®ã€å›¾å½¢åˆ†æåŠŸèƒ½ï¼Œå¯ä¸ºç”¨æˆ·æä¾›é«˜æ•ˆä¾¿æ·çš„è®¾è®¡ä½“éªŒ\nAmazeFP-MEä½œä¸ºAmazeFPçš„AIé…å¥—å·¥å…·ï¼Œå°†æœºå™¨å­¦ä¹ æŠ€æœ¯å¼•å…¥åˆ°AmazeFPçš„è§£ç©ºé—´æ¢ç´¢ä¸­ï¼Œä¸ä»…è¿›ä¸€æ­¥æ˜¾è‘—åœ°æå‡äº†PPAï¼Œè¿˜ä¸ºç”¨æˆ·åˆ›é€ å…¨æ–°çš„è‡ªåŠ¨åŒ–ä½¿ç”¨ä½“éªŒã€‚\nAmazeDRCLite # äº‘ # åå¤§ä¹å¤© # ä¸œå—å¤§å­¦-åå¤§ä¹å¤©-NiiCEDAè”åˆå®éªŒå®¤\nPyAether # Aetherå°±æ˜¯å…¨å®šåˆ¶ç”µè·¯ï¼ˆä¾‹å¦‚æ¨¡æ‹Ÿã€å­˜å‚¨ã€å°„é¢‘ã€å¹³æ¿ç­‰ï¼‰è®¾è®¡å¹³å°ï¼ŒåŒ…æ‹¬åŸç†å›¾ï¼Œç‰ˆå›¾ï¼Œä»¿çœŸç¯å¢ƒï¼Œä»¥åŠæ•°æ®ç‰ˆæœ¬ç®¡ç†å·¥å…·å’ŒPythonæ¥å£ç­‰ã€‚\nPythonæ‹¥æœ‰ä¼—å¤šé’ˆå¯¹****æ•°æ®ç§‘å­¦å’Œäººå·¥æ™ºèƒ½çš„å¼ºå¤§çš„å¼€æºåº“ï¼Œä¾‹å¦‚NumPyå’ŒPandasç”¨äºæ•°æ®å¤„ç†ï¼ŒMatplotlibç”¨äºæ•°æ®å¯è§†åŒ–ï¼ŒScikit-Learnæä¾›äº†å¤§é‡çš„é¢„å¤„ç†æ–¹æ³•å’Œæœºå™¨å­¦ä¹ ç®—æ³•ï¼ŒTensorFlowå’ŒPyTorchåˆ™æ˜¯æ·±åº¦å­¦ä¹ é¢†åŸŸçš„é‡è¦å·¥å…·ã€‚è¿™äº›åº“å¤§å¤§é™ä½äº†å¼€å‘éš¾åº¦ï¼Œä½¿å¾—Pythonåœ¨AIé¢†åŸŸçš„åœ°ä½æ— å¯æ›¿ä»£ã€‚æ‰€ä»¥æ— è®ºæ˜¯æ•°æ®æ¸…æ´—å’Œé¢„å¤„ç†ï¼Œè¿˜æ˜¯æ¨¡å‹å»ºç«‹ï¼Œä¾‹å¦‚å†³ç­–æ ‘ï¼Œç¥ç»ç½‘ç»œï¼Œè´å¶æ–¯ä¼˜åŒ–ç­‰ï¼Œä»¥åŠæ¨¡å‹è®­ç»ƒå’Œæµ‹è¯•ï¼Œå¯¹æ¨¡å‹ç»“æœçš„è§£è¯»ç­‰ï¼Œéƒ½ä¼šå¤©ç„¶çš„ä½¿ç”¨Pythonã€‚\næ‰€ä»¥Pythonçš„å¼€æ”¾æ€§ç”Ÿæ€ã€å¤©ç„¶çš„æ•°æ®æŒ–æ˜ã€åŒ…æ‹¬æœºå™¨å­¦ä¹ çš„äººå·¥æ™ºèƒ½ï¼ˆAIï¼‰ä»¥åŠå„ç±»ç®—æ³•ä¼˜åŒ–åŒ…ï¼Œå‹å¥½çš„webå¼€å‘ï¼Œä½¿ç”¨æˆ·å¯ä»¥åœ¨æ›´å¼€æ”¾ã€æ›´å¼ºå¤§çš„ç”Ÿæ€ä½“ç³»é‡Œå¼€å±•è®¾è®¡ã€‚å¯ä»¥ç”¨å®ƒæ¥æ„å»ºç”µè·¯ä¸ç‰ˆå›¾çš„è‡ªåŠ¨åŒ–ä»»åŠ¡ï¼Œå¿«é€Ÿè¿›è¡Œæ•°æ®å¤„ç†å’Œåˆ†æã€‚ä¾‹å¦‚ï¼ŒPyAetherå¯ä»¥èµ‹èƒ½IC CADï¼Œæ›´å¥½å¾—å“åº”IC è®¾è®¡å’Œç‰ˆå›¾å„ç§è¦æ±‚ã€‚\n10æœˆ18æ—¥æ·±åº¦è§£æ PyAether EDA ç”Ÿæ€ç³»ç»Ÿï¼Œå¸¦æ‚¨æ¢ç´¢ç”µè·¯è®¾è®¡è‡ªåŠ¨åŒ–çš„ç§˜ç±ï¼ - åå¤§ä¹å¤©PyAether - EETOP åˆ›èŠ¯ç½‘è®ºå› (åŸåï¼šç”µå­é¡¶çº§å¼€å‘ç½‘) - import pyAether class InvLe: def __init__(self, lib, cell, tech_lib, view=\u0026#34;layout\u0026#34;, mode=\u0026#34;a\u0026#34;): r\u0026#34;\u0026#34;\u0026#34;InvLe init function, receive the specified layout information. Parameters ---------- lib : str Library name. cell : str Cell name. tech_lib : str Attach tech library name. view : str View name, the default value is \u0026#39;layout\u0026#39;. mode : str Mode for open design, the default value is \u0026#39;a\u0026#39;. \u0026#34;\u0026#34;\u0026#34; pyAether.emyInitDb() pyAether.emyInitLog() self.pnt_x = 0 self.pnt_y = 0 self.namespace = pyAether.emyUnixNS() self.design = self.open_design(lib, cell, view, mode=mode) self.block = self.design.getTopBlock() if self.block is None: self.block = pyAether.emyBlock.create(self.design) self.uu2dbu = self.block.getDBUPerUU() oplib = self.design.getLib() tech_scl = pyAether.emyScalarName(self.namespace, tech_lib) tech = pyAether.emyTech.open(tech_scl) tech.attach(oplib, tech_scl) def open_design(self, lib, cell, view, view_type=\u0026#34;maskLayout\u0026#34;, mode=\u0026#34;r\u0026#34;): r\u0026#34;\u0026#34;\u0026#34;This function is used to open design and return an emyDesign object. Parameters ---------- lib : str Library name. cell : str Cell name. view : str View name. view_type : str Type of view, the default value is \u0026#39;layout\u0026#39;. mode : str Mode for open design, the default value is \u0026#39;r\u0026#39;. Returns ------- design : emyDesign An emyDesign object opened by given parameters. \u0026#34;\u0026#34;\u0026#34; lib_scl = pyAether.emyScalarName(self.namespace, lib) cell_scl = pyAether.emyScalarName(self.namespace, cell) view_scl = pyAether.emyScalarName(self.namespace, view) reserved_view = pyAether.emyReservedViewType(view_type) view_type = pyAether.emyViewType.get(reserved_view) design = pyAether.emyDesign.open(lib_scl, cell_scl, view_scl, view_type, mode) return design def create_inst(self, master_lib, master_cell, master_view, inst_name, point, params, **kwargs): r\u0026#34;\u0026#34;\u0026#34;This function creates an emyScalarInst object on specified block. Parameters ---------- master_lib : str Library name of instance. master_cell : str Cell name of instance. master_view : str View name of instance. inst_name : str Text string of instance. point : tuple Point to create an emyTransform object, such as (0, 0). params: emyParamArray emyParamArray kwargs Other keyword arguments, here specifies view_type, mode, view, status. \u0026#34;\u0026#34;\u0026#34; view_type = kwargs.get(\u0026#34;view_type\u0026#34;, \u0026#34;maskLayout\u0026#34;) mode = kwargs.get(\u0026#34;mode\u0026#34;, \u0026#34;r\u0026#34;) view = kwargs.get(\u0026#34;view\u0026#34;, pyAether.emcInheritFromTopBlock) status = kwargs.get(\u0026#34;status\u0026#34;, pyAether.emcNonePlacementStatus) master = self.open_design(master_lib, master_cell, master_view, view_type, mode) inst_scl_name = pyAether.emyScalarName(self.namespace, inst_name) pnt_x0, pnt_y0 = point point_1 = pyAether.emyPoint(int(pnt_x0 * self.uu2dbu), int(pnt_y0 * self.uu2dbu)) trans = pyAether.emyTransform(point_1) pyAether.emyScalarInst.create(self.block, master, inst_scl_name, trans, params, view, status) def create_net(self, net_name, path, **kwargs): r\u0026#34;\u0026#34;\u0026#34;This function creates an emyScalarNet object on specified block. Parameters ---------- net_name : str It specifies the net name string. path : list It specifies path list. kwargs Other keyword arguments, here specifies sigType, isGlobal, view. Returns ------- scl_net : emyScalarNet An emyScalarNet object created by given parameters. \u0026#34;\u0026#34;\u0026#34; sig_type = kwargs.get(\u0026#34;sigType\u0026#34;, pyAether.emySigType(pyAether.emcSignalSigType)) is_global = kwargs.get(\u0026#34;isGlobal\u0026#34;, False) view = kwargs.get( \u0026#34;view\u0026#34;, pyAether.emyBlockDomainVisibility(pyAether.emcInheritFromTopBlock)) net = pyAether.emyScalarName(self.namespace, net_name) scl_net = pyAether.emyScalarNet.create(self.block, net, sig_type, is_global, view) path.addToNet(scl_net) return scl_net def create_path(self, layer, purpose, width, start_point, end_point): r\u0026#34;\u0026#34;\u0026#34;This function creates an emyScalarNet object on specified block. Parameters ---------- layer : str It specifies the layer name string. purpose : str It specifies the purpose name string. width : float Define the width of the path. start_point : tuple Path start point, such as (0, 0). end_point : tuple Path end point, such as (1, 1). Returns ------- path : emyPath A path object created by given parameters. \u0026#34;\u0026#34;\u0026#34; (sta_x0, sta_y0), (end_x0, end_y0) = start_point, end_point sta_pnt = pyAether.emyPoint( int(self.pnt_x * self.uu2dbu) + int(sta_x0 * self.uu2dbu), int(self.pnt_y * self.uu2dbu) + int(sta_y0 * self.uu2dbu)) end_pnt = pyAether.emyPoint( int(self.pnt_x * self.uu2dbu) + int(end_x0 * self.uu2dbu), int(self.pnt_y * self.uu2dbu) + int(end_y0 * self.uu2dbu)) points = [sta_pnt, end_pnt] layernum = pyAether.emyGetLayerNumByName(self.design, layer) purposenum = pyAether.emyGetPurposeNumByName(self.design, purpose) wid = int(width * self.uu2dbu) path = pyAether.emyPath.create(self.block, layernum, purposenum, wid, points) return path def create_gr(self, centerLine, templateName, **kwargs): r\u0026#34;\u0026#34;\u0026#34;This function creates an emyScalarNet object on specified block. Parameters ---------- centerLine : emyPointArrayF Set the drawing route of the guard ring. templateName : str Set the template name of the guard ring. kwargs Other keyword arguments, here specifies type, justify, offset, topLayer, stackMode, maxContPattern, isBodyMode, bodyWidth, contRow, contSpaceX, contSpaceY, contSizeX, contSizeY, bIsChamfer, chamferAmount, metalSameBody, stackSameMetal, cornerContact. Returns ------- rect_nwgr : emyRect Build nwGuardRings. \u0026#34;\u0026#34;\u0026#34; type = kwargs.get(\u0026#34;type\u0026#34;, \u0026#34;Polygon\u0026#34;) justify = kwargs.get(\u0026#34;justify\u0026#34;, \u0026#34;Center\u0026#34;) offset = kwargs.get(\u0026#34;offset\u0026#34;, 0) topLayer = kwargs.get(\u0026#34;topLayer\u0026#34;, None) stackMode = kwargs.get(\u0026#34;stackMode\u0026#34;, False) maxContPattern = kwargs.get(\u0026#34;maxContPattern\u0026#34;, False) isBodyMode = kwargs.get(\u0026#34;isBodyMode\u0026#34;, True) bodyWidth = kwargs.get(\u0026#34;bodyWidth\u0026#34;, 0.5) contRow = kwargs.get(\u0026#34;contRow\u0026#34;, 0) contSpaceX = kwargs.get(\u0026#34;contSpaceX\u0026#34;, 0) contSpaceY = kwargs.get(\u0026#34;contSpaceY\u0026#34;, 0) contSizeX = kwargs.get(\u0026#34;contSizeX\u0026#34;, 0) contSizeY = kwargs.get(\u0026#34;contSizeY\u0026#34;, 0) bIsChamfer = kwargs.get(\u0026#34;bIsChamfer\u0026#34;, False) chamferAmount = kwargs.get(\u0026#34;chamferAmount \u0026#34;, 0) metalSameBody = kwargs.get(\u0026#34;metalSameBody\u0026#34;, False) stackSameMetal = kwargs.get(\u0026#34;stackSameMetal\u0026#34;, False) cornerContact = kwargs.get(\u0026#34;cornerContact\u0026#34;, True) pyAether.aeCrtGuardring(self.design, centerLine, templateName, type=type, justify=justify, offset=offset, stackMode=stackMode, maxContPattern=maxContPattern, isBodyMode=isBodyMode, contRow=contRow, contSpaceX=contSpaceX, topLayer=topLayer, contSpaceY=contSpaceY, contSizeX=contSizeX, contSizeY=contSizeY, bIsChamfer=bIsChamfer, chamferAmount=chamferAmount, metalSameBody=metalSameBody, stackSameMetal=stackSameMetal, cornerContact=cornerContact, bodyWidth=bodyWidth) def close(self): r\u0026#34;\u0026#34;\u0026#34;This function save and close the emyDesign object which is opened. \u0026#34;\u0026#34;\u0026#34; self.design.save() self.design.close() def create(self, x_0, y_0): r\u0026#34;\u0026#34;\u0026#34;This function creates an inverter. \u0026#34;\u0026#34;\u0026#34; self.pnt_x = x_0 self.pnt_y = y_0 # Create scalar instances params_p18 = pyAether.emyParamArray() params_p18.append(pyAether.emyParam(\u0026#39;Single_Width\u0026#39;, \u0026#39;1u\u0026#39;)) self.create_inst(\u0026#34;reference_pdk\u0026#34;, \u0026#34;p18\u0026#34;, \u0026#34;layout\u0026#34;, \u0026#34;M0\u0026#34;, (0.43, 3.15), params_p18) # pyAether.emyArray() params_n18 = pyAether.emyParamArray() params_n18.append(pyAether.emyParam(\u0026#39;Single_Width\u0026#39;, \u0026#39;600n\u0026#39;)) params_n18.append(pyAether.emyParam(\u0026#39;SD_Metal_Width\u0026#39;, \u0026#39;370n\u0026#39;)) self.create_inst(\u0026#34;reference_pdk\u0026#34;, \u0026#34;n18\u0026#34;, \u0026#34;layout\u0026#34;, \u0026#34;M1\u0026#34;, (0.29, 1.17), params_n18) # Create path path1 = self.create_path(\u0026#34;GT\u0026#34;, \u0026#34;drawing\u0026#34;, 0.18, (1.0, 3.15), (1.0, 1.77)) path2 = self.create_path(\u0026#34;M1\u0026#34;, \u0026#34;drawing\u0026#34;, 0.23, (1.36, 3.47), (1.36, 1.21)) path3 = self.create_path(\u0026#34;M1\u0026#34;, \u0026#34;drawing\u0026#34;, 0.23, (0.64, 1.21), (0.64, 0.18)) path4 = self.create_path(\u0026#34;M1\u0026#34;, \u0026#34;drawing\u0026#34;, 0.23, (0.64, 4.11), (0.64, 5.14)) # Create net self.create_net(\u0026#34;Y\u0026#34;, path1) self.create_net(\u0026#34;A\u0026#34;, path2) self.create_net(\u0026#34;vss\u0026#34;, path3) self.create_net(\u0026#34;vdd\u0026#34;, path4) # create GR self.create_gr([(0.53, 4.89), (1.47, 4.89)], \u0026#34;NWGR\u0026#34;, bodyWidth=0.4) # create PGR self.create_gr([(0.52, 0.41), (1.48, 0.41)], \u0026#34;PGR\u0026#34;, bodyWidth=0.4) if __name__ == \u0026#39;__main__\u0026#39;: example = InvLe(\u0026#34;lib01\u0026#34;, \u0026#34;test\u0026#34;, \u0026#34;reference_pdk\u0026#34;, \u0026#34;layout\u0026#34;, mode=\u0026#34;w\u0026#34;) example.create(0, 0) example.close() æ¦‚ä¼¦ç”µå­ # æ”¶è´­äº†Entasys\né¸¿èŠ¯å¾®çº³ # åèŠ¯å·¨æ•° # æµ™æ±Ÿ\nå˜‰ç«‹åˆ› # PCB\nç›¸å…³ç«èµ› # CADathlon@ICCAD # CADathlon@ICCAD 2024 | ICCAD 2024\nEDAé¢†åŸŸçš„**â€œå¥¥æ—åŒ¹å…‹è¿åŠ¨ä¼šâ€ï¼Œå§‹äº2002å¹´** in-person event, all-day programming competition, 9 hours, two-person teams, information about the problems and relevant research papers will be released online one week before the competition. ä¸€èˆ¬åœ¨10æœˆä»½ä¸¾åŠ six problems Circuit Design \u0026amp; Analysis Physical Design \u0026amp; Design for Manufacturability Logic \u0026amp; High-Level Synthesis System Design \u0026amp; Analysis Functional Verification \u0026amp; Testing Future technologies (Bio-EDA, Security, AI, etc.) Contest@ISPD # International Symposium on Physical Design (ISPD)\näº2005å¹´é¦–æ¬¡ä¸¾åŠ Contest@ISPDä½œä¸ºISPDç ”è®¨ä¼šçš„ä¸€éƒ¨åˆ†ï¼Œæ˜¯å…¨çƒä¸‰å¤§é¡¶å°–å›½é™…ç‰©ç†è®¾è®¡å­¦æœ¯ç«èµ›ä¹‹ä¸€ï¼Œç”±å…¨çƒç ”ç©¶è®¡ç®—æœºç§‘å­¦çš„æƒå¨å­¦ä¼šACMï¼ˆAssociation for Computing Machineryï¼‰æ‰€ä¸¾åŠ æ¯å¹´12æœˆä»½ç”±ä¸šç•Œä¸€æµå…¬å¸ï¼ˆIBMã€Intelã€Xilinxç­‰ï¼‰å…¬å¸ƒå­¦æœ¯ç«èµ›é¢˜ç›®ï¼Œ3æœˆä»½æäº¤ç ”å‘æˆæœå’Œè½¯ä»¶ç³»ç»Ÿï¼Œç”±ä¸šç•Œå…¬å¸è´Ÿè´£æä¾›æµ‹è¯•ç”µè·¯ï¼Œå¹¶æµ‹è¯•å‚èµ›é˜Ÿä¼æ‰€æäº¤çš„è½¯ä»¶ç³»ç»Ÿï¼Œæœ€åäº3æœˆåº•æˆ–4æœˆåˆåœ¨å¹´åº¦ACM ISPDä¼šè®®ä¸Šå…¬å¸ƒç«èµ›ç»“æœã€‚ é¢˜ç›® First Place 2015 Blockage-Aware Detailed Routing-Driven Placement Contest NTUPlacerDR CAD Contest@ICCAD # å§‹äº 2012å¹´ è¦†ç›–äº†EDAå‰ç«¯ï¼ˆfront-endï¼‰å’Œåç«¯ï¼ˆback-endï¼‰ ç”±IEEE CEDAã€ACM SIGDAå’Œå·¥ä¸šç•ŒCadenceã€Synopsysç­‰å…±åŒèµåŠ© Each year the organizing committee announce three challenging problems in different topic, can participate in one or more problems Blockage-Aware Detailed Routing-Driven Placement Contest\nå†å¹´ç›¸å…³èµ›é¢˜ # é¢˜ç›® Sponsor 2024-C Scalable Logic Gate Sizing Using ML Techniques and GPU Acceleration Nvidia 2011 Routability-driven Placement Contest and Benchmark Suite ä¾ å®¢å²› # EDAç²¾è‹±æŒ‘æˆ˜èµ› # TAU Contest # Tau 2021 Contest\næ•°å­—ç”µè·¯æ—¶åºåˆ†æç«èµ›ï¼ˆTAUï¼‰ å§‹äº2011å¹´ï¼Œæ˜¯ç”±å›½é™…è®¡ç®—æœºåä¼šACMæ‰€ä¸¾åŠçš„ä¸“ä¸šèµ›äº‹ ä¸€èˆ¬ç”±IBMã€Cadenceã€Synopsysã€TMSCç­‰å›½é™…é¡¶å°–å…¬å¸å‚ä¸å‘½é¢˜ å¥½åƒåˆ°21å¹´å°±æ²¡äº†ã€‚ã€‚ã€‚ Programming Contest@IWLS # IWLS Contest\nå§‹äº2017å¹´ æ˜¯ç”±IEEE/ACM International Workshop on Logic \u0026amp; Synthesisï¼ˆIWLSï¼‰ä¸¾åŠ ç”±ä¸šç•Œä¸€æµå…¬å¸ï¼ˆSynopsysã€Xilinxã€Googleç­‰ï¼‰å…¬å¸ƒç«èµ›é¢˜ç›® ä»¥é€»è¾‘ç»¼åˆï¼ˆLogic Synthesisï¼‰å’Œå·¥å…·ç ”å‘ä¸ºç«èµ›ä¸»é¢˜ â€œå…¨å›½å¤§å­¦ç”Ÿé›†æˆç”µè·¯åˆ›æ–°åˆ›ä¸šå¤§èµ›â€çš„åå¤§ä¹å¤©èµ›é“ # å…¨å›½å¤§å­¦ç”Ÿé›†æˆç”µè·¯åˆ›æ–°åˆ›ä¸šå¤§èµ›\nç¬¬å…«å±Šé›†åˆ›èµ›æ¯èµ›é¢˜ç›®â€”â€”åå¤§ä¹å¤©æ¯ - å…¨å›½å¤§å­¦ç”Ÿé›†æˆç”µè·¯åˆ›æ–°åˆ›ä¸šå¤§èµ›\nLLM4HWDesign Contest # 2024å¹´ICCADæ–°è®¾ç«‹LLM for Hardware Design Contest\nLLM4HW Designç«èµ›æ—¨åœ¨ä¸ºç¡¬ä»¶ä»£ç ç”Ÿæˆæ„å»ºå¤§è§„æ¨¡ã€é«˜è´¨é‡çš„Verilogä»£ç ç”Ÿæˆæ•°æ®é›†ã€‚åœ¨åŸºäºLLMçš„ç¡¬ä»¶ä»£ç ç”Ÿæˆä¸­å¼•å‘ä¸€åœºç±»ä¼¼ImageNetçš„é©å‘½ã€‚ä¸ºäº†å®ç°è¿™ä¸€ç›®æ ‡ï¼ŒLLM4HWDesignç«èµ›é¼“åŠ±å‚ä¸è€…æ”¶é›†æ•°æ®æ ·æœ¬ï¼Œå¹¶å¼€å‘åˆ›æ–°çš„æ•°æ®æ¸…ç†å’Œæ ‡è®°æŠ€æœ¯ï¼Œä»¥æœ‰æ•ˆæé«˜ç¡¬ä»¶ä»£ç ç”Ÿæˆæ•°æ®é›†çš„è§„æ¨¡å’Œè´¨é‡ï¼Œä¸ºæ¨è¿›LLMè¾…åŠ©ç¡¬ä»¶è®¾è®¡å·¥ä½œæµç¨‹å»ºç«‹å…³é”®åŸºç¡€è®¾æ–½ã€‚\nDAC System Design Contest # DAC 2012 Routability-Driven Placement Contest and Benchmark Suite\nå‚è€ƒ # ç›˜ç‚¹å…¨çƒé¡¶çº§EDAç«èµ›åŠä¸­å›½å¤§é™†è·å¥–æƒ…å†µ|æ¸…åå¤§å­¦|ç¦å·å¤§å­¦|iccad|ä¸Šæµ·äº¤é€šå¤§å­¦|eda_ç½‘æ˜“è®¢é˜… ç›¸å…³PDK # "},{"id":11,"href":"/zh/docs/Digtal/flow/flow/","title":"Flow","section":"Physical design","content":" AI 4 Science # æ•°å­—é›†æˆç”µè·¯åç«¯è®¾è®¡æ•´ä½“æµç¨‹ # åœ¨å®Œæˆå‰ç«¯è®¾è®¡ã€é€»è¾‘ç»¼åˆå’Œæ—¶åºåˆ†æåï¼Œåç«¯è®¾è®¡é˜¶æ®µå¼€å§‹\nï¼ˆ1ï¼‰å¸ƒå±€è§„åˆ’ï¼ˆFloorplanï¼‰ï¼š åœ¨å¸ƒå±€è§„åˆ’é˜¶æ®µï¼Œè®¾è®¡å›¢é˜Ÿç¡®å®šèŠ¯ç‰‡çš„å¤§è‡´å¸ƒå±€ï¼ŒåŒ…æ‹¬æ¨¡å—ä½ç½®ã€äº’è¿å’Œç”µæºç½‘ç»œçš„å¸ƒå±€ã€‚è¿™ä¸ªé˜¶æ®µçš„ä¸»è¦ç›®æ ‡æ˜¯ç¡®ä¿è®¾è®¡æ»¡è¶³æ‰€æœ‰åŠŸèƒ½éœ€æ±‚å’Œåˆ¶é€ çº¦æŸï¼ŒåŒæ—¶ä¼˜åŒ–èŠ¯ç‰‡çš„æ€§èƒ½å’Œæˆæœ¬ã€‚\nï¼ˆ2ï¼‰å®å—å’Œæ ‡å‡†å•å…ƒå¸ƒå±€ï¼ˆPlacementï¼‰ï¼š æ­¤é˜¶æ®µä¸­ï¼Œå…·ä½“æ‘†æ”¾åŒ…æ‹¬å®æ¨¡å—å’Œæ ‡å‡†å•å…ƒã€‚ç®—æ³•å°†å°è¯•åœ¨ä¿æŒåŠŸèƒ½å’Œç”µæ°”æ€§èƒ½çš„å‰æä¸‹ï¼Œæœ€å°åŒ–è¿çº¿é•¿åº¦å’Œå»¶è¿Ÿï¼Œä¼˜åŒ–å¸ƒå±€å¯†åº¦ã€‚\nï¼ˆ3ï¼‰æ—¶é’Ÿæ ‘åˆæˆï¼ˆClock Tree Synthesisï¼ŒCTSï¼‰ï¼š å¸ƒå±€å®Œæˆåï¼Œè¿›è¡Œæ—¶é’Ÿæ ‘åˆæˆã€‚CTS çš„ç›®çš„æ˜¯æ„å»ºä¸€ä¸ªæ—¶é’Ÿç½‘ç»œï¼Œä»¥æœ€å°åŒ–èŠ¯ç‰‡ä¸Šä¸åŒéƒ¨åˆ†ä¹‹é—´çš„æ—¶é’Ÿåå·®ï¼Œå¹¶ç¡®ä¿æ•´ä¸ªèŠ¯ç‰‡çš„åŒæ­¥è¿è¡Œã€‚\nï¼ˆ4ï¼‰å¸ƒçº¿ï¼ˆRoutingï¼‰ï¼š åœ¨ CTS ä¹‹åï¼Œè¿›è¡Œå¸ƒçº¿é˜¶æ®µï¼Œæ­¤é˜¶æ®µå»ºç«‹ç”µå­è¿æ¥ï¼Œä»¥å®ç°è®¾è®¡ä¸­çš„æ‰€æœ‰é€»è¾‘äº’è”ã€‚å¸ƒçº¿éœ€è¦è§£å†³è·¯å¾„è§„åˆ’å’Œä¿¡å·å®Œæ•´æ€§é—®é¢˜ï¼Œç¡®ä¿ä¿¡å·åœ¨æ•´ä¸ªèŠ¯ç‰‡ä¸Šæ— å¹²æ‰°åœ°ä¼ é€’ã€‚\nï¼ˆ5ï¼‰éªŒè¯å’Œæµ‹è¯„ï¼š æœ€åï¼Œè¿›è¡Œå¸ƒå±€ä¸å¸ƒçº¿åçš„éªŒè¯å·¥ä½œï¼ŒåŒ…æ‹¬ç”µè·¯éªŒè¯ã€æ—¶åºåˆ†æå’ŒåŠŸè€—åˆ†æç­‰ã€‚\nFloorplanningï¼ˆå¸ƒå›¾) # ç¡®å®šæ ¸å¿ƒå’Œå¤–å›´åŒºåŸŸï¼šå®šä¹‰èŠ¯ç‰‡çš„æ ¸å¿ƒé€»è¾‘åŒºå’Œå¤–å›´æ¥å£åŒºã€‚ æ ¸å¿ƒåŒºåŸŸï¼šè¿™æ˜¯ç”¨äºæ”¾ç½® é€»è¾‘é—¨ã€è§¦å‘å™¨ç­‰åŸºç¡€å…ƒä»¶çš„åŒºåŸŸã€‚ å¤–å›´åŒºåŸŸï¼šè¿™é‡Œé€šå¸¸ç”¨äºæ”¾ç½® I/O padsï¼Œç”µæºå’Œåœ°å¼•è„šã€‚ ç¡®å®š IP Blocks çš„ä½ç½®ï¼šIPï¼ˆIntellectual Propertyï¼‰æ¨¡å—çš„å¤§è‡´ä½ç½®å’Œå°ºå¯¸ã€‚ ç¡¬å®ï¼ˆHard Macrosï¼‰ï¼šä¾‹å¦‚å­˜å‚¨å™¨ã€ æ¨¡æ•°è½¬æ¢å™¨ï¼ˆADCsï¼‰ç­‰ï¼Œé€šå¸¸æœ‰å›ºå®šçš„å¤§å°å’Œå½¢çŠ¶ã€‚ è½¯å®ï¼ˆSoft Macrosï¼‰ï¼šé€šå¸¸æ˜¯å¯ä»¥é‡æ–°åˆæˆçš„é€»è¾‘æ¨¡å—ï¼Œå¦‚å¤„ç†å™¨æ ¸å¿ƒã€ DSP å•å…ƒ ç­‰ã€‚ åˆæ­¥ Power Planningï¼šè®¾è®¡åˆæ­¥çš„ç”µæºç½‘æ ¼å’Œåœ°ç½‘ã€‚ ç”µæºç½‘æ ¼è®¾è®¡ï¼šåˆ›å»ºç”µæºå’Œåœ°ç½‘æ ¼æ¥æä¾›ç”µæµå’Œå‚è€ƒç”µå‹ã€‚ ç”µæºç¯ï¼ˆPower Ringsï¼‰ï¼šåœ¨èŠ¯ç‰‡å¤–å›´è®¾è®¡ç”µæºç¯ï¼Œç”¨äºç”µæºå’Œåœ°çš„åˆ†å‘ã€‚ ç”µæºé“ºå«ï¼ˆPower Padsï¼‰ï¼šç¡®å®šç”¨äºå¤–éƒ¨ç”µæºè¿æ¥çš„ç”µæºå’Œåœ°é“ºå«çš„ä½ç½®ã€‚ I/O Planningï¼šè§„åˆ’è¾“å…¥/è¾“å‡ºå¼•è„šçš„ä½ç½®ã€‚ å¼•è„šä½ç½®ï¼šæ ¹æ®æ¥å£è¦æ±‚ï¼ˆå¦‚ GPIOã€DDR æ¥å£ç­‰ï¼‰ç¡®å®š I/O å¼•è„šçš„ä½ç½®ã€‚ å¼•è„šç”µç‰¹æ€§ï¼šç¡®å®šæ¯ä¸ª I/O å¼•è„šçš„ç”µæ€§èƒ½éœ€æ±‚ï¼Œå¦‚é©±åŠ¨èƒ½åŠ›ã€æ¥å—é˜ˆå€¼ç­‰ã€‚ è®¾ç½®çº¦æŸï¼šè®¾ç½®æ—¶åºã€é¢ç§¯å’ŒåŠŸè€—çš„çº¦æŸã€‚ï¼ˆå„ç§ view, block) æ—¶åºçº¦æŸï¼šå®šä¹‰æ—¶é’ŸåŸŸã€æ—¶é’Ÿé¢‘ç‡å’Œæ—¶åºè¦æ±‚ã€‚ é¢ç§¯çº¦æŸï¼šå¦‚æœæœ‰é¢ç§¯é™åˆ¶ï¼Œéœ€è¦æ˜ç¡®è¿™ä¸€ç‚¹ã€‚ åŠŸè€—çº¦æŸï¼šè®¾å®šåŠŸè€—ä¸Šé™æˆ–ä¼˜åŒ–ç›®æ ‡ã€‚ Placementï¼ˆå¸ƒå±€ï¼‰ # è®¾è®¡çš„æ‰€æœ‰é€»è¾‘å…ƒä»¶ï¼ˆä¾‹å¦‚æ ‡å‡†å•å…ƒã€è§¦å‘å™¨ã€é—¨ç­‰ï¼‰å’Œé¢„å®šä¹‰çš„ IP å—ï¼ˆä¾‹å¦‚ç¡¬å®ï¼‰è¢«ç‰©ç†åœ°æ”¾ç½®åœ¨èŠ¯ç‰‡çš„æ ¸å¿ƒåŒºåŸŸå†…\nå…¨å±€å¸ƒå±€ï¼šè¿›è¡Œç²—ç•¥çš„å¸ƒå±€ä¼˜åŒ–ã€‚ è‰å›¾ç”Ÿæˆï¼šä½¿ç”¨ä¸åŒçš„ç®—æ³•ï¼ˆä¾‹å¦‚ æ¨¡æ‹Ÿé€€ç«ã€ é—ä¼ ç®—æ³• ç­‰ï¼‰æ¥ç”Ÿæˆä¸€ä¸ªåˆæ­¥çš„å…ƒä»¶å¸ƒå±€è‰å›¾ã€‚ï¼ˆä¸ä¼šå¯¹å‡† row) ä¼˜åŒ–ç›®æ ‡ï¼šä¸»è¦è€ƒè™‘çš„æ˜¯æœ€å°åŒ–å¸ƒçº¿é•¿åº¦ã€æ”¹å–„åŠŸè€—å’Œæ»¡è¶³æ—¶åºçº¦æŸã€‚ è¯¦ç»†å¸ƒå±€ï¼šè¿›ä¸€æ­¥ä¼˜åŒ–æ¯ä¸ªæ ‡å‡†å•å…ƒå’Œå®å•å…ƒçš„ä½ç½®ã€‚ å±€éƒ¨ä¼˜åŒ–ï¼šåœ¨å…¨å±€å¸ƒå±€çš„åŸºç¡€ä¸Šè¿›è¡Œæ›´ç»†è‡´çš„è°ƒæ•´ã€‚ å¯¹é½å’Œé—´è·æ£€æŸ¥ï¼šç¡®ä¿æ‰€æœ‰å…ƒä»¶éƒ½ç¬¦åˆå·¥è‰ºè§„åˆ™ï¼ŒåŒ…æ‹¬å¯¹é½ã€é—´è·å’Œå…¶ä»–å¸ƒå±€è§„åˆ™ã€‚ ä¼˜åŒ–ï¼šé’ˆå¯¹æ—¶åºã€åŠŸè€—ç­‰è¿›è¡Œå±€éƒ¨ä¼˜åŒ–ã€‚ Timing Driven Placementï¼šæ ¹æ®æ—¶åºéœ€æ±‚è¿›è¡Œå±€éƒ¨æˆ–å…¨å±€ä¼˜åŒ–ã€‚ åŠŸè€—ä¼˜åŒ–ï¼šé€šè¿‡æ™ºèƒ½åœ°å¸ƒå±€æ¥å‡å°‘åŠŸè€—ï¼ˆä¾‹å¦‚ï¼Œé€šè¿‡èšé›†åŠŸè€—é«˜çš„å•å…ƒï¼‰ã€‚ Power Planningï¼šå°½ç®¡å¤§éƒ¨åˆ†ç”µæºè§„åˆ’å¯èƒ½å·²åœ¨ Floorplanning é˜¶æ®µå®Œæˆï¼Œä½†åœ¨ Placement é˜¶æ®µä¹Ÿå¯èƒ½éœ€è¦è¿›è¡Œä¸€äº›ç»†è‡´çš„è°ƒæ•´ã€‚ä¾‹å¦‚ï¼Œä¸ºäº†æ»¡è¶³ç‰¹å®šæ¨¡å—æˆ–é€»è¾‘å—çš„ç”µæµéœ€æ±‚ï¼Œå¯èƒ½éœ€è¦æ·»åŠ é¢å¤–çš„ç”µæºæˆ–åœ°è¿æ¥ã€‚ éªŒè¯ è®¾è®¡è§„åˆ™æ£€æŸ¥ï¼ˆDRCï¼‰ï¼šç¡®ä¿å¸ƒå±€æ»¡è¶³æ‰€æœ‰å·¥è‰ºå’Œè®¾è®¡è§„åˆ™ã€‚ ç”µæ°”è§„åˆ™æ£€æŸ¥ï¼ˆERCï¼‰ï¼šç¡®ä¿å¸ƒå±€ä¸ä¼šå¯¼è‡´ç”µæ°”é—®é¢˜ï¼ˆä¾‹å¦‚ï¼Œç”µæµå¯†åº¦è¿‡é«˜ï¼‰ã€‚ Clock Tree Synthesis (CTS)ï¼ˆ æ—¶é’Ÿæ ‘ ç»¼åˆï¼‰ # ä¸»è¦ç›®çš„æ˜¯ç”Ÿæˆä¸€ä¸ªæœ‰æ•ˆçš„æ—¶é’Ÿåˆ†å¸ƒç½‘ç»œã€‚è¿™ä¸ªç½‘ç»œè´Ÿè´£å°†æ—¶é’Ÿä¿¡å·ä»ä¸€ä¸ªæˆ–å¤šä¸ªæ—¶é’Ÿæºï¼ˆClock Sourceï¼‰ä¼ é€åˆ°èŠ¯ç‰‡å†…æ‰€æœ‰éœ€è¦æ—¶é’Ÿçš„å…ƒä»¶ï¼ˆå¦‚è§¦å‘å™¨å’Œå­˜å‚¨å™¨å…ƒä»¶ï¼‰ã€‚åœ¨è¿™ä¸€è¿‡ç¨‹ä¸­ï¼Œè®¾è®¡å¸ˆéœ€è¦æƒè¡¡å¤šä¸ªå› ç´ ï¼ŒåŒ…æ‹¬ä½†ä¸é™äºæ—¶åºã€åŠŸè€—ã€é¢ç§¯å’Œå¯é æ€§\nåˆ›å»ºæ—¶é’Ÿæ ‘ï¼šæ„å»ºç”¨äºåˆ†å‘æ—¶é’Ÿä¿¡å·çš„æ—¶é’Ÿæ ‘ã€‚ æ—¶é’Ÿç¼“å†²ï¼šæ·»åŠ ç¼“å†²å™¨æ¥å‡å°‘æ—¶é’Ÿåæ–œã€‚ ä¼˜åŒ–ï¼šä¼˜åŒ–æ—¶é’Ÿæ ‘ä»¥æ»¡è¶³æ—¶åºå’ŒåŠŸè€—éœ€æ±‚ã€‚ Routingï¼ˆå¸ƒçº¿ï¼‰ # å®ç°é€»è¾‘å…ƒä»¶ä¹‹é—´çš„ç‰©ç†è¿æ¥\nå…¨å±€å¸ƒçº¿ï¼šç¡®å®šå¤§è‡´çš„è¿çº¿è·¯å¾„ã€‚ è·¯å¾„è§„åˆ’ï¼šåœ¨è¿™ä¸€æ­¥éª¤ä¸­ï¼Œç®—æ³•ä¼šå¤§è‡´è§„åˆ’å‡ºæ¯ä¸€æ¡äº’è”çº¿ï¼ˆnetï¼‰åº”è¯¥èµ°çš„è·¯å¾„ã€‚ä¸»è¦ç›®æ ‡æ˜¯è§„åˆ’é€»è¾‘å…ƒç´ ï¼ˆæˆ–ç”µè·¯ç½‘ï¼‰ä¹‹é—´çš„è¿æ¥è·¯å¾„ã€‚è¿™é€šå¸¸åœ¨ä¸€ä¸ª é«˜çº§çš„æŠ½è±¡å±‚é¢ ä¸Šè¿›è¡Œï¼Œä¸€èˆ¬ä¸è€ƒè™‘è¿‡äºè¯¦ç»†çš„è®¾è®¡è§„åˆ™ï¼Œæ¯”å¦‚å…·ä½“çš„çº¿å®½å’Œè·ç¦»ã€‚ èµ„æºåˆ†é…ï¼šä¸ºäº†ç¡®ä¿æ‰€æœ‰çš„äº’è”çº¿éƒ½èƒ½è¢«åˆé€‚åœ°å¸ƒç½®ï¼Œéœ€è¦è¿›è¡Œèµ„æºåˆ†é…ã€‚ è·¯å¾„æœç´¢ï¼šä½¿ç”¨å„ç§æœç´¢ç®—æ³•ï¼ˆå¦‚ A*ã€Maze Routing ç­‰ï¼‰ä¸ºæ¯ä¸ªç½‘ç»œæ‰¾åˆ°ä¸€æ¡æˆ–å¤šæ¡å…¨å±€è·¯å¾„ã€‚ èµ„æºåˆ†é…ï¼šåœ¨å¸ƒçº¿ç½‘æ ¼ä¸Šä¸ºæ¯æ¡è·¯å¾„åˆ†é…å¿…è¦çš„èµ„æºï¼Œå¦‚å¸ƒçº¿è½¨å’Œè¿‡å­”ã€‚ å¤„ç†å†²çªï¼šå½“ä¸¤ä¸ªæˆ–æ›´å¤šçš„è·¯å¾„æœ‰å†²çªæ—¶ï¼ˆå¦‚å…±ç”¨ç›¸åŒçš„ç½‘æ ¼æˆ–èµ„æºï¼‰ï¼Œè¿›è¡Œè°ƒæ•´ä»¥è§£å†³å†²çªã€‚ Skew å’Œå»¶è¿Ÿä¼˜åŒ–ï¼šå¯¹å…³é”®ç½‘ç»œï¼ˆå¦‚æ—¶é’Ÿç½‘ç»œï¼‰è¿›è¡Œç‰¹æ®Šå¤„ç†ï¼Œä»¥æœ€å°åŒ– skew å’Œä¿¡å·å»¶è¿Ÿã€‚ è¯¦ç»†å¸ƒçº¿ï¼šåœ¨å…¨å±€å¸ƒçº¿æŒ‡å¯¼ä¸‹ï¼Œè¿›è¡Œç²¾ç¡®çš„è¿çº¿ã€‚ å®é™…å¸ƒçº¿ï¼šä¾æ®å…¨å±€å¸ƒçº¿çš„ç»“æœï¼Œè¿›è¡Œå®é™…çš„å¸ƒçº¿æ“ä½œã€‚ å¤„ç†å†²çªå’Œè¿‡è½½ï¼šå¦‚æœåœ¨å¸ƒçº¿è¿‡ç¨‹ä¸­å‡ºç°èµ„æºå†²çªæˆ–è¿‡è½½ï¼Œéœ€è¦è¿›è¡Œç›¸åº”çš„è°ƒæ•´ã€‚ ä¿®å¤å¸ƒçº¿å†²çªï¼šè§£å†³ä»»ä½•å¸ƒçº¿å†²çªæˆ–æº¢å‡ºã€‚ ç”Ÿæˆæœ€ç»ˆçš„å¸ƒçº¿æ–‡ä»¶ï¼šè¿™é€šå¸¸æ˜¯ä¸€ä¸ªåŒ…å«æ‰€æœ‰ç‰©ç†ä¿¡æ¯çš„ GDSII æ–‡ä»¶æˆ–å…¶ä»–ç±»ä¼¼æ ¼å¼çš„æ–‡ä»¶ã€‚ Physical Verificationï¼ˆç‰©ç†éªŒè¯ï¼‰ # è´Ÿè´£ç¡®ä¿è®¾è®¡æ»¡è¶³æ‰€æœ‰å·¥è‰ºå’ŒåŠŸèƒ½è§„æ ¼\nDRCï¼ˆDesign Rule Checkï¼‰ï¼šä½¿ç”¨å·¥è‰ºè§„åˆ™æ–‡ä»¶æ¥éªŒè¯è®¾è®¡ï¼Œç¡®ä¿æ²¡æœ‰è¿åä»»ä½•åˆ¶ç¨‹è§„åˆ™ã€‚\nLVSï¼ˆLayout vs. Schematicï¼‰ï¼šç¡®ä¿ç‰©ç†å¸ƒå±€ä¸é€»è¾‘åŸç†å›¾ä¸€è‡´ã€‚\nERCï¼ˆElectrical Rule Checkï¼‰ï¼šæ£€æŸ¥ç”µæµè·¯å¾„ã€ç”µæºè¿é€šæ€§ç­‰ã€‚\nå¤©çº¿æ•ˆåº” æ£€æŸ¥ï¼šè¿ç”¨ä¸“ç”¨çš„æ£€æŸ¥å·¥å…·æ¥è¯†åˆ«å’Œè§£å†³å¯èƒ½çš„å¤©çº¿æ•ˆåº”ã€‚\næŠ—è¾å°„å’Œç”µç£å…¼å®¹ï¼ˆEMCï¼‰éªŒè¯\næŠ—é™ç”µæ”¾ç”µï¼ˆESDï¼‰å’ŒæŠ—çƒ­è®¾è®¡\næ—¶åºéªŒè¯(STA)\nRC æå–å’Œ ä¿¡å·å®Œæ•´æ€§åˆ†æ\nå°ºå¯¸å’Œå¯†åº¦æ£€æŸ¥\nSign-off Checks # å®ƒæ ‡å¿—ç€è®¾è®¡å³å°†å®Œæˆï¼Œå¹¶å‡†å¤‡è¿›å…¥åˆ¶é€ é˜¶æ®µã€‚åœ¨è¿™ä¸ªé˜¶æ®µï¼Œè®¾è®¡éœ€è¦ç»è¿‡ä¸€ç³»åˆ—ä¸¥æ ¼çš„éªŒè¯å’Œå®¡æŸ¥ï¼Œä»¥ç¡®ä¿å…¶æ»¡è¶³æ‰€æœ‰å·¥è‰ºã€æ€§èƒ½å’ŒåŠŸèƒ½è§„æ ¼\næ—¶åº Sign-offï¼šä½¿ç”¨å·¥è‰ºåº“çš„æœ€ç»ˆç‰ˆæœ¬å’Œé«˜ç²¾åº¦æ¨¡å‹æ¥æ‰§è¡Œæœ€ç»ˆçš„æ—¶åºåˆ†æã€‚ é™æ€æ—¶åºåˆ†æï¼ˆSTAï¼‰ï¼šä½¿ç”¨å·¥è‰ºæœ€å·®æ¡ä»¶ï¼ˆPVTï¼ŒProcess-Voltage-Temperatureï¼‰è¿›è¡Œæ—¶åºéªŒè¯ã€‚ åŠ¨æ€æ—¶åºåˆ†æï¼šä»¿çœŸæ•´ä¸ªæ—¶é’Ÿæ ‘å’Œå…³é”®æ•°æ®è·¯å¾„ï¼Œä»¥ç¡®è®¤æ—¶åºè¦æ±‚å¾—åˆ°æ»¡è¶³ã€‚ åŠŸè€— Sign-offï¼šè¿›è¡Œå…¨èŠ¯ç‰‡çº§çš„åŠŸè€— EDA è½¯ä»¶ç ”å‘éš¾ç‚¹ # å‚è€ƒ # æ•°å­—åç«¯æ•´ä½“æµç¨‹ï¼ˆPhysical Designï¼‰ - çŸ¥ä¹ EDA é‡è¦æ€§ # EDA å‘å±•å†å² # ä¸­å›½å¤§é™† # ç”±äº1994å¹´è‡³2008å¹´ï¼Œä¸­å›½å¤§é™†åœ¨EDAé¢†åŸŸæœ‰å·®ä¸å¤šåäº”å¹´çš„ä½è¿·æœŸã€‚å¾ˆå¤šé«˜æ ¡å¤±å»äº†EDAçš„ç ”ç©¶æ¡ä»¶å’Œç”Ÿå­˜ç¯å¢ƒï¼Œä½¿å¾—å¾ˆå¤šé¡¹ç›®æä¸ä¸‹å»ï¼Œè€å¸ˆå¼€å§‹è½¬å‹ï¼Œå¯¼è‡´é«˜æ ¡ä»äº‹EDAç ”ç©¶çš„äººå‘˜è¶Šæ¥è¶Šå°‘ã€‚\nå‚è€ƒ # è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ç‰©ç†è®¾è®¡-ä»å›¾åˆ†å‰²åˆ°æ—¶åºæ”¶æ•›ï¼šç¬¬ä¸€ç«  # AI4EDA # ä¼ ç»Ÿ EDA ç¼ºç‚¹ # (1) å®ƒä¾èµ–äºç¡¬ä»¶è®¾è®¡äººå‘˜çš„ä¸“ä¸šçŸ¥è¯†æ¥é€‰æ‹©åˆé€‚çš„ EDA å·¥å…·é…ç½®ï¼Œ(2) RTL çš„è®¾è®¡ç©ºé—´æ¢ç´¢ï¼Œé€»è¾‘ç»¼åˆå’Œç‰©ç†ç»¼åˆæ˜¯æ‰‹åŠ¨çš„ï¼Œå› æ­¤æ˜¯æœ‰é™ä¸”è€—æ—¶çš„ï¼Œ(3) è®¾è®¡ä¸­çš„æ›´æ­£å°†é‡æ–°åˆå§‹åŒ–æµç¨‹ï¼Œ(4) æ²¡æœ‰æ—©æœŸåˆ†ææˆ–ç»“æœçš„å¯é¢„æµ‹æ€§ã€‚\nGNN # è¿‘å¹´æ¥ï¼Œéšç€æ·±åº¦å­¦ä¹ æŠ€æœ¯çš„å¹¿æ³›åº”ç”¨ï¼Œè¶Šæ¥è¶Šå¤šçš„ç ”ç©¶å°†å…¶å¼•å…¥EDAé¢†åŸŸã€‚ç‰¹åˆ«æ˜¯å›¾ç¥ç»ç½‘ç»œï¼ˆGraph Neural Networks, GNNï¼‰ï¼Œå‡­å€Ÿå…¶åœ¨å¤„ç†å¤æ‚å›¾ç»“æ„æ•°æ®æ–¹é¢çš„æ˜¾è‘—ä¼˜åŠ¿ï¼Œé€æ¸æˆä¸ºEDAåç«¯è®¾è®¡ä¸­ç‰©ç†éªŒè¯çš„é‡è¦å·¥å…·ã€‚â€“citeâ€“\u0026gt; ä¸“é¢˜è§£è¯» | GNNåœ¨EDAåç«¯è®¾è®¡ç‰©ç†éªŒè¯ç¯èŠ‚ä¸­éªŒè¯åº”åŠ›çš„åº”ç”¨\nç”±äºè€ƒè™‘äº†ç‰¹å¾å’Œæ‹“æ‰‘ä¿¡æ¯ï¼ŒGNN å·²è¢«è¯æ˜ä¼˜äºå…¶ä»– ML æ¨¡å‹\n[41] ä¸­çš„ç ”ç©¶ é¦–æ¬¡è®¤è¯†åˆ° GNN åœ¨ EDA ä¸­çš„å·¨å¤§æ½œåŠ›ã€‚ä»–ä»¬è¡¨ç¤ºï¼Œå›¾å½¢ç»“æ„æ˜¯è¡¨ç¤ºå¸ƒå°”å‡½æ•°ã€ç½‘è¡¨å’Œå¸ƒå±€çš„æœ€ç›´è§‚æ–¹å¼ï¼Œè¿™äº›æ˜¯ EDA æµç¨‹çš„ä¸»è¦å…³æ³¨ç‚¹ã€‚ä»–ä»¬ å°† GNN è§†ä¸º EDA æ”¹è¿› QoR å¹¶å–ä»£ä½¿ç”¨çš„ä¼ ç»Ÿæµ…å±‚æ–¹æ³•æˆ–æ•°å­¦ä¼˜åŒ–æŠ€æœ¯çš„æœºä¼šã€‚\nåŸºäº GNN çš„æ¶æ„ä¼˜äºå…¶ä»–æ¨¡å‹å’Œè§£å†³æ–¹æ¡ˆã€‚ä¸Šé¢åˆ—å‡ºçš„å·¥ä½œå°†ä»–ä»¬çš„ç»“æœä¸æµ…å±‚ MLã€æ·±åº¦å­¦ä¹ æ–¹æ³•æˆ–ç‰¹å®šä»»åŠ¡çš„åŸºçº¿è¿›è¡Œäº†æ¯”è¾ƒã€‚æ¯«æ— ç–‘é—®ï¼ŒGNN çš„ä¼˜è¶Šæ€§æ˜¯ç”±äºå¯¹æ‹“æ‰‘å’Œç‰¹å¾ä¿¡æ¯çš„è€ƒè™‘ï¼Œè¿™æ˜¯ä»¥æ„å»ºè®­ç»ƒæ•°æ®é›†çš„æ›´å¤§åŠªåŠ›å’Œæ›´é«˜çš„è®­ç»ƒæ—¶é—´ä¸ºä»£ä»·çš„\nGNN çš„ä¼˜åŠ¿ä¸ä¸¤ä¸ªå› ç´ æœ‰å…³ï¼šå®šä¹‰æ˜ç¡®çš„åˆå§‹ç‰¹å¾å’Œå›¾å­¦ä¹ èƒ½åŠ› [39]ã€‚å®šä¹‰æ˜ç¡®çš„ç‰¹å¾æ•æ‰ä»»åŠ¡çš„åŸºæœ¬ç‰¹å¾ï¼Œå¹¶ä¸ºå›¾å­¦ä¹ æä¾›å®è´µçš„ä¿¡æ¯ã€‚ GNN æ•è·ç‰¹å¾å’Œæ‹“æ‰‘ä¿¡æ¯ã€‚ è¿™ä¸ä»…è€ƒè™‘å›¾å½¢è¿é€šæ€§çš„æ–¹æ³•ç›¸æ¯”ï¼Œå®ƒå…·æœ‰æ˜æ˜¾çš„ä¼˜åŠ¿ã€‚\nG =(V, E) åˆ†åˆ«ä¸åŒçš„ä»»åŠ¡\næ˜¯å¦æœ‰å‘\næ˜¯å¦æœ‰ç¯\næ˜¯å¦å¼‚æ„\næ˜¯å¦åŠ¨æ€\nå…¶ä»–ç‰¹æ®Šå›¾ï¼šäºŒåˆ†å›¾ï¼Œæ­£äº¤å›¾ï¼Œè¶…å›¾\nrelate work ç´ æ # RL # å¸‚åœº # ä¸‰å·¨å¤´ï¼š # æ–°æ€ç§‘æŠ€ï¼ˆSynopsysï¼‰ï¼šæˆç«‹äº 1986 å¹´ï¼Œæ˜¯å…¨çƒæ’åç¬¬ä¸€çš„ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–è§£å†³æ–¹æ¡ˆæä¾›å•†ï¼Œæä¾›ä»è®¾è®¡åˆ°åˆ¶é€ çš„å…¨æµç¨‹ EDA å·¥å…·ï¼ŒåŒ…æ‹¬é€»è¾‘ç»¼åˆã€æ—¶åºåˆ†æã€éªŒè¯ç­‰ã€‚æœ€å¤§ï¼Œè¿˜æœ‰ ip æ¥·ç™»ç”µå­ï¼ˆCadence Design Systemsï¼‰ï¼šç”± SDA Systems å’Œ ECAD ä¸¤å®¶å…¬å¸äº 1988 å¹´åˆå¹¶è€Œæˆï¼Œæä¾›å¹¿æ³›çš„ EDA å·¥å…·ï¼ŒåŒ…æ‹¬æ¨¡æ‹ŸåŠæ•°å­—é›†æˆç”µè·¯è®¾è®¡å’ŒéªŒè¯å·¥å…·ã€‚ è¥¿é—¨å­ EDAï¼ˆSiemens EDAï¼‰ï¼šå‰èº«æ˜¯ Mentor Graphicsï¼Œæˆç«‹äº 1981 å¹´ï¼Œ2016 å¹´è¢« è¥¿é—¨å­æ”¶è´­ã€‚Siemens EDA æä¾›å…¨é¢çš„ EDA è½¯ä»¶ã€ç¡¬ä»¶åŠæœåŠ¡ï¼ŒåŒ…æ‹¬ FPGA è®¾è®¡ã€PCB è®¾è®¡å’Œ IC è®¾è®¡å·¥å…·ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ã€ å†å² # EDA æµç¨‹ # æ•°å­—å‰ç«¯ # é€»è¾‘ç»¼åˆ å°† HDL ä¸­çš„ RTL å—æ˜ å°„åˆ°ä» ç»™å®šæŠ€æœ¯åº“ ä¸­é€‰æ‹©çš„ é—¨ç»„åˆï¼ŒåŒæ—¶é’ˆå¯¹ä¸åŒç›®æ ‡ä¼˜åŒ–è®¾è®¡ã€‚é€šå¸¸ï¼Œè¿™ç§ä¼˜åŒ–æ¶‰åŠ æ—¶åºæ”¶æ•›ã€é¢ç§¯å’ŒåŠŸè€—ä¹‹é—´çš„æƒè¡¡ã€‚\næ— éœ€è¿›è¡Œé€»è¾‘ç»¼åˆ, é€šè¿‡ RTL é¢„æµ‹ PPA # ç²¾ç¡®æ—¶åºæˆ–é€»è¾‘ä¼°è®¡ [83]ã€[84]ã€‚\nåŠŸè€—\næ¥è¯†åˆ«ä¸åŠŸè€—ç›¸å…³çš„ RTL ä¿¡å·ã€‚ Simmani [92] å’Œæ—©æœŸçš„åŠŸè€— å»ºæ¨¡å·¥ä½œ [93] ä¸“æ³¨äº FPGA å’Œå…¶ä»–å¹³å°ä¸Šçš„å¿«é€ŸåŠŸè€— ä»¿çœŸï¼Œå¼ºè°ƒäº† ML æ–¹æ³•çš„æ›´å¹¿æ³›é€‚ç”¨æ€§ï¼Œæœ‰åŠ©äºåœ¨è®¾ è®¡é˜¶æ®µè¿›è¡Œé«˜æ•ˆåŠŸè€—åˆ†æã€‚\nRTL æµ‹è¯•å’ŒéªŒè¯é¢†åŸŸï¼šè¿‡å­¦ä¹  RTL è®¾è®¡çš„è¯­ä¹‰æŠ½è±¡ã€ä¿ƒè¿›åŠŸèƒ½é¢„æµ‹å’Œæœ‰æ•ˆçš„æµ‹è¯•ç”Ÿ æˆï¼ˆæ˜¾ç€ç¼©çŸ­éªŒè¯å‘¨æœŸï¼‰\næ•°å­—åç«¯ # Floorplanning Floorplan initialization - define the chip area, utilization IO pin placement (for designs without pads) Tap cell and well tie insertion PDN- power distribution network creation Global Placement Macro placement (RAMs, embedded macros) Standard cell placement Automatic placement optimization and repair for max slew, max capacitance, and max fanout violations and long wires Detailed Placement Legalize placement - align to grid, adhere to design rules Incremental timing analysis for early estimates Clock Tree Synthesis Insert buffers and resize for high fanout nets Optimize setup/hold timing Global Routing Antenna repair Create routing guides Detailed Routing Legalize routes, DRC-correct routing to meet timing, power constraints sign off Parasitic extraction using OpenRCX Final timing verification Final physical verification Dummy metal fill for manufacturability Use KLayout or Magic using generated GDS for DRC signoff ç½‘è¡¨ # AI for Datapath Circuitsï¼šä¼˜åŒ–ç”µè·¯ç½‘è¡¨ç»“æ„ï¼ŸåŠ æ³•å™¨ä¹˜æ³•å™¨ç­‰\n[DRiLLS-Synthesis optimization(min area)-DAC-2020-RL(A2C)-](DRiLLS-Synthesis optimization(min area)-DAC-2020-RL(A2C)-.pdf)\nä¸ä»¿çœŸå™¨äº’åŠ¨ å¸ƒå›¾ floorplanning # è¾ƒå¤§å—è¢«æ”¾ç½®åœ¨äºŒç»´ç½‘æ ¼ä¸Šï¼Œä»¥å®ç° æœ€ä½³ PPAï¼ŒåŒæ—¶ éµå®ˆè®¾è®¡è§„åˆ™ã€‚è¿™å¯ä»¥è¡¨ç¤ºä¸º é©¬å°”å¯å¤«è¿‡ç¨‹ï¼Œå¯ä»¥ä½¿ç”¨ RL æ¥è§£å†³ã€‚\nGoogle å±•ç¤ºäº†ä½¿ç”¨ DRL æ¡†æ¶å¯¹å¼ é‡å¤„ç†å•å…ƒ (TPU) åŠ é€Ÿå™¨è¿›è¡Œå±€éƒ¨è§„åˆ’çš„æˆåŠŸèŠ¯ç‰‡å®æ”¾ç½®ã€‚åœ¨ [44] ä¸­ï¼Œå°† GNN åˆå¹¶åˆ° RL æ¡†æ¶ä¸­ä»¥å¯¹è¿‡ç¨‹çš„ä¸åŒçŠ¶æ€è¿›è¡Œç¼–ç ï¼Œé¢„æµ‹æ‹¥å¡ã€å¯†åº¦å’Œçº¿è·¯é•¿åº¦çš„å¥–åŠ±æ ‡ç­¾ï¼Œå¹¶æ¨å¹¿åˆ°æœªè§çš„ç½‘è¡¨ã€‚æ‰€æå‡ºçš„æ¶æ„ç§°ä¸ºåŸºäºè¾¹ç¼˜çš„å›¾ç¥ç»ç½‘ç»œï¼ˆEdge-GNNï¼‰[44]ï¼Œå®ƒè®¡ç®—æ•´ä¸ªç½‘è¡¨çš„èŠ‚ç‚¹å’Œè¾¹ç¼˜åµŒå…¥ã€‚æ­¤ RL ä»£ç†æä¾›ä¸äººç±»è®¾è®¡å¸ˆç›¸å½“æˆ–æ›´å¥½çš„ç»“æœï¼Œä½†éœ€è¦æ•°å°æ—¶è€Œä¸æ˜¯æ•°æœˆã€‚\nå¸ƒå±€ # äººå·¥æ™ºèƒ½åœ¨æ ‡å‡†å•å…ƒè®¾è®¡ä¸­çš„åº”ç”¨ï¼Œç‰¹åˆ«æ˜¯å¸ƒå±€å’Œå¸ƒçº¿ï¼Œç”±äºå…¶é«˜å¯†åº¦å’Œä¸¥æ ¼çš„å¯å¸ƒçº¿æ€§è¦æ±‚ï¼Œå¸¦æ¥äº†ä¸€ ç³»åˆ—ç‹¬ç‰¹çš„æŒ‘æˆ˜ã€‚åˆ©ç”¨å¼ºåŒ–å­¦ä¹ çš„äººå·¥æ™ºèƒ½è¾…åŠ©æ–¹æ³• å·²è¢«è¯æ˜å¯ä»¥æ”¹å–„å¸ƒå±€é¡ºåºå’Œå¯å¸ƒçº¿æ€§ï¼Œä»è€Œæä¾›æ›´ å¥½çš„çº¿é•¿æ€§èƒ½ [188]ã€‚\nä»»åŠ¡ï¼šè‡´åŠ›äºç¡®å®šå•å…ƒå†…æœ€ä½³æ™¶ä½“ç®¡ä½ç½®\nglobal placement\ninvolves macro placement and standard cell placement, most crucial but timeconsuming steps in the chip design process, which can be cast as a constrained optimization problem. Detailed placement\nincludes legalization, wirelength and routability refinement Solution from global placement is often illegal: cells may overlap or occupy illegal sites, e.g. between placement rows. This is because global placers are unaware of these constraints. snaps standard cell to the sites of rows with minimum adverse impact on placement quality. æ–¹å‘\nTraditional Placers Enhancement\nPL-GNN [Ward et al., 2012]\nç»“åˆäº†æ”¯æŒå‘é‡æœºï¼ˆSVMï¼‰å’Œç¥ç»ç½‘ç»œæ¥è¿›è¡Œæ•°æ®è·¯å¾„æå–å’Œè¯„ä¼°ï¼Œä¿ƒè¿›æ•°æ®è·¯å¾„æ„ŸçŸ¥çš„æ”¾ç½®ç­–ç•¥ã€‚\nPL-GNN [Lu et al., 2021]\nç§åŸºäºå›¾å­¦ä¹ çš„æ¡†æ¶ï¼Œè¯¥æ¡†æ¶é€šè¿‡åŸºäºé€»è¾‘äº²å’Œæ€§ä¿¡æ¯å’Œè®¾è®¡å®ä¾‹çš„å±æ€§ç”Ÿæˆå•å…ƒç°‡æ¥ä¸ºå•†ä¸šå¸ƒå±€å™¨æä¾›å¸ƒå±€æŒ‡å¯¼\nDREAMPlace [Lin et al., 2020] åŸºäºæœ€å…ˆè¿›çš„åˆ†ææ”¾ç½®ç®—æ³• RePlAceï¼ŒDREAMPlace é€šè¿‡æ·±åº¦å­¦ä¹ å·¥å…·åŒ… PyTorch å®ç°æ‰‹åŠ¨ä¼˜åŒ–çš„å…³é”®è¿ç®—ç¬¦ï¼Œå¹¶æ¯”åŸºäº CPU çš„å·¥å…·å®ç°äº†è¶…è¿‡ 30 å€çš„åŠ é€Ÿ\nPlacement Decision Making\nGoogle [Mirhoseini et al., 2021] nature.\nproposes an end-to-end learning method for macro placement that models chip placement as a sequential decision making problem. In each step, the RL agent places one macro and target metrics are used as reward until the last action.\nGNN is adopted in the value network to encode the netlist information and deconvolution layers in the policy network output the mask of current macro position.\nDeepPlace [Cheng and Yan, 2021]\nfor the placement of macros and standard cells RL + GNN + CNN base a gradient-based classical cell placer ([Lin et al., 2020]) Prediction Model Embedded in Placement\nML also assists placers to optimize complicated objectives like routability by embedding prediction models, as it is difficult to foresee routing congestion accurately during placement\nIEEE Xplore Full-Text PDF:\nbuilt to predict #DRVs at the macro placement stage without cell placement and routing information macro placer : æ­¤å¤–ï¼Œæ¨¡æ‹Ÿé€€ç«ä¼˜åŒ–ç”¨äºæœç´¢å…·æœ‰é¢„æœŸæœ€å°‘ DRV çš„æœ€ä¼˜å®å¸ƒå±€ cnn [Chan et al., 2017]\n(1) machine-learning techniques to effectively predict detailed-route DRC violations after global routing and\n(2) detailed placement techniques to effectively reduce detailed-route DRC violations.\n[Liu et al., 2021b]\npredicts congestion hotspots and then incorporates this prediction model into a placement engine,\nRL\nè®¸å¤šç ”ç©¶æ¢ç´¢äº†æ—©æœŸå¯è·¯ç”±æ€§é¢„æµ‹ã€‚ RouteNet [114] ä½¿ç”¨ CNN æ¥é¢„æµ‹è·¯ç”±è®¾è®¡åè§„åˆ™è¿ è§„ (DRV)ï¼Œä»è€Œé¿å…éš¾ä»¥è·¯ç”±çš„å¸ƒå±€ã€‚\nç§°ä¸º Net çš„ GAT ç”¨äºåœ¨ [61] å¸ƒå±€å‰ä¸­ ä¼°è®¡è·¯å¾„é•¿åº¦ã€‚ä¸ºæ­¤ï¼Œä»–ä»¬ å°†ç½‘è¡¨è½¬æ¢ä¸ºæœ‰å‘å›¾ï¼Œå…¶ä¸­ç½‘ç»œä»£è¡¨èŠ‚ç‚¹ï¼Œè¾¹åœ¨ä¸¤ä¸ªæ–¹å‘ä¸Šè¿æ¥ç½‘ç»œã€‚å•å…ƒæ•°ã€æ‰‡å…¥ã€æ‰‡å‡ºå¤§å°å’Œé¢ç§¯ç”¨ä½œç‰¹å¾èŠ‚ç‚¹ã€‚ä½¿ç”¨èšç±»å’Œåˆ†åŒºç»“æœå®šä¹‰è¾¹ç¼˜ç‰¹å¾ã€‚\nneurips21-1.pdf å…¨æµç¨‹å‚æ•°ä¼˜åŒ–\u0026amp; VLSI Placement Parameter Optimization using Deep Reinforcement Learning (acm.org) ä¸ºäº†å®ç° PPAï¼ˆæ€§èƒ½ã€åŠŸè€—ã€é¢ç§¯ï¼‰ç›®æ ‡ï¼Œäººç±»å·¥ç¨‹å¸ˆé€šå¸¸éœ€è¦èŠ±è´¹å¤§é‡æ—¶é—´è°ƒæ•´å•†ä¸šæ”¾ç½®å·¥å…·çš„å¤šä¸ªè®¾ç½®ï¼ˆmaximum density, congestion effort, etc.ï¼‰ã€‚æœ¬æ–‡æå‡ºäº†ä¸€ä¸ªæ·±åº¦å¼ºåŒ–å­¦ä¹ ï¼ˆRLï¼‰æ¡†æ¶ï¼Œç”¨äºä¼˜åŒ–å•†ä¸š EDA å·¥å…·çš„æ”¾ç½®å‚æ•°ã€‚GCNï¼ˆGraphSAGEï¼‰ æ˜¯ä¸€ä¸ªå…³é”®ç»„ä»¶ï¼Œå› ä¸ºå®ƒæå– RL ä»£ç†æ‰€éœ€çš„æœ¬åœ°å’Œå…¨å±€ä¿¡æ¯\nå¸¸è§è§£å†³ç®—æ³•ï¼šåŠ¨æ€è§„åˆ’ï¼Œå¼ºåŒ–å­¦ä¹ ï¼Œæ»¡è¶³æ€§æ¨¡å‹ç†è®º\nå¸ƒçº¿ # ä»»åŠ¡ï¼šå®Œæˆ cell ä¹‹é—´çš„è¿çº¿ã€‚æŒ‰ç…§è®¾è®¡è§„åˆ™ï¼ˆä¾‹å¦‚å…è®¸è§’åº¦çš„ç±»å‹ï¼‰è¿æ¥æ”¾ç½®çš„ç»„ä»¶ã€é—¨å’Œæ—¶é’Ÿä¿¡å·\nglobal routing\ndetail routing\nconsidering complicated design rules è¯¦ç»†å¸ƒçº¿è¿˜éœ€è¦è€ƒè™‘ä¼˜é€‰å¸ƒçº¿æ–¹å‘ï¼Œå…¶ä¸­ç›¸é‚»å¸ƒçº¿å±‚ä¼˜é€‰å‚ç›´å¸ƒçº¿æ–¹å‘ã€‚éµå¾ªå…¶ç›¸åº”å±‚çš„é¦–é€‰æ–¹å‘ï¼ˆä¾‹å¦‚ï¼ŒX æˆ– Y æ–¹å‘ï¼‰çš„è¿ç»­ç½‘æ ¼è¾¹ç¼˜è¢«æè¿°ä¸ºå¸ƒçº¿è½¨é“ æ–¹å‘\nLearning-aided Routability Prediction å¸¸ç”¨æ–¹æ³•ï¼šA-starã€æ•´æ•°çº¿æ€§è§„åˆ’å’Œå¯æ»¡è¶³æ€§æ¨¡ç†è®º\nDRC æ£€æŸ¥ï¼šRL æ–¹æ³•ï¼Œï¼Œç®€åŒ–äº†è·¯ç”±è¿‡ç¨‹å¹¶æ”¯æŒä½¿ç”¨ A æ˜Ÿæˆ–è¿·å®«è·¯ç”±æ¥è·å¾—æœ€ä½³è§£å†³æ–¹æ¡ˆã€‚æœºå™¨å­¦ä¹ æŠ€æœ¯ è¿˜ä¿ƒè¿›äº† DRC è§„åˆ™çš„é€‚åº”ï¼Œç®€åŒ–äº†æ ‡å‡†å•å…ƒå¸ƒå±€è·¨æŠ€ æœ¯èŠ‚ç‚¹çš„è¿ç§» [190]\nCongestionNet ä½¿ç”¨å¤šå±‚ GAT, ç‰¹å¾èŠ‚ç‚¹æ˜¯ 50 ç»´å‘é‡ï¼ŒåŒ…å«æœ‰å…³ å•å…ƒç±»å‹ã€å¤§å°ã€å¼•è„šæ•°å’Œé€»è¾‘æè¿° çš„ä¿¡æ¯, æ‹¥å¡å›¾è¢«åˆ†æˆç½‘æ ¼ï¼Œæ¯ä¸ªç½‘æ ¼çš„æ‹¥å¡å€¼è¢«ä½œä¸ºæ”¾ç½®åœ¨è¯¥ç½‘æ ¼ä¸­çš„å•å…ƒæ ¼çš„æ ‡ç­¾ã€‚å¯¹äºè¶…è¿‡ 100 ä¸‡ä¸ªå•å…ƒçš„ç”µè·¯ï¼Œæ¨ç†æ—¶é—´çº¦ä¸º 19 ç§’\nhttps://ieeexplore.ieee.org/document/9643435/ï¼šGNN+LSTM, é¢„æµ‹ç«¯å£è·¯ç”± TNS, åˆ©ç”¨ gnn è·å¾— embeddingï¼Œç”¨ place, opt.place, opt.cts åçš„å›¾åˆ†åˆ«é¢„æµ‹ç”µè·¯ TNS å€¼ï¼Œå„è‡ªçš„ TNS é¢„æµ‹å†æ„å»ºä¸€ä¸ª LSTM ç½‘ç»œï¼Œç”¨äºé¢„æµ‹æœ€åçš„ routing åçš„ TNS å€¼ï¼Œ\næ¯ä¸ªèŠ‚ç‚¹çš„ç‰¹å¾éƒ½ä¸ä»»åŠ¡ç›¸å…³ï¼Œä¾‹å¦‚å•å…ƒçš„æœ€å·®æ¾å¼›ã€æœ€å·®çš„è¾“å‡ºå’Œè¾“å…¥å‹æ‘†ä»¥åŠé©±åŠ¨ç½‘ç»œçš„å¼€å…³åŠŸç‡ã€‚è¿™äº›æ˜¯ä»æŠ€æœ¯åº“ä¸­æ”¶é›†å¹¶ç”Ÿæˆçš„æŠ¥å‘Šã€‚æ¯ä¸ªé˜¶æ®µçš„ç½‘è¡¨ç”±å…¨å±€ GNN ç¼–ç ã€‚åœ¨è¿™ä¸‰ä¸ªé˜¶æ®µä¸­çš„æ¯ä¸€ä¸ªé˜¶æ®µï¼Œå›¾åµŒå…¥çš„ä½¿ç”¨éƒ½æ˜¯åŒé‡çš„ï¼šå®ƒä»¬æ˜¯é¢„æµ‹æ¨¡å‹å’Œ LSTM çš„è¾“å…¥ï¼Œå…¶ä¸­å›¾åµŒå…¥ç”¨ä½œæ—¶é—´åºåˆ—ã€‚å•ä¸€é¢„æµ‹æ¨¡å‹é¢„æµ‹æ¯ä¸ªé˜¶æ®µçš„ TNSï¼Œè€Œ LSTM å°†ç»¼åˆä½ç‚¹æ˜ å°„åˆ°è¿ç»­ä½ç‚¹ã€‚æ¯é˜¶æ®µé¢„æµ‹å¹³å‡å®ç°å°äº 12.6% çš„å½’ä¸€åŒ–å‡æ–¹æ ¹è¯¯å·®ï¼Œè€ŒåŸºäº GNN çš„ LSTM é¢„æµ‹åœ¨ä¸¤ä¸ªæµ‹è¯•ç”µè·¯ä¸­å®ç°å°äº 5.2%\néªŒè¯ # timing, power, drc\né€†å‘å·¥ç¨‹ # ReIGNN [107] å’Œ GNN-RE [108] ç­‰å·¥å…·åˆ©ç”¨ ML æ¥æ‰§è¡Œé€†å‘å·¥ç¨‹ä»»åŠ¡ï¼Œä¾‹å¦‚è¯† åˆ«çŠ¶æ€å¯„å­˜å™¨å’Œç ´è¯‘å­ç”µè·¯çš„åŠŸèƒ½ã€‚\næ¨¡æ‹Ÿ # æ¨¡æ‹Ÿè®¾è®¡æµç¨‹ çš„é«˜å¤æ‚åº¦æ˜¯ç”±äº å¤§çš„è®¾è®¡ç©ºé—´å’Œä¿¡å·æ•æ„Ÿæ€§ w.r.t.å™ªéŸ³ã€‚å› æ­¤ï¼Œæ¨¡æ‹Ÿæµç¨‹å¯ä»¥ä» ML ç­‰ç°ä»£æ–¹æ³•ä¸­å—ç›ŠåŒªæµ…ï¼Œä»è€Œä½¿æ–¹æ³•ç°ä»£åŒ–å¹¶æé«˜ QoRã€‚\næ‹“æ‰‘ç”Ÿæˆ # Sizing(è°ƒæ•´é•¿å®½æ¯” ) # CircuitGNN # AutoCkt : Deep Reinforcement Learning of Analog Circuit Designs (DATE,2020ï¼‰\nGCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning (DAC, 2020)\nCktGNN : Circuit Graph Neural Network for Electronic Design Automation (ICLR, 2023)\nDNN- Opt : An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks (DAC, 2021)\nAnalog Layout Automationï¼šç‰ˆå›¾å¤§å°ï¼ŒDRC é¢„æµ‹ [208]ï¼Œå¸ƒå±€ [212]ï¼Œè·¯ç”± [210]ï¼Œ # é¢„æµ‹å¯„ç”Ÿå‚æ•°ï¼š[217]ï¼ŒParaGraph [46] ï¼Œ [35] # LLM å¤§è¯­è¨€æ¨¡å‹ # å°†ç”Ÿæˆå¼äººå·¥æ™ºèƒ½ï¼ˆç‰¹åˆ«æ˜¯å¤§å‹è¯­è¨€æ¨¡å‹ (LLM)ï¼‰é›†æˆ åˆ° IC è®¾è®¡ä¸­æ­£åœ¨æˆä¸ºä¸€ç§å˜é©è¶‹åŠ¿ã€‚é€šè¿‡åˆ©ç”¨ä¸“æœ‰æ•° æ®é›†ï¼ŒIC è®¾è®¡å…¬å¸å¯ä»¥å¼€å‘äººå·¥æ™ºèƒ½åŠ©æ‰‹æ¥å¢å¼ºå’ŒåŠ å¿« è®¾è®¡è¿‡ç¨‹ã€‚è¿™äº›å·¥å…·èƒ½å¤Ÿæä¾›æ·±å…¥çš„è§è§£ï¼Œè‡ªåŠ¨æ‰§è¡Œå’Œ å®Œå–„ä¼ ç»Ÿçš„æ‰‹åŠ¨ä»»åŠ¡\nç›¸å…³æ•°æ®é›†ï¼š\nç”Ÿæˆ RTL # åŠŸèƒ½éªŒè¯ # LLM é€šè¿‡å°†è‡ªç„¶è¯­è¨€è§„èŒƒè½¬æ¢ä¸º SystemVerilog æ–­è¨€ (SVA)ï¼Œåœ¨åŠŸèƒ½éªŒè¯æ–¹é¢å–å¾—äº†é‡å¤§è¿›å±•ã€‚æ­¤è¿‡ç¨‹ ç¡®ä¿ RTL å®ç°éµå¾ªä»–ä»¬çš„é¢„æœŸè§„æ ¼ã€‚\nLLM åœ¨è§£å†³å¸ƒå°”å¯æ»¡è¶³æ€§ ï¼ˆSATï¼‰é—®é¢˜ [179] æ–¹é¢å–å¾—äº†æˆåŠŸï¼Œå¯åº”ç”¨äºéªŒè¯ç®— æœ¯ç”µè·¯ã€‚\nSecurity Verification: ä½¿ç”¨ LLM æŒ‡å‡º RTL çš„å®‰å…¨æ¼æ´ï¼ŒåŸºäº ChatGPT æ¨èå®‰å…¨ RTL ä»£ç  [181] å’Œç›¸å…³çš„æ–­è¨€ [182]\nè„šæœ¬ç”Ÿæˆå’Œæ¶æ„è®¾è®¡ # TCL è„šæœ¬ç”Ÿæˆ: ChatEDA [183] å¼•å…¥äº†åŸºäº LLM çš„ä»£ç†ï¼Œæ—¨ åœ¨ä¿ƒè¿›ä½¿ç”¨è‡ªç„¶è¯­è¨€è¿›è¡Œ EDA å·¥å…·æ§åˆ¶ï¼Œæä¾›äº†ä¸€ç§ æ›¿ä»£æ–¹æ¡ˆä¼ ç»Ÿ TCL è„šæœ¬ã€‚\nGPT4AIGChip [184] åˆ©ç”¨ LLMs ç”Ÿæˆ AI åŠ é€Ÿå™¨é«˜çº§åˆæˆçš„ C ä»£ç ã€‚\nåŒæ ·ï¼ŒYan ç­‰äºº [185] ç ”ç©¶äº† llm åœ¨ä¼˜åŒ– å†…å­˜è®¡ç®—(CIM) DNN åŠ é€Ÿå™¨ä¸­çš„ä½¿ç”¨ï¼Œå±•ç¤ºäº†è¯¥æ¨¡å‹åœ¨æé«˜è®¡ç®—æ•ˆç‡æ–¹é¢çš„æ½œåŠ›\n[186] æ·±å…¥ç ” ç©¶é‡å­æ¶æ„è®¾è®¡ï¼Œæ¢ç´¢é‡å­è®¡ç®—çš„å‰æ²¿ã€‚\næ¨¡æ‹Ÿ # å‚è€ƒ # æµ…è°ˆå¤§è¯­è¨€æ¨¡å‹ä¸ EDA\nLLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation\nLCM # EDA å·¥ä½œæµç¨‹ä»æœ€åˆçš„è§„æ ¼å»¶ä¼¸åˆ°è¯¦ç»†çš„æœ€ç»ˆå¸ƒå±€ï¼Œ æ¶µç›–å„ç§ç”µè·¯è®¾è®¡æ ¼å¼ï¼Œæ¯ç§æ ¼å¼éƒ½éœ€è¦ LCM å†…çš„ ä¸åŒç¼–ç å™¨ã€‚è¿™äº›ç¼–ç å™¨æ—¨åœ¨å¤„ç†ç‰¹å®šæ¨¡å¼ï¼ˆè§„èŒƒã€ æ¶æ„è®¾è®¡ã€é«˜çº§ç®—æ³•ã€RTL è®¾è®¡ã€ç”µè·¯ç½‘è¡¨å’Œç‰©ç†å¸ƒ å±€ï¼‰ï¼Œæ˜¯ LCM çš„æ ¸å¿ƒç»„ä»¶ã€‚\nè™½ç„¶è¿™äº›æ¨¡å‹å·²ç»åœ¨åŸºå‡†æ•°æ®é›†ä¸Š è¯æ˜äº†æœ‰æ•ˆæ€§ï¼Œä½†å®ƒä»¬æ¨å¹¿åˆ°æ–°é¢–è®¾è®¡çš„èƒ½åŠ›ä»ç„¶æ˜¯ ä¸€ä¸ªä»¤äººæ‹…å¿§çš„é—®é¢˜ã€‚\nç”µè·¯æ•°æ®å›ºæœ‰çš„è®¡ç®—å’Œç»“æ„çš„ ç‹¬ç‰¹èåˆéœ€è¦è¶…è¶Šé€šç”¨äººå·¥æ™ºèƒ½è§£å†³æ–¹æ¡ˆèƒ½åŠ›çš„ç»†è‡´ å…¥å¾®çš„ç†è§£ã€‚ä¾‹å¦‚ï¼Œåœ¨ä¸æ·±å…¥ç†è§£ç”µè·¯è®¾è®¡ç»†å¾®å·®åˆ« çš„æƒ…å†µä¸‹å°† LLM åº”ç”¨äº RTL ç”Ÿæˆé€šå¸¸æ— æ³•å®ç°æœ€ä½³ PPA ç»“æœã€‚\nå¤§å‹åŸºç¡€æ¨¡å‹ï¼ˆå¦‚ BERT [2]ã€GPT [5] å’Œ MAE [8]ï¼‰çš„å‡ºç°ï¼Œå·²ç»é‡æ–°å®šä¹‰äº†äººå·¥æ™ºèƒ½çš„æ ¼ å±€ï¼Œæä¾›äº†ä¸€ç§åˆ†å‰çš„æ–¹æ³•ï¼Œå¯¹ä¸åŒçš„æ•°æ®è¿›è¡Œå¹¿æ³› çš„é¢„è®­ç»ƒï¼Œç„¶åé’ˆå¯¹ç‰¹å®šä»»åŠ¡è¿›è¡Œæœ‰é’ˆå¯¹æ€§çš„å¾®è°ƒã€‚ è¿™ç§æ–¹æ³•æœ‰åŠ©äºå®ç°å„ç§æ•°æ®ç±»å‹çš„çªç ´ï¼Œé¢„ç¤ºç€äºº å·¥æ™ºèƒ½åº”ç”¨çš„æ–°æ—¶ä»£ã€‚\né€šè¿‡æ”¯ æŒ LCMï¼Œæˆ‘ä»¬ç«™åœ¨ EDA é©å‘½çš„é£å£æµªå°–ï¼Œè¶…è¶Šç‰¹å®š äºä»»åŠ¡çš„é™åˆ¶ï¼Œæ‹¥æŠ±äººå·¥æ™ºèƒ½åŸç”Ÿè§£å†³æ–¹æ¡ˆæ¨åŠ¨ç”µè·¯ è®¾è®¡åˆ›æ–°ã€æ•ˆç‡å’Œå“è¶Šçš„æœªæ¥\nå¯¹é½æŒ‘æˆ˜\né‰´äº LCM ä¾èµ–äºå¹¿æ³›ã€é«˜è´¨é‡çš„è®­ç»ƒæ•°æ®é›†ï¼Œæ•°æ® ç¨€ç¼ºæˆä¸ºä¸€ä¸ªå…³é”®éšœç¢\nå›¢é˜Ÿ # åŒ—å¤§ CECA\nä¸Šäº¤\né¦™æ¸¯ä¸­æ–‡\nå¤æ—¦\nåä¸ºè¯ºäºšæ–¹èˆŸå®éªŒå®¤ï¼Œåä¸ºæµ·æ€\nå‚è€ƒ # 2403.07257] The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models (arxiv.org)\nA Comprehensive Survey on Electronic Design Automation and Graph Neural Networksâ€”â€”EDA+GNN\nä¹¦ï¼š Machine Learning Applications in Electronic Design Automation | SpringerLink\ninnovus # flow # floorplan # è€ƒè™‘å› ç´  # å°è£…å½¢å¼ é¢ç§¯ã€ç»•é€šæ€§ã€ç”µæºå®Œæ•´æ€§ã€æ—¶åºæ€§èƒ½ã€åŠŸè€— Hard IP ä½¿ç”¨éœ€æ±‚ åŸºç¡€æ¦‚å¿µ # Box # Die Box: æ•´ä¸ªèŠ¯ç‰‡åŒºåŸŸ\nCore Box: æ ‡å‡†å•å…ƒå’Œ IP æ‘†æ”¾å•å…ƒ\nIO Box: IO å•å…ƒæ‘†æ”¾åŒºåŸŸ(çº¢è‰²ä¸é»„è‰²ä¹‹é—´)\nCore2IO Box: éš”ç¦»è·ç¦»ï¼Œç”µå‹éš”ç¦»ï¼ŒESD ä¿æŠ¤ï¼ŒCore ç”µæºç¯åˆ›å»ºï¼ˆç»¿è‰²çº¢è‰²ä¹‹é—´ï¼‰\nsite, row, # Site(æœ€å°å¸ƒå±€å•ä½) # SITE çš„ç±»åˆ«é€šå¸¸åˆ†ä¸º core å’Œ padï¼Œåˆ†åˆ«å¯¹åº”ç€ std cell çš„ row å’Œ io cell çš„ rowã€‚ SITE çš„æ–¹å‘é€šå¸¸æœ‰ Xï¼ŒYï¼ŒR90 ä¸‰ä¸ªå‚æ•°ã€‚X ä»£è¡¨å¯ä»¥æ²¿ X è½´ç¿»è½¬ï¼ŒY ä»£è¡¨å¯ä»¥æ²¿ Y è½´ç¿»è½¬ï¼ŒR90 ä»£è¡¨å¯ä»¥ä»»æ„ç¿»è½¬ã€‚ SIZE å®šä¹‰äº† site çš„å®½åº¦ï¼Œé€šå¸¸ std cell éƒ½æ˜¯ site çš„æ•´æ•°å€é«˜åº¦ï¼Œå®½åº¦ Row(Standard/l0 cell æ‘†æ”¾ä½ç½®) # æ•´æ•°å€ Site Row ä¹Ÿæœ‰è‡ªå·±çš„æ–¹å‘ï¼Œå¦‚ä¸Šå›¾ç®­å¤´æ‰€ç¤ºï¼Œé€šå¸¸ç›¸é‚»çš„ row ä¼š abut ä¸” flipï¼Œè¿™æ ·ç›¸é‚» site å¯ä»¥ å…±ç”¨ä¸€æ ¹ç”µæºçº¿ï¼ŒèŠ‚çœ Power èµ„æºã€‚ Row Cut é—®é¢˜ éæ•´æ•°å€ Row ä½åŠŸè€—è®¾è®¡ æ‰€æœ‰ std cell éƒ½å¿…é¡» snap åˆ° row ä¸Šé¢ï¼Œè¿™æ˜¯æœ€åŸºæœ¬çš„ place è§„åˆ™ é»˜è®¤çš„ std cell æ‘†æ”¾æ–¹å‘éµä» Row çš„æ–¹å‘ï¼Œå³æ–¹å‘ç®­å¤´ä¸€è‡´ï¼Œä½†æ˜¯æ ¹æ® cell æœ¬èº«çš„ symmetryï¼Œstd cell çš„æ‘†æ”¾ä½ç½®ä¹Ÿå¯ä»¥æœ‰å¦‚ä¸Šå›¾æ‰€ç¤ºçš„é€‰æ‹© å®é™… design ä¸­ï¼Œæˆ‘ä»¬è¿˜èƒ½ç»å¸¸è§åˆ°ä¸€äº›å…¶ä»–ç§ç±»çš„ rowã€‚å¸¸è§çš„æœ‰ double heightï¼Œtrible height çš„ rowï¼Œç”¨æ¥æ‘†æ”¾ä¸¤å€é«˜ï¼Œä¸‰å€é«˜çš„ cellã€‚ ä¸€èˆ¬æˆ‘ä»¬åªå…è®¸åˆ›å»ºæ•´æ•°å€é«˜çš„ rowï¼Œè€Œåœ¨ Voltage island ä¸­ï¼Œæˆ‘ä»¬å…è®¸åˆ›å»ºéæ•´æ•°å€é«˜çš„ Rowï¼Œæ¯”å¦‚é»˜è®¤ç”µå‹åŒºåŸŸç”¨çš„æ˜¯ 9T å•å…ƒï¼Œè€Œåœ¨ Voltage island ä¸­æˆ‘ä»¬ä½¿ç”¨äº† 12T çš„ cellï¼Œè¿™æ—¶å€™å°±éœ€è¦åˆ›å»ºéæ•´æ•°å€é«˜åº¦çš„ row EndCap, WellTap, Decap # åœ¨åç«¯ç‰©ç†è®¾è®¡ä¸­ï¼Œé™¤äº†ä¸ï¼Œéï¼Œæˆ–ç­‰ä¸€äº›å¸¸è§çš„æ ‡å‡†å•å…ƒå¤–ï¼Œè¿˜æœ‰ä¸€äº›ç‰¹æ®Šçš„ç‰©ç†å•å…ƒ(physical cell)ï¼Œå®ƒä»¬é€šå¸¸ æ²¡æœ‰é€»è¾‘ç”µè·¯ï¼Œä¸å­˜åœ¨ä¸ netlist å½“ä¸­ï¼Œä½†æ˜¯å¯¹æ•´ä¸ªèŠ¯ç‰‡çš„è¿è¡Œï¼Œç¨³å®šå´èµ·ç€ä¸¾è¶³è½»é‡çš„ä½œç”¨ã€‚\nEndCap # ä¹Ÿå« boundary cellï¼Œ æ‹è§’å•å…ƒ æ˜¯ä¸€ç§ç‰¹æ®Šçš„æ ‡å‡†å•å…ƒã€‚ ä½œç”¨æ˜¯ç¡®ä¿æ¯ä¸ª nwell éƒ½æ˜¯ nwell enclosedï¼Œç±»ä¼¼ä¸€ä¸ªå°é—­ç¯ã€‚ä¸»è¦åŠ åœ¨ row çš„ç»“å°¾(ä¸¤è¾¹éƒ½è¦åŠ )ï¼Œä»¥åŠ memory æˆ–è€…å…¶ä»– block çš„å‘¨å›´åŒ…è¾¹ WellTap # welltap æ˜¯åªåŒ…å« well contact çš„ cellï¼Œå°†è¡¬åº•æ¥åˆ°ç”µæºå’Œåœ°ç½‘ç»œï¼Œé¿å…è¡¬åº•æ‚¬æµ®ã€‚ä¸»è¦é˜²æ­¢ CMOS å™¨ä»¶çš„å¯„ç”Ÿé—©é”æ•ˆåº”(latch-up)\nä¸€èˆ¬ tap cell çš„ä½œç”¨èŒƒå›´æ˜¯ 30~40um, å³æ¯éš” 60um å·¦å³æ”¾ç½®ä¸€ä¸ª tap cellï¼Œå…·ä½“çš„æ•°æ®è¦å‚è€ƒè‰ºå•†ç»™çš„ document\nwell tap cell ä¸€èˆ¬äº¤é”™æ‘†æ”¾ï¼Œç±»ä¼¼æ£‹ç›˜åˆ†å¸ƒã€‚ Decap # Decap cellï¼Œå»è€¦å•å…ƒï¼Œè¿™æ˜¯ä¸€ç§ç‰¹æ®Šçš„ Filler cellã€‚ å½“ç”µè·¯ä¸­å¤§é‡å•å…ƒåŒæ—¶ç¿»è½¬æ—¶ä¼šå¯¼è‡´å†²æ”¾ç”µç¬é—´ç”µæµå¢å¤§ï¼Œä½¿å¾—ç”µè·¯ åŠ¨æ€ä¾›ç”µç”µå‹ä¸‹é™ æˆ–åœ°çº¿ç”µå‹å‡é«˜ï¼Œå¼•èµ·åŠ¨æ€ç”µå‹é™ä¿—ç§° IR-dropã€‚ä¸ºäº†é¿å… IR-drop å¯¹ç”µè·¯æ€§èƒ½çš„å½±å“ï¼Œé€šå¸¸åœ¨ç”µæºå’Œåœ°çº¿ä¹‹é—´æ”¾ç½® ç”± MOS ç®¡æ„æˆçš„ç”µå®¹ï¼Œè¿™ç§ç”µå®¹è¢«ç§°ä¸ºå»è€¦ç”µå®¹æˆ–è€…å»è€¦å•å…ƒï¼Œå®ƒçš„ä½œç”¨æ˜¯åœ¨ç¬æ€ç”µæµå¢å¤§ï¼Œç”µå‹ä¸‹é™æ—¶å‘ç”µè·¯è¡¥å……ç”µæµä»¥ä¿æŒç”µæºå’Œåœ°çº¿ä¹‹é—´çš„ç”µå‹ç¨³å®šï¼Œé˜²æ­¢ç”µæºçº¿çš„ç”µå‹é™å’Œåœ°çº¿ç”µå‹çš„å‡é«˜ã€‚ Filler # ç¼“è§£ dynamic IR drop, eco\né€šå¸¸æ˜¯å•å…ƒåº“ä¸­ä¸é€»è¾‘æ— å…³çš„å¡«å……ç‰©\nå¯ä»¥åˆ†ä¸º I/O filler(pad filler)ä»¥åŠæ™®é€šçš„ standard cell filler.\npad filerï¼Œé€šå¸¸æ˜¯ç”¨æ¥å¡«å…… I/O å•å…ƒä¸ I/O å•å…ƒä¹‹é—´çš„ç©ºéš™ã€‚ä¸ºäº†æ›´å¥½çš„å®Œæˆ power ringï¼Œä¹Ÿå°±æ˜¯ ESD ä¹‹é—´çš„ç”µæºè¿æ¥ã€‚é€šå¸¸æ˜¯åœ¨ Floorplan é˜¶æ®µæ—¶æ·»åŠ ã€‚\nstandard cell filler, ä¹Ÿæ˜¯ä¸ºäº†å¡«å…… std cell ä¹‹é—´çš„ç©ºéš™ã€‚ä¸»è¦æ˜¯ä¸ºäº†æ»¡è¶³ DRC è§„åˆ™å’Œè®¾è®¡éœ€æ±‚ï¼Œå¹¶å½¢æˆ power railsã€‚è¿™ä¸ªåœ¨ route ä¹‹å‰ï¼Œä¹‹ååŠ éƒ½å¯ä»¥ã€‚\nDecap cellï¼Œå»è€¦å•å…ƒï¼Œè¿™æ˜¯ä¸€ç§ç‰¹æ®Šçš„ Filler cellã€‚\nå½“ç”µè·¯ä¸­å¤§é‡å•å…ƒåŒæ—¶ç¿»è½¬æ—¶ä¼šå¯¼è‡´å†²æ”¾ç”µç¬é—´ç”µæµå¢å¤§ï¼Œä½¿å¾—ç”µè·¯ åŠ¨æ€ä¾›ç”µç”µå‹ä¸‹é™ æˆ–åœ°çº¿ç”µå‹å‡é«˜ï¼Œå¼•èµ·åŠ¨æ€ç”µå‹é™ä¿—ç§° IR-dropã€‚ä¸ºäº†é¿å… IR-drop å¯¹ç”µè·¯æ€§èƒ½çš„å½±å“ï¼Œé€šå¸¸åœ¨ç”µæºå’Œåœ°çº¿ä¹‹é—´æ”¾ç½® ç”± MOS ç®¡æ„æˆçš„ç”µå®¹ï¼Œè¿™ç§ç”µå®¹è¢«ç§°ä¸ºå»è€¦ç”µå®¹æˆ–è€…å»è€¦å•å…ƒï¼Œå®ƒçš„ä½œç”¨æ˜¯åœ¨ç¬æ€ç”µæµå¢å¤§ï¼Œç”µå‹ä¸‹é™æ—¶å‘ç”µè·¯è¡¥å……ç”µæµä»¥ä¿æŒç”µæºå’Œåœ°çº¿ä¹‹é—´çš„ç”µå‹ç¨³å®šï¼Œé˜²æ­¢ç”µæºçº¿çš„ç”µå‹é™å’Œåœ°çº¿ç”µå‹çš„å‡é«˜ã€‚\néœ€è¦æ³¨æ„çš„æ˜¯ Decap cell æ˜¯ å¸¦æœ‰ metal å±‚ çš„ï¼Œä¸ºäº†ä¸å½±å“å·¥å…· routing resourceï¼Œä¸€èˆ¬å»ºè®®æ˜¯æœ€å routing å…¨éƒ¨ç»“æŸåå†åŠ ï¼ŒåŠ å®Œä¹‹åå†æ·»åŠ æ™®é€šçš„ä¸å¸¦ metal çš„ filer.\nhard IP # hard IP å°±æ˜¯ macro\nmacro æœ‰è‡ªå·± å•ç‹¬çš„ lef æ–‡ä»¶ï¼Œ å®šä¹‰å½¢çŠ¶ï¼Œpin ä¿¡æ¯ç­‰ç­‰\nhard IP ä¸€èˆ¬æœ‰ï¼šSRAM/DDR/PLL/AD/DA\nå¸¸ç”¨åŸåˆ™\nMacro ä¸€èˆ¬æ‘†æ”¾åœ¨èŠ¯ç‰‡æˆ–æ¨¡å—(block)è¾¹ç¼˜ Macro æ‘†æ”¾æ—¶å°½é‡ç¼©çŸ­ä¸å…¶é€šä¿¡çš„ 10 æˆ– Macro çš„è·ç¦» Macro æ‘†æ”¾æ—¶å°½é‡ç¼©çŸ­å…¶ pins ä¸ standard cell è°¡è¾‘çš„è·ç¦» Macro ä¹‹é—´ç•™å¤Ÿå®‰å…¨è·ç¦» é‡è§† macro ä¹‹é—´çš„ channelï¼Œå¯ä»¥ abut å°½é‡ abut, channel ä¸­åœ¨ place æ—¶æ ¹æ®éœ€æ±‚åŠ å…¥ soft blockage æ ‡å‡†å•å…ƒåŒºåŸŸå°½é‡ä¿æŒè¿ç»­ï¼Œä¸è¦äº§ç”Ÿå°å®½åº¦çš„ channel; é•¿å®½æ¯”æ¥è¿‘ 1 backbox # BlackBox ç±»ä¼¼äºä¸€ä¸ª HardMacroï¼Œå®ƒå†…éƒ¨çš„ä¸œè¥¿å®Œå…¨çœ‹ä¸è§ï¼Œåªæ˜¯ä¸€ä¸ªé»‘ç›’å­ï¼Œä½†æ˜¯å®ƒåˆç±»ä¼¼äºä¸€ä¸ª ModuleBoundaryã€‚å®ƒå¯ä»¥è¢«æ”¹å˜å½¢çŠ¶ï¼Œè€Œä¸”å®ƒå¯ä»¥è¢«åˆ†é… pin å’Œè¢«åˆ†å‰²å‡ºå»(partition)ã€‚å¦‚ä¸‹å›¾æ‰€ç¤ºï¼Œç°è‰²çš„å½¢çŠ¶å°±æ˜¯ Black Boxã€‚\nBlackBox æ˜¯ä¸€ç§è¾ƒä¸ºç²—ç³™çš„æ¨¡å‹ï¼Œç”±äºå®ƒçœ‹ä¸è§é‡Œé¢çš„ä¸œè¥¿ï¼Œè¿™æ ·çš„ç»“æ„ä½¿å¾—å®ƒåšä»»ä½• implementation é€Ÿåº¦éƒ½å¾ˆå¿«ï¼Œå–è€Œä»£ä¹‹çš„ç²¾å‡†åº¦å°±ä¼šç›¸å¯¹è¾ƒä½\ntrack, pitch # track # èµ°çº¿è½¨é“ï¼Œä¿¡å·çº¿é€šå¸¸åœ¨ track ä¸Š å¯ä»¥çº¦æŸèµ°çº¿çš„æ–¹å‘ Std Cell çš„é«˜åº¦é€šå¸¸ç”¨ metal2 track pitch æ¥è¡¨ç¤ºï¼Œå¸¸ç”¨çš„ std cell åº“æœ‰ 7T/9T /12Tï¼Œå°±æ˜¯ä»¥ track æ¥åŒºåˆ†çš„ï¼Œ 9T å°±æ˜¯è¯´ std cell çš„é«˜åº¦èŒƒå›´å†…å¯ä»¥èµ°ä¹æ¡çº¿ï¼Œæ‰€ä»¥ä¸€èˆ¬æ¥è®²ï¼Œ 7Tcell çš„ size æœ€å°ï¼Œ 9T cell çš„ size ç¨å¤§ã€‚ å¸ƒçº¿æ—¶ï¼Œå¾€å¾€ç¬¬ä¸€å±‚ä¸€èˆ¬æ˜¯æ°´å¹³ï¼Œç¬¬äºŒå±‚å‚ç›´ï¼Œç›¸äº’äº¤æ›¿ .lef ä¸­å®šä¹‰å¦‚ä¸‹ï¼Œä¸¾ä¾‹ï¼š\nLAYER M1 TYPE ROUTING ;#TYPE ROUTINGä»£è¡¨è¿™æ˜¯ä¸€å±‚èµ°çº¿å±‚ï¼Œæˆ‘ä»¬è¿˜æœ‰å…¶ä»–çš„typeåŒ…æ‹¬Implant, Mastersliceç­‰. DIRECTION VERTICAL ; #DIRECTIONä»£è¡¨è¿™å±‚Metal preferèµ°çº¿æ–¹å‘ï¼Œè¿™è¾¹å€¼å¾—æ³¨æ„çš„æ˜¯ï¼Œæ¯å±‚trackä¼šåˆ†ä¸ºpref trackå’Œnon pref trackã€‚pref trackå°±æ˜¯è¿™å±‚layerä¸Šä¸»æµçš„èµ°çº¿æ–¹å‘ï¼Œé‚£å‰©ä¸‹çš„non pref trackå°±æ˜¯éä¸»æµæ–¹å‘ã€‚å› æ­¤ä¸Šè¿°ä¾‹å­ä¸­çš„ä¸»æµèµ°çº¿æ–¹å‘å°±æ˜¯vertical(çºµå‘)ï¼Œéä¸»æµå°±æ˜¯æ¨ªå‘(honrizontal)ã€‚é€šå¸¸ã€‚èµ°non-pref trackçš„wireä¼šæ¯”è¾ƒå®½ï¼Œè¿™æ ·å°±æ¯”è¾ƒå ç”¨ç»•çº¿èµ„æºã€‚æ‰€ä»¥ï¼Œä¸€èˆ¬ä¸æ¨èä½¿ç”¨non-pref trackã€‚ç‰¹åˆ«æ˜¯åœ¨å…ˆè¿›å·¥è‰ºçš„è®¾è®¡ä¸­ï¼Œç»•çº¿èµ„æºæå…¶ç´§å¼ ï¼Œä¸€èˆ¬å¾ˆå°‘ç”¨åˆ°non-pref track. PITCH 0.090 0.064 #trackä¹‹é—´çš„é—´è·ï¼Œå‚ç›´æ–¹å‘é—´è·æ˜¯0.09ï¼Œæ°´å¹³æ–¹å‘æ˜¯0.064. OFFSET 0.000 0.000 #ç¬¬ä¸€æ¡trackåç¦»èµ·å§‹ç‚¹çš„ä¸¾ä¾‹ MAXWIDTH 2; #WIDTHå°±ä»£è¡¨é»˜è®¤è¿™å±‚layerä¸Šwireçš„å®½åº¦ï¼ŸMAXWIDTHå°±ä»£è¡¨æœ€é«˜ä¸èƒ½è¶…è¿‡å¤šå°‘width WIDTH 0.032; Grid # Litho Gridï¼Œä¸­æ–‡åï¼Œå…‰åˆ»æ ¼ç‚¹ã€‚åˆè¢«ç§°ä¸ºåˆ¶é€ å•å…ƒæ ¼ç‚¹ï¼Œè¿™æ˜¯ æœ€åŸºæœ¬çš„ç½‘æ ¼å•å…ƒï¼Œä»»ä½•å…ƒä»¶éƒ½è¦å¯¹ Litho Grid ä¸Šï¼Œä¸ç„¶å°±æ— æ³•è¢«åˆ¶é€  å®ƒå®šä¹‰åœ¨ design çš„ technology LEF. e.g.: MANUFACTURINGGRID 0.001;. è¿™å°±ä»£è¡¨ç€æ”¹è®¾è®¡çš„åˆ¶é€ å•å…ƒæ ¼ç‚¹é—´è·ä¸º 0.001, èµ·å§‹ç‚¹æ˜¯ Die Box çš„ lower left è§’ä¸Š Blockage, halo # Net, Wire # Net # çº¿ç½‘ï¼Œä¹Ÿå°±æ˜¯ Verilog é‡Œçš„ wire(è¿˜æœ‰ triã€worã€triorã€wandã€triandã€triregã€tri1ã€tri0ã€supply0ã€supply1) Wire\nåç«¯å·¥å…·ä¸­çš„ wire æŒ‡çš„æ˜¯ net çš„ ç‰©ç†åŒ–æ¦‚å¿µ æ¯ä¸€æ¡ net åœ¨åç«¯å·¥å…·é‡Œé¢æ˜¯ç”±è®¸å¤šå°æ®µçš„ wire ç»„æˆï¼Œæ¯ä¸€å°æ®µ wire æˆ‘ä»¬ç§°ä¹‹ä¸º wire segment. wire æŒ‰ç…§ç±»å‹å¯ä»¥åˆ†ä¸º Regular Wire(ä¿¡å·çº¿)ï¼ŒSpecial Wire(ç”µæºçº¿)ï¼ŒPatch Wire(è¡¥ä¸çº¿)ã€‚ Regular Wire å°±æ˜¯æˆ‘ä»¬å¹³å¸¸è§åˆ°çš„ä¿¡å·è¿çº¿ï¼Œè¿æ¥å„ä¸ª Siqnal Pin çš„é‡‘å±çº¿æ®µã€‚æ¯å±‚é‡‘å±å±‚ä¸Šçš„ Regular wire é»˜è®¤çš„å®½åº¦éƒ½æ˜¯ä¸€æ ·çš„ã€‚ Special Wire å°±æ˜¯ç”µæºæ¥åœ°çº¿ï¼Œå¹³å¸¸æˆ‘ä»¬æ‰€è§åˆ°çš„ power ringï¼Œstripesï¼Œpower rail ç­‰éƒ½æ˜¯ Special Wireã€‚ä¸€èˆ¬ç”¨é«˜å±‚é‡‘å±èµ°çº¿. Patch Wireï¼Œæˆ‘ä»¬ç§°ä¹‹ä¸ºè¡¥ä¸çº¿ã€‚è¿™æ˜¯å…ˆè¿›å·¥è‰ºä¸­çš„ä¸€ç§èµ°çº¿ï¼Œç”¨äºä¿®å¤ Min Areaï¼ŒMinStep ç­‰ DRCï¼Œä¸å±äºä»»ä½• netã€‚ Pin # å¼•è„š\nåˆ†ä¸º Instance Pin, I/O Pin, Physical Pin, Partition Pin:\nInstance Pin: cell çš„ pin\nI/O Pin: æ¨¡å—è¾“å…¥è¾“å‡ºï¼Œä¹Ÿå« IO port\nPhysical Pin: Physical Pin æ˜¯ IO pin å…·ä½“ç‰©ç†åŒ–çš„ä¿¡æ¯ï¼Œè¯¥å¼•è„šç”¨äºåº•å±‚æ¨¡å—ä¸ä¸Šå±‚æ¨¡å—æ‹¼æ¥æ—¶çš„æ¥å£ï¼Œç±»ä¼¼ä¸€ä¸ªçº½æ‰£ä¸€æ ·ï¼Œå®šä¹‰æ¨¡å—èµ°çº¿çš„èµ·ç‚¹å’Œç»ˆç‚¹ã€‚å®ƒä¹Ÿæ˜¯æœ‰å…·ä½“çš„é‡‘å±å±‚å‚æ•°ä¿¡æ¯ï¼Œå’Œæ™®é€š wire ä¸€æ ·ã€‚\nPartition Pin: åˆ‡åˆ†æ¨¡å—çš„å¼•è„šã€‚ç”¨äºåœ¨é¡¶å±‚æ¨¡å—æœªåˆ‡åˆ†æ—¶ï¼Œå®šä¹‰ physical pin çš„ä½ç½®ï¼Œè¿™ä¸ªé˜¶æ®µçš„ physical pinï¼Œæˆ‘ä»¬ç§°ä¹‹ä¸º partition pinã€‚å’Œ Physical Pin ä¸€æ ·ï¼Œä»–å…·æœ‰å®é™…çš„é‡‘å±å±‚å‚æ•°ä¿¡æ¯ã€‚\nplacement # æ‘†æ”¾æ ‡å‡†å•å…ƒï¼ŒåŒæ—¶æ»¡è¶³å„ç§ constraint\nä¼šåˆ æ‰ç»¼åˆååŠ å…¥çš„ buffer\nåŸºç¡€æ¦‚å¿µ # Tie High/Low\nç”µå‹è½¬æ¢\nå°ºå¯¸è¶Šå°è¶Šé‡è¦ï¼Œé™ç”µ\nGlobal/Detail Place\nDetail æ˜¯æŠŠ Global åçš„å•å…ƒæ”¾åˆ°ç½‘æ ¼ä¸ŠåŒæ—¶æ»¡è¶³ constraint è¦æ±‚\ndrv\nhvt å’Œ lvt\nHVT (High Voltage Threshold)ï¼šé«˜ç”µå‹é˜ˆå€¼æ™¶ä½“ç®¡ã€‚è¿™ç±»å•å…ƒåº“çš„ç‰¹ç‚¹æ˜¯å®ƒä»¬çš„é˜ˆå€¼ç”µå‹è¾ƒé«˜ï¼Œå› æ­¤å®ƒä»¬åœ¨æ³„æ¼ç”µæµï¼ˆleakage currentï¼‰æ–¹é¢è¡¨ç°è¾ƒå¥½ï¼Œä¹Ÿå°±æ˜¯è¯´ åœ¨é™æ€åŠŸè€—æ–¹é¢æ¯”è¾ƒä½ã€‚ä½†æ˜¯ï¼Œå®ƒä»¬çš„å¼€å…³é€Ÿåº¦è¾ƒæ…¢ï¼Œå› æ­¤åœ¨æ€§èƒ½ï¼ˆspeedï¼‰æ–¹é¢ä¸å¦‚ä½é˜ˆå€¼ç”µå‹çš„å•å…ƒåº“ã€‚HVT å•å…ƒåº“é€šå¸¸ç”¨äºå¯¹åŠŸè€—è¦æ±‚è¾ƒé«˜çš„åœºåˆï¼Œä½†å¯¹æ€§èƒ½è¦æ±‚ä¸æ˜¯éå¸¸é«˜çš„åœ°æ–¹ã€‚ LVT (Low Voltage Threshold)ï¼šä½ç”µå‹é˜ˆå€¼æ™¶ä½“ç®¡ã€‚ä¸ HVT ç›¸åï¼ŒLVT å•å…ƒåº“çš„é˜ˆå€¼ç”µå‹è¾ƒä½ï¼Œè¿™ä½¿å¾—å®ƒä»¬åœ¨å¼€å…³é€Ÿåº¦ä¸Šæ›´å¿«ï¼Œå› æ­¤æ€§èƒ½è¾ƒé«˜ã€‚ä½†æ˜¯ï¼Œè¿™ç§é€Ÿåº¦çš„æå‡æ˜¯ä»¥å¢åŠ æ³„æ¼ç”µæµä¸ºä»£ä»·çš„ï¼Œä¹Ÿå°±æ˜¯è¯´å®ƒä»¬çš„é™æ€åŠŸè€—è¾ƒé«˜ã€‚LVT å•å…ƒåº“é€šå¸¸ç”¨äºå¯¹æ€§èƒ½è¦æ±‚è¾ƒé«˜çš„è®¾è®¡ä¸­ã€‚ CTS # placement åçš„ clock tree æ˜¯ç†æƒ³çš„ï¼ˆæ²¡æœ‰å»¶æ—¶ï¼‰\nä¸»è¦çš„è¡Œä¸ºæ˜¯æ’å…¥ buffer/inverter\nå¸Œæœ›åˆ°åŒä¸€çº§ï¼ˆæµæ°´çº¿çš„çº§ï¼Ÿï¼‰çš„æ—¶é’Ÿ delay æ˜¯ä¸€è‡´çš„\nå¦‚æœæœ‰ä¸åŒ clockï¼Œä¹Ÿè¦è€ƒè™‘ clock ä¹‹é—´çš„å½±å“\ninnouvs çš„ CTS å·¥å…·å« ccopt\nè¯„ä»·æŒ‡æ ‡ï¼š(latency (insertion delay), skew, clock power, clock em, long common path(cppr), duty cycle)\nåŸºæœ¬æ¦‚å¿µ # route # ä¸‰ä¸ªæ­¥éª¤ï¼šglobal route, track assignmentï¼ˆåˆ†é… global route çš„ track ç»™å¯¹åº”çš„ netï¼‰, detail route\nåŸºæœ¬çŸ¥è¯† # nano # SI # Antenna # eco route # å·¥è‰ºåˆ¶é€ ï¼Œæ …ææ”¾ç”µç ´å\nsignoff çš„æ—¶å€™ä¼šæ£€æŸ¥è¿™ä¸ªé—®é¢˜ï¼Œå·¥å…·ä¼šåŠ ä¸Š\nè¿æ¥åˆ°æ …æçš„é¢ç§¯ä¸è¦å¤ªå¤§\nsign off # åŸºæœ¬çŸ¥è¯† # mode # function # æœ€å¸¸è§ æ ‡å‡†æ—¶åºçº¦æŸæ¨¡å¼ Scan shift # ç§»ä½æ‰«ææ¨¡å¼ ç”±äºèŠ¯ç‰‡å†…éƒ¨æ˜¯ä¸ªé»‘ç›’å­ï¼Œåœ¨å¤–éƒ¨éš¾ä»¥æ§åˆ¶ã€‚æˆ‘ä»¬å°†èŠ¯ç‰‡ä¸­çš„æ‰€åº”ç”¨çš„æ™®é€šå¯„å­˜å™¨æ›¿æ¢æˆå¸¦æœ‰æ‰«æåŠŸèƒ½çš„æ‰«æå¯„å­˜å™¨ï¼Œé¦–å°¾ç›¸è¿æˆä¸²ï¼Œä»è€Œå¯ä»¥å®ç°é™„åŠ çš„æµ‹è¯•åŠŸèƒ½ï¼Œè¿™å°±æ˜¯ Scan chain çš„æ¦‚å¿µã€‚ä¸‹å›¾ä¸€å°±æ˜¯æ‰«æå¯„å­˜å™¨ï¼Œä¸‹å›¾äºŒå°±æ˜¯å°†æ‰«æå¯„å­˜å™¨ä¸²èµ·æ¥çš„ Scan Chain Capture # ä¹Ÿå« Stuck-at æ¨¡å¼ DC æ¨¡å¼ï¼šä¸»è¦æ£€æŸ¥æˆ‘ä»¬å¹³æ—¶å¸¸è§çš„ stuckat 0/1 é”™è¯¯ã€‚æ¯”å¦‚ä¸‹å›¾ä¸­çš„ inverter A ç«¯å¦‚æœè¢«æ¥åˆ°äº† VSS ç«¯çš„è¯ï¼Œå°±æ˜¯ä¸€ä¸ª stuck at 1 çš„ fault ASST # At Speed MBIST # Boundary Scan # common command # #gui innovus -no_gui win/win_off #gui å¼€å…³ win_offç”¨ä¸äº†ï¼Ÿ #run innovus -init init.tcl source xxx.tcl dbGet top.insts.name selectInst xxx_insts_name dbGet selected.pgInstTerms.name #kill ps -ef | grep innovus killall -9 innovus å®æˆ˜ c # 0_æ‰€éœ€æ–‡ä»¶ï¼š # netlist\ntech_lef, cell_lef(standard cell, io, ip(ram))\npex_tech(best, worst, typ_qrcTechFile)\nmmmc.viewDefinition.tcl\nlibrary_set\nfast standard cell\u0026rsquo;s .lib, ip\u0026rsquo;s .lib slow standard cell\u0026rsquo;s .lib, ip\u0026rsquo;s .lib rc corner\nbest/worst qrcTechFile(unreadable) delay_corner\nconstraint_mode\nconfig sdc_file\nanalysis_view\n1_æ•°æ®åˆå§‹åŒ– # è®¾ç½® netlist\ntech_lefï¼Œcell_lef\npex_tech\nset scenarios\nset cell type\n############################################################## # Common design settings # Created by Yanfuti ############################################################## ### design information set design \u0026#34;leon\u0026#34; ### design data directory set project_root \u0026#34;..\u0026#34; set library_root \u0026#34;~/BackEnd/innovus_learn/library\u0026#34; set reports_root \u0026#34;${project_root}/reports\u0026#34; ### gate level netlist files set import_netlists \u0026#34;\u0026#34; lappend import_netlists \u0026#34;${project_root}/netlist/post_syn_netlist/${design}.vnet.gz\u0026#34; ### SDC files ### tech lef set tech_lef \u0026#34;${library_root}/tlef/gsclib045_tech.lef\u0026#34; ### library files set cell_lef \u0026#34;\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/gsclib045_hvt_macro.lef\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/gsclib045_macro.lef\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/MEM1_256X32.lef\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/MEM2_128X32.lef\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/pdkIO.lef\u0026#34; lappend lef_files \u0026#34;${library_root}/lef/pads.lef\u0026#34; ### PEX tech set qrc_tech(rcbest) \u0026#34;${library_root}/tech/qrc/rcbest/qrcTechFile\u0026#34; set qrc_tech(rcworst) \u0026#34;${library_root}/tech/qrc/rcworst/qrcTechFile\u0026#34; set qrc_tech(typical) \u0026#34;${library_root}/tech/qrc/typical/qrcTechFile\u0026#34; ### view (scenarios) of each step set default_scenarios \u0026#34;func_slow_rcworst\u0026#34; set placeopt_scenarios \u0026#34;func_slow_rcworst\u0026#34; set cts_scenarios \u0026#34;cts_slow_rcworst\u0026#34; set clockopt_scenarios \u0026#34;func_slow_rcworst func_fast_rcbest\u0026#34; set routeopt_scenarios \u0026#34;func_slow_rcworst func_fast_rcbest\u0026#34; ### cells type settings set fillers_ref \u0026#34;FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8\u0026#34; set welltap_ref \u0026#34;DECAP8\u0026#34; ############################################################## # END ############################################################## 2_import # set init_top_cell $design #ç»™è¯¥designèµ‹ä¸€ä¸ªåå­— set init_verilog $import_netlists #è®¾ç½®verilogæ–‡ä»¶çš„è·¯å¾„ set init_lef_file [concat $tech_lef $lef_files] #è®¾ç½®lef fileçš„è·¯å¾„ set init_pwr_net \u0026#34;VDD\u0026#34; #è¡¨ç¤ºåˆå§‹ç”µæºç½‘ç»œçš„æ ‡è¯†ç¬¦æˆ–åç§° set init_gnd_net \u0026#34;VSS\u0026#34; #è¡¨ç¤ºåˆå§‹æ¥åœ°ç½‘ç»œçš„æ ‡è¯†ç¬¦æˆ–åç§° set init_mmmc_file \u0026#34;../viewDefinition.tcl\u0026#34; #è®¾ç½®mmmcæ–‡ä»¶çš„è·¯å¾„ setImportMode -keepEmptyModule true #-keepEmptyModuleæ˜¯ä¸€ä¸ªå‘½ä»¤çš„å‚æ•°ï¼Œå®ƒæŒ‡å®šæ˜¯å¦åœ¨å¯¼å…¥è®¾è®¡æ—¶ä¿ç•™ç©ºçš„æ¨¡å—ï¼Œç©ºçš„æ¨¡å—ï¼Œé¡¾åæ€ä¹‰ï¼Œæ²¡æœ‰ä»»ä½•å†…å®¹ï¼ˆå¦‚å®ä¾‹åŒ–ï¼Œä¿¡å·ï¼Œé€»è¾‘ï¼Œå£°æ˜ç­‰ï¼‰çš„æ¨¡å—ã€‚é€šè¿‡ä¿ç•™è¿™äº›æ¨¡å—ï¼Œå¯ä»¥ç¡®ä¿è®¾è®¡çš„å±‚æ¬¡ç»“æ„ä¸å˜ï¼Œæ–¹ä¾¿åç»­çš„è®¾è®¡è¿­ä»£ä¸è°ƒè¯•ã€‚ ### read design init_design #å¼€å§‹å¯¼å…¥è®¾è®¡ setIoFlowFlag 0 #æ­¤å†…å®¹å¯ä»¥å…ˆå¿½ç•¥ ### connect pg (pg--power ground) globalNetConnect $init_pwr_net -type pgpin -pin VDD -all #globalNetConnectï¼Œç”¨äºè¿æ¥å…¨å±€ç½‘ç»œä¹Ÿå°±æ˜¯ç”¨äºå®šä¹‰å…¨å±€ç”µæºï¼ˆPowerï¼‰å’Œåœ°ï¼ˆGroundï¼‰è¿æ¥ã€‚åœ¨åç«¯è®¾è®¡é˜¶æ®µï¼Œéœ€è¦æ˜ç¡®çš„å®šä¹‰ç”µæºå’Œåœ°å¦‚ä½•è¿æ¥åˆ°å„ä¸ªæ¨¡å—å’Œå•å…ƒã€‚$init_pwr_net æ˜¯ä¸€ä¸ªå˜é‡ï¼Œè¡¨ç¤ºåˆå§‹ç”µæºç½‘ç»œçš„åç§°ï¼Œæ­¤å¤„ç­‰ä»·äºVDDï¼Œ-type æ˜¯æŒ‡å®šè¿æ¥çš„ç±»å‹æ˜¯ç”µæº/åœ°å¼•è„šï¼ˆpgpinï¼‰-------pgpinï¼ˆpower ground pinï¼‰ï¼Œ-pin VDDï¼Œè¿™æ˜¯å¦ä¸€ä¸ªå‚æ•°ï¼Œç”¨äºæŒ‡å®šè¿æ¥çš„å¼•è„šåç§°æˆ–æ ‡è¯†ç¬¦ï¼Œè¿™é‡Œæ˜¯æŒ‡å®šè¿æ¥åˆ°ç”µæºå¼•è„šï¼Œä¹Ÿå°±æ˜¯è¦å°†$init_pwr_net è¿æ¥åˆ°æ‰€æœ‰åä¸ºVDDçš„å¼•è„šä¸Šï¼Œ-all è¡¨ç¤ºè¯¥è¿æ¥é€‚ç”¨äºè®¾è®¡ä¸­çš„æ‰€æœ‰å®ä¾‹ã€‚ globalNetConnect $init_gnd_net -type pgpin -pin VSS -all #åŒä¸Šï¼Œè¿™é‡Œä¸æŒ¨ä¸ªè§£é‡Šï¼Œç»¼åˆè¯´æ˜ä¸€ä¸‹ï¼Œä¹Ÿå¯çœ‹ä½œæ˜¯ä¸Šä¸€æ¡çš„æ€»ç»“ï¼šå°†å˜é‡$init_pwr_netï¼ˆé€šå¸¸æ˜¯è¡¨ç¤ºæŸä¸ªç”µæºç½‘ç»œï¼Œä¾‹å¦‚ VSSï¼‰è¿æ¥åˆ°è®¾è®¡ä¸­æ‰€æœ‰å•å…ƒå’Œæ¨¡å—ä¸­çš„ VSS å¼•è„šã€‚è¿™ç§å…¨å±€è¿æ¥æ˜¯ä¸ºäº†ç¡®ä¿è®¾è®¡ä¸­çš„æ‰€æœ‰æ¨¡å—å’Œå•å…ƒéƒ½èƒ½æ­£ç¡®åœ°è¿æ¥åˆ°ç”µæºç½‘ç»œï¼Œç¡®ä¿ç”µæºä¾›ç»™çš„ä¸€è‡´æ€§å’Œå¯é æ€§ã€‚ ### save design file delete -force ${data_dir}/${current_step}.enc* #ä¿å­˜è®¾è®¡ä¹‹å‰æŠŠè¯¥è·¯å¾„ä¸‹å­˜åœ¨çš„.encæ–‡ä»¶å…¨éƒ¨åˆ é™¤ saveDesign ${data_dir}/${current_step}.enc #saveDesignå‘½ä»¤ï¼Œç”¨äºä¿å­˜è®¾è®¡ï¼Œå…¶åæ¥çš„æ˜¯ä¿å­˜è®¾è®¡çš„æ–‡ä»¶è·¯å¾„ mmmc(viewDefinition.tcl)\n### library set (-aocv or lvf, spatial socv) create_library_set -name \u0026#34;fast\u0026#34; -timing\\ [list \\ ${library_root}/liberty/fast_vdd1v2_basicCells.lib\\ ${library_root}/liberty/fast_vdd1v2_basicCells_hvt.lib\\ ${library_root}/liberty/MEM1_256X32_slow.lib\\ ${library_root}/liberty/MEM2_128X32_slow.lib\\ ] create_library_set -name \u0026#34;slow\u0026#34; -timing\\ [list \\ ${library_root}/liberty/slow_vdd1v0_basicCells.lib\\ ${library_root}/liberty/slow_vdd1v0_basicCells_hvt.lib\\ ${library_root}/liberty/MEM1_256X32_slow.lib\\ ${library_root}/liberty/MEM2_128X32_slow.lib\\ ] ### rc corner create_rc_corner -name \u0026#34;rc_best\u0026#34;\\ -preRoute_res 1.34236\\ -postRoute_res 1.34236\\ -preRoute_cap 1.10066\\ -postRoute_cap 0.960235\\ -postRoute_xcap 1.22327\\ -preRoute_clkres 0\\ -preRoute_clkcap 0\\ -postRoute_clkcap {0.969117 0 0}\\ -T 0\\ -qx_tech_file ${library_root}/tech/qrc/rcbest/qrcTechFile create_rc_corner -name \u0026#34;rc_worst\u0026#34;\\ -preRoute_res 1.34236\\ -postRoute_res 1.34236\\ -preRoute_cap 1.10066\\ -postRoute_cap 0.960234\\ -postRoute_xcap 1.22327\\ -preRoute_clkres 0\\ -preRoute_clkcap 0\\ -postRoute_clkcap {0.969117 0 0}\\ -T 125\\ -qx_tech_file ${library_root}/tech/qrc/rcworst/qrcTechFile ### delay corner for each pvt (process voltage temperature) : library set + rc corner create_delay_corner -name slow_rcworst\\ -library_set slow\\ -rc_corner rc_worst create_delay_corner -name fast_rcbest\\ -library_set fast\\ -rc_corner rc_best ### mode : (func + shift + capture) #ä¸€èˆ¬å¯¹ä¸åŒæƒ…å†µæœ‰å¤šä¸ªsdcæ–‡ä»¶ï¼Œæ¯”å¦‚ç°åœ¨æœ‰ä¸¤ç§delay_corner,å°±å¯ä»¥å†™ä¸¤ä¸ªï¼Œä¸è¿‡ç°åœ¨åªæœ‰ä¸€ä¸ªç°æˆçš„sdcæ–‡ä»¶æ‰€ä»¥åªå†™ä¸€ä¸ª create_constraint_mode -name functional \\ -sdc_files [list ${sdc_file}] ### define view (mode + delay corner) create_analysis_view -name func_slow_rcworst -constraint_mode functional -delay_corner slow_rcworst create_analysis_view -name func_fast_rcbest -constraint_mode functional -delay_corner fast_rcbest ### set analysis view status set_analysis_view -setup [list func_slow_rcworst] -hold [list func_fast_rcbest] 3_floorPlan # floorPlan -site CoreSite -d 930 600.28 0 1.71 0 1.71 -fplanOrigin llcorner\t#-d \u0026lt;W H Left Bottom Right Top\u0026gt; å¾—åˆ°çš„æ˜¯Die size; -s å¾—åˆ°çš„æ˜¯Core size; #-fplanOrigin llcorner è®¾ç½®åŸç‚¹åæ ‡ #æ‰‹åŠ¨æ”¾ç½®marco: shift+rè¿›å…¥ç§»åŠ¨æ¨¡å¼ï¼Œé€‰ä¸­åç§»åŠ¨marco å¯¹é½ï¼Œç§»åŠ¨ï¼šç”¨ ctrl é€‰æ‹©å¤šä¸ª macro\nå¯¼å‡ºä½ç½® tcl æ–‡ä»¶ï¼Œæ–¹ä¾¿ä¸‹æ¬¡è‡ªåŠ¨åŒ–ï¼š\næ³¨æ„ï¼è¿™éƒ¨åˆ†è¦æ‰‹å·¥ï¼ï¼\n1. é€‰ä¸­macrof 2. writeFPlanScript -selected -fileName ${project_root}/scripts/macro_placement.tcl 3. source ${project_root}/scripts/macro_placement.tcl #fix macro dbGet top.insts.cell.subClass block dbGet [dbGet top.insts.cell.subClass block -p2].name dbSet [dbGet top.insts.cell.subClass block -p2].pStatus fixed ### create placement and routing halo around hard macros (instance name vs cell name, and reference name) set halo_left 2.0 set halo_right 2.0 set halo_top 2.0 set halo_bottom 2.0 set rhalo_space 2.0 deleteHaloFromBlock -allBlock deleteRoutingHalo -allBlocks #addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top -allBlock foreach macro [dbGet [dbGet top.insts.cell.subClass block -p2].name] { addHaloToBlock $halo_left $halo_bottom $halo_right $halo_top $macro addRoutingHalo -space $rhalo_space -top Metal11 -bottom Metal1 -inst $macro } ### place ports set input_ports [dbGet [dbGet top.terms.direction input -p].name] editPin -pinWidth 0.08 -pinDepth 0.32 -fixOverlap 1 -unit TRACK -spreadDirection clockwise -layer 5 -spreadType START -spacing 4 -start 0 -200 -pin $input_ports -fixedPin -side LEFT set output_ports [dbGet [dbGet top.terms.direction output -p].name] editPin -pinWidth 0.08 -pinDepth 0.32 -fixOverlap 1 -unit TRACK -spreadDirection counterclockwise -layer 5 -spreadType START -spacing 4 -start 0 -200 -pin $output_ports -fixedPin -side RIGHT dbSet top.terms.pStatus fixed #æ”¾ç½®blockage 2. writeFPlanScript -selected -fileName ${project_root}/scripts/blockage_placement.tcl 3. source ${project_root}/scripts/blockage_placement.tcl #ä¸€äº›endcap, welltap ### insert boundary cells (endcap) set endcap_prefix \u0026#34;ENDCAP\u0026#34; set endcap_left \u0026#34;FILL2\u0026#34; set endcap_right \u0026#34;FILL2\u0026#34; set endcap_top \u0026#34;FILL1\u0026#34; set endcap_bottom \u0026#34;FILL1\u0026#34; deleteFiller -prefix $endcap_prefix setEndCapMode -reset setEndCapMode -topEdge $endcap_top setEndCapMode -bottomEdge $endcap_bottom setEndCapMode -leftEdge $endcap_left setEndCapMode -rightEdge $endcap_left setEndCapMode -leftBottomCorner $endcap_bottom setEndCapMode -leftTopCorner $endcap_top setEndCapMode -rightBottomCorner $endcap_bottom setEndCapMode -rightTopCorner $endcap_top setEndCapMode -leftBottomEdge $endcap_left setEndCapMode -leftTopEdge $endcap_left setEndCapMode -rightBottomEdge $endcap_right setEndCapMode -rightTopEdge $endcap_right addEndCap -prefix $endcap_prefix ### create well tap cells (fix latch up) set welltap_prefix \u0026#34;WELLTAP\u0026#34; deleteFiller -prefix $welltap_prefix addWellTap -prefix $welltap_prefix -cell $welltap_ref -cellInterval 70 -checkerBoard 4_powerPlan # ### remove all existing power routing editDelete -use {POWER} -shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL} #Add power Stripe setAddStripeMode -reset setAddStripeMode -stacked_via_bottom_layer Metal1 -stacked_via_top_layer Metal1#æŒ‡å®šæœ€åº•å±‚å’Œæœ€é¡¶å±‚è¦ç”¨viaè¿æ¥çš„æ˜¯å“ªäº›å±‚ï¼Œæ­¤å¤„æˆ‘ä»¬åªcreate Metal1æœ€åº•å±‚çš„railsï¼Œæ‰€ä»¥top_layerå’Œbottom_layeréƒ½æ˜¯Metal1ã€‚ addStripe -nets { VDD } -layer Metal1 -direction horizontal -width 0.120 -spacing 1.710 -set_to_set_distance 3.420 -start [expr 1.71 - 0.120 / 2.0] -stop $die_y1 -area $die_area -area_blockage $macro_region #-nets æŒ‡å®šæ˜¯VDD #-layer æŒ‡å®šä½¿ç”¨çš„å±‚ï¼Œæ­¤å¤„æ˜¯Metal1 #-direction æŒ‡å®šæ–¹å‘ï¼Œæ­¤å¤„ä¸ºhorizontal #-width ä¸€èˆ¬æ¥è¯´æ˜¯std cellçš„VDDçš„widthæ˜¯å¤šå°‘å°±è®¾ä¸ºå¤šå°‘ï¼Œä¸‹å›¾æ‰€ç¤ºæ˜¯0.12ï¼Œæ‰€ä»¥æˆ‘ä»¬ä¹Ÿè®¾ä¸º0.12 addStripe -nets { VSS } -layer Metal1 -direction horizontal -width 0.120 -spacing 1.710 -set_to_set_distance 3.420 -start [expr 1.71*2 - 0.120 / 2.0] -stop $die_y1 -area $die_area -area_blockage $macro_region ##ç»™macroé€šè¿‡ringåŠ ä¸Špower strip ### create power rings for memory cells {Metal8 \u0026amp; Metal9} setAddRingMode -reset deselectAll selectInst [dbGet [dbGet top.insts.cell.subClass block -p2].name] setAddRingMode -stacked_via_bottom_layer Metal1 -stacked_via_top_layer Metal9 addRing -nets {VDD VSS} -type block_rings -around selected -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 5 bottom 5 left 5 right 5} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 5 bottom 5 left 5 right 5} deselectAll ### create power stripes (Metal8 and Metal9) #editDelete -use {POWER} -shape {RING STRIPE FOLLOWPIN IOWIRE COREWIRE BLOCKWIRE PADRING BLOCKRING FILLWIRE FILLWIREOPC DRCFILL} setAddStripeMode -reset setAddStripeMode -break_at {block_ring} -stacked_via_bottom_layer Metal1 -stacked_via_top_layer Metal9 addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 5 -spacing 1.25 -set_to_set_distance 72 -start_from bottom -start_offset 40 -stop_offset 0 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 setAddStripeMode -reset setAddStripeMode -break_at {block_ring} -stacked_via_bottom_layer Metal1 -stacked_via_top_layer Metal9 addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 5 -spacing 1.25 -set_to_set_distance 75 -start_from left -start_offset 35 -stop_offset 0 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 #check set report_drc_dir ${project_root}/reports/${current_step} file mkdir ${report_drc_dir} verify_drc -limit 99999 -report ${report_drc_dir}/verify_drc.rpt#ç»™ä¸€ä¸ªerroræ•°é‡çš„é™åˆ¶ -limit 99999 verifyConnectivity -net {VDD VSS} -error 99999 -report ${report_drc_dir}/verifyConnectivity.rpt #ç»™ä¸€ä¸ªerroræ•°é‡çš„é™åˆ¶ -limit 99999 redirect -tee ${report_drc_dir}/checkPlace.rpt {checkPlace} å¯ä»¥åœ¨è¿™é‡ŒæŸ¥çœ‹æŠ¥å‘Šï¼š\n#ä¸Šé¢è¿™ä¸ªbugï¼š deleteRouteBlk -name $rblkg_prefix 5_place_opt # setDesignMode\n-nodeï¼Œåˆ«ç§°â€œè¶…çº§å¼€å…³â€ï¼Œæ˜¯æ¯”è¾ƒé‡è¦çš„ä¸€ä¸ªè®¾ç½®ï¼Œå¯ä»¥é’ˆå¯¹ æŸä¸€ç§ç‰¹å®šçš„å·¥è‰ºåšä¸€äº›åŸºç¡€çš„è®¾ç½®ã€‚å®ƒçš„é€‰é¡¹å¾ˆå¤šï¼Œåˆ†åˆ«å¯¹åº”ä¸åŒ Foundary çš„ä¸åŒå·¥è‰ºçš„åŒºåˆ«ï¼ŒN ç³»åˆ—å°±æ˜¯å°ç§¯ç”µçš„ï¼ŒS ç³»åˆ—å°±æ˜¯ä¸‰æ˜Ÿçš„ã€‚ã€‚ã€‚\n-processï¼Œç›¸æ¯”äº-nodeï¼Œ-process æ˜¯æ›´ é€šç”¨çš„è®¾ç½®ï¼Œå› ä¸ºå¯ä»¥çœ‹åˆ°-node é‡Œé¢çš„éƒ½æ˜¯ 20 ä»¥ä¸‹çš„ï¼Œæ­¤å¤„ç”¨åˆ°çš„å·¥è‰ºæ˜¯ 45ï¼Œæ‰€ä»¥ä½¿ç”¨æ›´ä¸ºé€šç”¨çš„-process 45ã€‚åœ¨æˆç†Ÿçš„å·¥è‰ºä¸­ï¼Œéƒ½æœ‰ç‰¹å®šçš„æ•°å­—å»ä»£æ›¿ï¼Œæ¯”å¦‚ 40ï¼Œ28 ç­‰ç­‰ã€‚\n-topRoutingLayer,-bottomRoutingLayer. å°±æ˜¯å‘Šè¯‰å·¥å…·åªèƒ½ç”¨å“ªäº›å±‚è¿›è¡Œç»•çº¿\nsetAnalysisMode\n-analysisType {single | bcwc | onChipVariation}\nå…¶ä¸­(onChipVariation)æ¨¡æ‹Ÿçš„ PVT æ¡ä»¶çš„åå·®ä¼šæ›´æ¥è¿‘å®é™…æƒ…å†µï¼Œä¼šå‡å°‘ä¸€äº›ä¸å¿…è¦çš„æ‚²è§‚é‡ã€‚\nä¸€èˆ¬éƒ½ç”¨ OCV\n-cppr æ˜¯å…³äº clock line ä¸Šçš„ common path çš„ä¸€ä¸ªå¤„ç†æ–¹å¼\nsetOptMode\n-addInstancePrefix, -addNetPrefix\nå·¥å…·åœ¨ä¼˜åŒ–çš„è¿‡ç¨‹ä¸­ä¼šå¢åŠ å¾ˆå¤šæ–°çš„ Cellï¼Œå¯¹äºè¿™äº› Cellï¼Œæˆ‘ä»¬å¸Œæœ›ä»–ä»¬éƒ½å¸¦ä¸€ä¸ªæˆ‘ä»¬èƒ½å¿«é€Ÿè¾¨åˆ«ä»–ä»¬çš„åå­—ã€‚ä¹Ÿå°±æ˜¯ Prefixï¼ˆå‰ç¼€ï¼‰ã€‚å½“ç„¶ï¼Œå¯ä»¥ç»™ Instance åŠ  Prefixï¼Œé‚£ä¹ˆä¹Ÿå¯ä»¥ç»™ Net åŠ  Prefix\ne.g.:\nsetOptMode -addInstancePrefix \u0026#34;PRECTS_\u0026#34; -addNetPrefix \u0026#34;PRECTS_NET_\u0026#34; -powerEffort {none|low|high}\n-maxDensity -maxLength setTieHiLoMode\nè¿™æ¡å‘½ä»¤æœ¬èº«åªæ˜¯å»æ§åˆ¶é‚£äº›åŠ çš„ Tie-high å’Œ Tie-low çš„ Cellï¼Œä¹Ÿå°±æ˜¯è¯´åœ¨ç”µè·¯ä¸­æŸäº›åœ°æ–¹ç”µå¹³éœ€è¦æ‹‰é«˜å’Œæ‹‰ä½ï¼Œå°±éœ€è¦ ä¸“é—¨çš„ Cell å»åšè¿™äº›è¿æ¥ã€‚\n-maxFanout 2 ï¼Œå°±æ˜¯è®¾ç½®ä¸€ä¸ª Tie cell å¯ä»¥è¿æ¥å‡ ä¸ª Fanoutã€‚è‹¥è®¾ç½®çš„å¤ªå¤§ï¼Œå¯èƒ½å‡ºç°çš„é—®é¢˜ï¼šéœ€è¦æ‹‰é«˜çš„æ—¶å€™æ‹‰ä¸é«˜ï¼Œéœ€è¦æ‹‰ä½çš„æ—¶å€™æ‹‰ä¸ä½ã€‚è‹¥æ˜¯è®¾ç½®çš„å¤ªå°ï¼Œå¯èƒ½å¯¼è‡´ Tie Cell æœ€åå±€éƒ¨çš„ density ä¼šå‡ºç°é—®é¢˜ã€‚ -honorDontTouch true ï¼Œå°±æ˜¯è®¾ç½®ä¸º honorDontTouch çš„æƒ…å†µä¸‹åˆ°åº•è¦ä¸è¦åŠ  Tieï¼Œä¸€èˆ¬åŠ çš„ DontTouch éƒ½æ˜¯å·¥ç¨‹å¸ˆè‡ªå·±åŠ çš„ï¼Œä¹Ÿå°±æ˜¯çœŸçš„ä¸å¸Œæœ›åŠ¨çš„åœ°æ–¹ï¼Œæ‰€ä»¥è®¾ç½®ä¸º true -honorDontUse trueï¼ŒåŒä¸Šä¸€æ ·ï¼Œæ˜¯å·¥ç¨‹å¸ˆçœŸçš„ä¸éœ€è¦ç”¨åˆ°çš„ï¼Œæ‰€ä»¥è®¾ç½®ä¸º trueã€‚ -prefix â€œPRECTS_TIE_â€ , ç»™åŠ çš„ Tie cell åŠ ä¸€ä¸ª Prefixï¼ˆå‰ç¼€ï¼‰ã€‚ä¾¿äºè¯†åˆ«ã€‚ -cell {TIEHI TIELO} å°±æ˜¯æŒ‡å®šæˆ‘ä»¬éœ€è¦åŠ çš„ Tie Cell çš„ç±»å‹ setNanoRouteMode\nè¿™é‡Œçš„ç»•çº¿æ˜¯ global route\n-routeWithTimingDriven -true ä¹Ÿå°±æ˜¯å‘Šè¯‰å·¥å…·åœ¨ç»•çº¿çš„æ—¶å€™è€ƒè™‘æ—¶åºã€‚ group_path, setPathGroupOptions\n-effortLevel å¯¹ä¸åŒçš„ path group çš„å…³æ³¨ä¸ä¸€æ ·ï¼Œå¦‚æ­¤å¤„ï¼Œæˆ‘ä»¬ å…³å¿ƒ reg2regï¼Œæ‰€ä»¥æŠŠ reg2reg çš„ effortLevel è®¾ç½®ä¸º high set_dont_use_cells\nä¸€èˆ¬ç”¨äºä¼˜åŒ– PPA çš„æ—¶å€™, æŠŠä¸€äº›é¢ç§¯å¤§çš„, åŠŸè€—å¤§çš„åˆ æ‰\nset_clock_uncertainty\nset_clock_uncertainty 150 [all_clocks] -setup\nplace : jitter + clock skew + route correlation (si) + extra margin clock : jitter + route correlation (si) + extra margin route : jitter + extra margin signoff : jitter + extra margin set_max_transition\nä¸€èˆ¬å¯ä»¥æŒ‰ç…§ clock_cycle çš„æ¯”ä¾‹æ¥å®šï¼Œå¯¹ clock ä¸Šé¢çš„ transition ä¸€èˆ¬å®šä¸º 5%-8%ï¼Œå¯¹ data ä¸Šé¢çš„ transition ä¸€èˆ¬å®šä¸º 15%-20%\nåº“é‡Œé¢ä¹Ÿæœ‰ä¸€äº›å…³äº max_transition çš„é™åˆ¶, ä½†æ˜¯å¾€å¾€æ¯”è¾ƒå®½æ¾, éœ€è¦è‡ªå·±è®¾ç½®\n-clock_path xxx [all_clocks]\n-data_path xxx [all_clocks]\n-override, è¦†ç›–å…¶ä»–åœ°æ–¹çš„å…³äº max_transition çš„è®¾ç½®\nplace_opt_design\nä½¿ç”¨ GigaPlace è¿›è¡Œå¸ƒå±€ä¼˜åŒ–\n-expanded_views å°±æ˜¯å‘Šè¯‰å·¥å…·ä¸è¦åš view çš„ merge\n-out_dir å°±æ˜¯å‘Šè¯‰å·¥å…·è¾“å‡ºçš„ path æ”¾åœ¨å“ªä¸ªåœ°æ–¹\n-prefix â€innovus_placeoptâ€œ\n6_CTS # set_ccopt_property\næŸ¥çœ‹ clk_buffer ç§ç±»ï¼šget_lib_cell *CLK*BUF*ï¼Œä¸€èˆ¬ä¸é€‰ hvt buffer_cells clock_gating_cells use_inverters effort max_fanout target_skew target_max_trans target_insertion_delay route_type use_estimated_routes_during_final_implementation add_ndr\nNDR:(Non-Default Rule)\nclock ä¸Šçš„ route éœ€è¦å’Œ standard cell ä¸Šçš„ä¸ä¸€æ ·ï¼Œéœ€è¦æ›´å¤§çš„é—´è·ã€‚ã€‚ã€‚\nccopt_design\n7_cts_opt # optDesign -expandedViews -setup -hold -drv -outDir \u0026quot;myreports/${current_step}/innovus_clockopt\u0026quot; -postCTS -prefix \u0026quot;innovus_clockopt\u0026quot;\n8_route # ä¼˜åŒ– # ä¼˜åŒ–ç›®æ ‡ # æ—¶åº(Performance)\nè®¾è®¡è§„åˆ™(DRV): transition(slew)/cap/wire length setup / hold /recovery/ removal /other å™ªå£°: Sl violation åŠŸè€—(Power):\nleakage/internal/switching é¢ç§¯(Area): total standard cell area\nDFM: ç”µè¿ç§»(EM)\ninnovus ä¼˜åŒ–æµç¨‹ # æœ‰äº›å…¬å¸ä¸åš postCTS_opt, åº”ä¸ºè¿˜æ²¡æœ‰è¿›è¡ŒçœŸå®çš„å¸ƒçº¿ï¼ŒRC å»¶æ—¶ä¼°ç®—ä¸å‡†ï¼Œå°¤å…¶æ˜¯å¯¹ hold æ¥è¯´ã€‚\nåšå…³äº hold çš„ä¼˜åŒ–æ˜¯å¾ˆæœ‰é™çš„ï¼ŒåŸºæœ¬ä¸Šåªæœ‰æ’å…¥ buffer å’Œè°ƒæ•´ sizeï¼ŒCTS ä¹‹ååŸºæœ¬ä¸ä¼šå°†å­˜åœ¨çš„ buffer åˆ æ‰ï¼Œå› æ­¤ä¸€èˆ¬æ²¡ä»€ä¹ˆä¼˜åŒ–\nåœ¨ placement å°±å­˜åœ¨çš„ vio å¾ˆéš¾åœ¨åé¢çš„ä¼˜åŒ–ä¸­å»æ‰\næ–‡ä»¶åç§° # GDSIIï¼š # å®ƒæ˜¯ç”¨æ¥æè¿°æ©æ¨¡å‡ ä½•å›¾å½¢çš„äº‹å®æ ‡å‡†ï¼Œæ˜¯äºŒè¿›åˆ¶æ ¼å¼ï¼Œå†…å®¹åŒ…æ‹¬å±‚å’Œå‡ ä½•å›¾å½¢çš„åŸºæœ¬ç»„æˆã€‚\nCIFï¼š # ï¼ˆcaltech intermediate formatï¼‰, å« caltech ä¸­ä»‹æ ¼å¼ï¼Œæ˜¯å¦ä¸€ç§åŸºæœ¬æ–‡æœ¬çš„æ©æ¨¡æè¿°è¯­è¨€ã€‚\nLEFï¼š # ï¼ˆlibrary exchange formatï¼‰, å«åº“äº¤æ¢æ ¼å¼ï¼Œå®ƒæ˜¯æè¿°åº“å•å…ƒçš„ç‰©ç†å±æ€§ï¼ŒåŒ…æ‹¬ç«¯å£ä½ç½®ã€å±‚å®šä¹‰å’Œé€šå­”å®šä¹‰ã€‚å®ƒæŠ½è±¡äº†å•å…ƒçš„åº•å±‚å‡ ä½•ç»†èŠ‚ï¼Œæä¾›äº†è¶³å¤Ÿçš„ä¿¡æ¯ï¼Œä»¥ä¾¿å…è®¸å¸ƒçº¿å™¨åœ¨ä¸å¯¹å†…éƒ¨å•å…ƒçº¦æŸæ¥è¿›è¡Œä¿®è®¢çš„åŸºç¡€ä¸Šè¿›è¡Œå•å…ƒè¿æ¥ã€‚\nåŒ…å«äº†å·¥è‰ºçš„æŠ€æœ¯ä¿¡æ¯ï¼Œå¦‚å¸ƒçº¿çš„å±‚æ•°ã€æœ€å°çš„çº¿å®½ã€çº¿ä¸çº¿ä¹‹é—´çš„æœ€å°è·ç¦»ä»¥åŠæ¯ä¸ªè¢«é€‰ç”¨ cellï¼ŒBLOCKï¼ŒPAD çš„å¤§å°å’Œ pin çš„å®é™…ä½ç½®ã€‚ cellï¼ŒPAD çš„è¿™äº›ä¿¡æ¯ç”±å‚å®¶æä¾›çš„ LEF æ–‡ä»¶ç»™å‡ºï¼Œè‡ªå·±å®šåˆ¶çš„ BLOCK çš„ LEF æ–‡ä»¶æè¿°ç» ABSTRACT åç”Ÿæˆï¼Œåªè¦æŠŠè¿™ä¸¤ä¸ª LEF æ–‡ä»¶æ•´åˆèµ·æ¥å°±å¯ä»¥äº†ã€‚\nLayerï¼š pitch: track ä¹‹é—´çš„æœ€å°è·ç¦» offsetï¼štrack åˆ°è¾¹ç¼˜çš„æœ€å°è·ç¦» areaï¼šä¸€å—é‡‘å±çš„æœ€å°é¢ç§¯ SPACINGTABLE: Standard cell # DEFï¼š # ï¼ˆdesign exchange formatï¼‰ï¼Œå«è®¾è®¡äº¤æ¢æ ¼å¼ï¼Œå®ƒæè¿°çš„æ˜¯ å®é™…çš„è®¾è®¡ï¼Œå¯¹åº“å•å…ƒåŠå®ƒä»¬çš„ä½ç½®å’Œè¿æ¥å…³ç³»è¿›è¡Œäº†åˆ—è¡¨ï¼Œä½¿ç”¨ DEF æ¥åœ¨ä¸åŒçš„è®¾è®¡ç³»ç»Ÿé—´ä¼ é€’è®¾è®¡ï¼ŒåŒæ—¶åˆå¯ä»¥ä¿æŒè®¾è®¡çš„å†…å®¹ä¸å˜ã€‚DEF ä¸åªä¼ é€’å‡ ä½•ä¿¡æ¯çš„ GDSII ä¸ä¸€æ ·ã€‚å®ƒè¿˜ç»™å‡ºäº†å™¨ä»¶çš„ç‰©ç†ä½ç½®å…³ç³»å’Œæ—¶åºé™åˆ¶ç­‰ä¿¡æ¯ã€‚\nä¸»è¦åŒ…å«å¦‚ä¸‹å†…å®¹:\nç‰ˆæœ¬å’Œè®¾è®¡åç§°\nå•ä½å’Œæ•°æ®åº“è®¾ç½®\nè®¾è®¡ç»„ä»¶ï¼ˆComponentsï¼‰\nå¼•è„šï¼ˆPinsï¼‰\nç½‘è¡¨ï¼ˆNetsï¼‰\nè½¨é“ï¼ˆTracksï¼‰å’Œ GCell ç½‘æ ¼\nåŒºåŸŸï¼ˆRegionsï¼‰å’Œæ¥¼å±‚è§„åˆ’ï¼ˆFloorplanningï¼‰åŒºåŸŸ\nç»„ï¼ˆGroupsï¼‰å’Œç»„çº¦æŸ\nVIAs\nç‰¹æ®Šç½‘è¡¨ï¼ˆSpecial Netsï¼‰\nå±æ€§ï¼ˆPropertiesï¼‰\nä¸€ä¸ªå®ä¾‹:\nVERSION 5.8 ;\rDIVIDERCHAR \u0026#34;/\u0026#34; ;\rBUSBITCHARS \u0026#34;[]\u0026#34; ;\rDESIGN my_chip_design ;\rUNITS DISTANCE MICRONS 1000 ;\rDIEAREA ( 0 0 ) ( 100000 100000 ) ;\r// Components\rCOMPONENTS 300 ;\r- comp1 cell1 + PLACED ( 10000 10000 ) N ;\r- comp2 cell2 + PLACED ( 20000 20000 ) N ;\r...\rEND COMPONENTS\r// Pins\rPINS 50 ;\r- pin1 + NET net1 + DIRECTION INPUT + USE SIGNAL\r+ PORT\r+ LAYER metal1 ( 0 0 ) ( 100 100 )\r+ PLACED ( 5000 5000 ) N ;\r...\rEND PINS\r// Nets\rNETS 200 ;\r- net1\r+ ROUTED\r+ metal1 ( 10000 10000 ) ( 15000 15000 )\r+ VIA via1 ( 15000 15000 )\r+ metal2 ( 15000 15000 ) ( 20000 20000 ) ;\r...\rEND NETS\r// Tracks and GCells Grid\rTRACKS\r...\rEND TRACKS\rGCELLGRID\r...\rEND GCELLGRID\r// Regions and Floorplan\rREGIONS\r...\rEND REGIONS\r// Groups and Constraints\rGROUPS\r...\rEND GROUPS\r// VIAs\rVIAS 10 ;\r- via1\r+ RECT metal1 ( -5 -5 ) ( 5 5 )\r+ RECT via ( -5 -5 ) ( 5 5 )\r+ RECT metal2 ( -5 -5 ) ( 5 5 ) ;\r...\rEND VIAS\r// Special Nets\rSPECIALNETS\r...\rEND SPECIALNETS\r// Properties\rPROPERTYDEFINITIONS\r...\rEND PROPERTYDEFINITIONS\rEND DESIGN ç›¸å…³æŒ‡ä»¤\ndefin\ndefout\n[def æ–‡ä»¶çš„ä½œç”¨åŠç›¸å…³æ“ä½œ_.def æ–‡ä»¶-CSDN åšå®¢]( https://blog.csdn.net/NCG951204/article/details/126570067#:~:text=defin ï¼šåŠ è½½ä¸€)\nLib: # å‘½åè§„åˆ™ï¼š\nâ€‹\tlib æ–‡ä»¶\nâ€‹\tcellï¼š\næ–‡æœ¬æ ¼å¼: .lib æ–‡ä»¶é€šå¸¸æ˜¯æ–‡æœ¬æ–‡ä»¶ï¼Œä½¿ç”¨äººç±»å¯è¯»çš„ ASCII æ–‡æœ¬æ¥æè¿°ã€‚ æ ‡å‡†åŒ–: .lib æ–‡ä»¶ä½¿ç”¨çš„æ˜¯ Liberty æ ¼å¼ï¼Œè¿™æ˜¯ä¸€ä¸ªä¸šç•Œæ ‡å‡†ï¼Œç”¨äºæè¿°ç”µå­ç”µè·¯åº“çš„æ€§èƒ½ã€‚ å¯æºå¸¦æ€§å’Œå¯è¯»æ€§: ç”±äºå®ƒæ˜¯ä¸€ä¸ªæ–‡æœ¬æ–‡ä»¶ï¼Œæ‰€ä»¥å¾ˆå®¹æ˜“é€šè¿‡æ–‡æœ¬ç¼–è¾‘å™¨æŸ¥çœ‹å’Œä¿®æ”¹ï¼Œå¹¶ä¸”å®¹æ˜“åœ¨ä¸åŒçš„è®¾è®¡å·¥å…·å’Œå¹³å°ä¹‹é—´è½¬ç§»ã€‚ ç”¨é€”: Liberty æ–‡ä»¶ä¸»è¦ç”¨äºé€»è¾‘åˆæˆå’Œé™æ€æ—¶åºåˆ†æï¼ˆSTAï¼‰ã€‚å®ƒåŒ…å«æœ‰å…³å•å…ƒï¼ˆå¦‚é—¨ã€è§¦å‘å™¨ç­‰ï¼‰çš„æ—¶åºå’ŒåŠŸè€—ç‰¹æ€§ SDFï¼š # (Standard delay format), å«æ ‡å‡†å»¶æ—¶æ ¼å¼ï¼Œæ˜¯ IEEE æ ‡å‡†ï¼Œå®ƒæè¿°è®¾è®¡ä¸­çš„æ—¶åºä¿¡æ¯ï¼ŒæŒ‡æ˜äº†æ¨¡å—ç®¡è„šå’Œç®¡è„šä¹‹é—´çš„å»¶è¿Ÿã€æ—¶é’Ÿåˆ°æ•°æ®çš„å»¶è¿Ÿå’Œå†…éƒ¨è¿æ¥å»¶è¿Ÿã€‚\nDSPFã€RSPFã€SBPF å’Œ SPEFï¼š # DSPFï¼ˆdetailed standard parasitic formatï¼‰, å«è¯¦ç»†æ ‡å‡†å¯„ç”Ÿæ ¼å¼ï¼Œå±äº CADENCE å…¬å¸çš„æ–‡ä»¶æ ¼å¼ã€‚\nRSPFï¼ˆreduced standard parasitic formatï¼‰, å«ç²¾ç®€æ ‡å‡†å¯„ç”Ÿæ ¼å¼ï¼Œå±äº CADENCE å…¬å¸çš„æ–‡ä»¶æ ¼å¼ã€‚\nSBPFï¼ˆsynopsys binary parasitic formatï¼‰, å«æ–°æ€ç§‘æŠ€äºŒè¿›åˆ¶å¯„ç”Ÿæ ¼å¼ï¼Œå±äº SYNOPSYS å…¬å¸çš„æ–‡ä»¶æ ¼å¼ã€‚\nSPEFï¼ˆstandard parasitic exchange formatï¼‰, å«æ ‡å‡†å¯„ç”Ÿäº¤æ¢æ ¼å¼ï¼Œå±äº IEEE å›½é™…æ ‡å‡†æ–‡ä»¶æ ¼å¼ã€‚\nä»¥ä¸Šå››ç§æ–‡ä»¶æ ¼å¼éƒ½æ˜¯ä»ç½‘è¡¨ä¸­æå–å‡ºæ¥çš„è¡¨ç¤º RC å€¼ä¿¡æ¯ï¼Œæ˜¯åœ¨æå–å·¥å…·ä¸æ—¶åºéªŒè¯å·¥å…·ä¹‹é—´ä¼ é€’ RC ä¿¡æ¯çš„æ–‡ä»¶æ ¼å¼ã€‚\nALFï¼š # (Advanved library format), å«å…ˆè¿›åº“æ ¼å¼ï¼Œæ˜¯ä¸€ç§ç”¨äºæè¿°åŸºæœ¬åº“å•å…ƒçš„æ ¼å¼ã€‚å®ƒåŒ…å«ç”µæ€§èƒ½å‚æ•°ã€‚\nPDEFï¼š # ï¼ˆphysical design exchange formatï¼‰å«ç‰©ç†è®¾è®¡äº¤æ¢æ ¼å¼ã€‚å®ƒæ˜¯ SYNOPSYS å…¬å¸ç”¨åœ¨å‰ç«¯å’Œåç«¯å·¥å…·ä¹‹é—´ä¼ é€’ä¿¡æ¯çš„æ–‡ä»¶æ ¼å¼ã€‚æè¿°äº†ä¸å•å…ƒå±‚æ¬¡åˆ†ç»„ç›¸å…³çš„äº’è¿ä¿¡æ¯ã€‚è¿™ç§æ–‡ä»¶æ ¼å¼åªæœ‰åœ¨ä½¿ç”¨ SYNOPSYS å…¬å¸çš„ Physical Compiler å·¥å…·æ‰ä¼šç”¨åˆ°ï¼Œè€Œä¸”.13 ä»¥ä¸‹å·¥è‰ºåŸºæœ¬éƒ½ä¼šç”¨åˆ°è¯¥å·¥å…·ã€‚\nTLF # TLF æ–‡ä»¶æ˜¯æè¿° cell æ—¶åºçš„æ–‡ä»¶ï¼Œæ ‡å‡†å•å…ƒçš„ rise timeï¼Œhold timeï¼Œfall time éƒ½åœ¨ TLF å†…å®šä¹‰ã€‚æ—¶åºåˆ†ææ—¶å°±è°ƒç”¨ TLF æ–‡ä»¶ï¼Œæ ¹æ® cell çš„è¾“å…¥ä¿¡å·å¼ºåº¦å’Œ cell çš„è´Ÿè½½æ¥è®¡ç®— cell çš„å„ç§æ—¶åºä¿¡æ¯ã€‚\nGCF # GCF æ–‡ä»¶åŒ…æ‹¬ TLF/CTLF æ–‡ä»¶çš„è·¯å¾„ï¼Œä»¥åŠç»¼åˆæ—¶åºã€é¢ç§¯ç­‰çº¦æŸæ¡ä»¶ã€‚åœ¨å¸ƒå±€å¸ƒçº¿å‰ï¼ŒGCF æ–‡ä»¶å°†è®¾è®¡è€…å¯¹ç”µè·¯çš„æ—¶åºè¦æ±‚æä¾›ç»™ SEã€‚è¿™äº›ä¿¡æ¯å°†åœ¨æ—¶åºé©±åŠ¨å¸ƒå±€å¸ƒçº¿ä»¥åŠé™æ€æ—¶åºåˆ†æä¸­è¢«è°ƒç”¨ã€‚\ninstall # ç¯å¢ƒï¼šubuntu20.04, innovus20\nå®‰è£…åŒ…ï¼š innovus20_install\nä¾èµ– # sudo apt-get -y install openjdk-11-jdk sudo apt-get install ksh sudo apt-get install csh sudo apt-get install xterm sudo add-apt-repository ppa:linuxuprising/libpng12 sudo apt update sudo apt install libpng12-0 sudo apt install libjpeg62 sudo apt install libncurses5 1.è¿›å…¥ å®˜ç½‘ ä¸‹è½½ Xbin.tgz è¿™ä¸ªæ–‡ä»¶\nè§£å‹ # #è§£å‹3ä¸ªinnovus20å‹ç¼©åŒ… #InstallScapeæ˜¯ä¸€ä¸ªå®‰è£…cadenceè½¯ä»¶çš„å·¥å…·ï¼Œè§£å‹ä»¥åè¿›å…¥03.InstallScape/iscape/bin/ sh iscape.sh å®‰è£… # ç­‰å¾…ï¼Œå¼¹å‡ºç»ˆç«¯é€‰ noï¼Œç„¶åå›è½¦ç»“æŸ\nç ´è§£ # #åœ¨crackæ–‡ä»¶å¤¹ä¸­ ./1patch.sh /your/install/path python cdslicgen.py #ç”Ÿæˆlicense.dat cp patch/license.dat /path/you/want/to/place/License/ #æŠŠlicenseæ”¾åˆ°ä¸€ä¸ªä½ è¦æ”¾çš„ä½ç½® cdslicgen.py ç ´è§£æ”¹åŠ¨åœ¨è¿™é‡Œï¼Œæˆ‘åªæ˜¯å‘ç°äº†åˆ«äººçš„è„šæœ¬åœ¨è¿™é‡Œä¼šæŠ¥é”™ï¼Œæ”¹äº†ä¸€ç‚¹ï¼š\nç¯å¢ƒå˜é‡ # æ ¹æ®ä½ çš„å®‰è£…è·¯å¾„å’Œ license è·¯å¾„å¯¹åº”ä¿®æ”¹\n# \u0026gt;\u0026gt;\u0026gt; innovus initialize \u0026gt;\u0026gt;\u0026gt; export INNOVUS_HOME=/opt/EDA_Tools/cadence/innovus20 # license export LM_LICENSE_FILE=${INNOVUS_HOME}/License/license.dat export LD_LIBRARY_PATH=${LD_LIBRARY_PATH}:${INNOVUS_HOME}/tools.lnx86/lib/64bit:${INNOVUS_HOME}/tools.lnx86 export PATH=${PATH}:${INNOVUS_HOME}/tools.lnx86/bin # \u0026lt;\u0026lt;\u0026lt; innovus initialize \u0026lt;\u0026lt;\u0026lt; å¤§è‡´ç»“æŸ # innovus \u0026amp; å…¶ä»–ç›¸å…³ bug # 1.libstdc++.so.6\n[Cadence Innovus2020 åœ¨ Ubuntu20.04 ä¸Šçš„å®‰è£…æ•™ç¨‹ã€è¶…è¯¦ç»†ã€‘_innovus å®‰è£…-CSDN åšå®¢]( https://blog.csdn.net/qq_44447544/article/details/122698979?ops_request_misc =%7B%22request%5Fid%22%3A%22A2277519-6B4E-4DD3-952A-1958A9EA40EA%22%2C%22scm%22%3A%2220140713.130102334..%22%7D\u0026amp;request_id = A2277519-6B4E-4DD3-952A-1958A9EA40EA\u0026amp;biz_id = 0\u0026amp;utm_medium = distribute.pc_search_result.none-task-blog-2alltop_click~default-2-122698979-null-null.142^v100^control\u0026amp;utm_term = innovus å®‰è£…\u0026amp;spm = 1018.2226.3001.4187)\nsudo ln -s /lib/x86_64-linux-gnu/libstdc++.so.6.0.30 libstdc++.so.6\n2.No LSB modules are available.\nsudo apt-get install lsb-core\n3.place_opt_design å\nterminate called after throwing an instance of \u0026#39;std::runtime_error\u0026#39;\rwhat(): locale::facet::_S_create_c_locale name not valid\rInnovus terminated by internal (ABORT) error/signal...\r*** Stack trace:\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x12f9ffe5]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xa5)[0x12fa0456]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa5ef3]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler13executeActionEiP7siginfoPv+0x47)[0x7c97667]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler16executeSigActionEiP7siginfoPv+0x84)[0x7c98494]\r/lib/x86_64-linux-gnu/libc.so.6(+0x4251f)[0x7f2653c1951f]\r/lib/x86_64-linux-gnu/libc.so.6(pthread_kill+0x12c)[0x7f2653c6d9fc]\r/lib/x86_64-linux-gnu/libc.so.6(raise+0x15)[0x7f2653c19475]\r/lib/x86_64-linux-gnu/libc.so.6(abort+0xd2)[0x7f2653bff7f2]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xa2b9d)[0x7f265ac76b9d]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(+0xae20b)[0x7f265ac8220b]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt9terminatev+0x16)[0x7f265ac82276]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(__cxa_throw+0x47)[0x7f265ac824d7]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZSt21__throw_runtime_errorPKc+0x3f)[0x7f265ac7951c]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5facet18_S_create_c_localeERP15_ _locale_structPKcS2_+0x27)[0x7f265aca5257]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6locale5_ImplC2EPKcm+0x54)[0x7f265ac96d04]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libstdc++.so.6(_ZNSt6localeC1EPKc+0x144)[0x7f265ac978e4]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK11oiInstCntCL5printERKSsb+0x2a)[0x7490eaa]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN15oiPhyDesignMcCL6createERK22oiPhyDesignGridParamCLiib+0x290)[0x74948e0]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17oiPhyInitDesignMci+0x22)[0x7495112]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d546fb]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x693)[0x15257fe3]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_Eval+0x14)[0x20edce74]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5oiTcl9CmdInterp6evalOKEPKc+0x2d)[0x4d87a8d]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK14rdaOptDesignCL3runEv+0x9c3)[0x4d2b543]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4d4da81]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x166)[0x15264886]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xad2)[0x15258422]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x20ed56df]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20edc527]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x15)[0x20edce55]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6e)[0x20edcefe]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20f9270a]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20ef0150]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x46)[0x20eda056]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf3)[0x20f78753]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x37)[0x20f788b7]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x344)[0x4b68f44]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc6)[0xfb3bc66]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3b)[0x10cac8eb]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x10cb4e70]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x10cc46ca]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x10cc43eb]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xdf)[0x10ca8f0f]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x20fdce36]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x86)[0x20f9e886]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x128)[0x20f9eb88]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x7f265741b239]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x7f2656ad00c9]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x7f2656ad8953]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x7f265741a896]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2a8)[0x4b510d8]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(Tcl_MainEx+0x176)[0x20f993c6]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus(main+0x1d1)[0x41d4b71]\r/lib/x86_64-linux-gnu/libc.so.6(+0x29d8f)[0x7f2653c00d8f]\r/lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x7f)[0x7f2653c00e3f]\r/opt/EDA_Tools/cadence/innovus20/tools.lnx86/innovus/bin/64bit/innovus [0x4aa2c1c]\r==== ==== ==== ==== ==== ==== ==== ==== ==== ====\rgdb\r==== ==== ==== ==== ==== ==== ==== ==== ==== ====\rUsing: gdb\rCould not attach to process. If your uid matches the uid of the target\rprocess, check the setting of /proc/sys/kernel/yama/ptrace_scope, or try\ragain as the root user. For more details, see /etc/sysctl.d/10-ptrace.conf\rptrace: Operation not permitted.\r/home/pengxuan/Project/mylab/innovus/lab2/work/1314912: No such file or directory. å‚è€ƒ # Cadence Innovus2020 åœ¨Ubuntu20.04ä¸Šçš„å®‰è£…æ•™ç¨‹ã€è¶…è¯¦ç»†ã€‘_innovuså®‰è£…-CSDNåšå®¢\ninnovus2020å®‰è£…_innovuså®‰è£…-CSDNåšå®¢\nUbuntu18.04å®‰è£…Cadence Innovus2021_innovuså®‰è£…-CSDNåšå®¢\nå‚è€ƒ # å®˜æ–¹æ–‡æ¡£ï¼šUserGuide, Command reference\nOpenROAD/ORFS/OpenLane # ç‰¹ç‚¹ # ä¼˜ç‚¹ # å¼€æºï¼Œå¯ä»¥è‡ªå®šä¹‰ä¿®æ”¹\nè¯¥é¢†åŸŸçš„çƒ­é—¨åº”ç”¨\nä½œè€…å›å¤è¿…é€Ÿï¼ˆä¸€èˆ¬ç¬¬äºŒå¤©å°±ä¼šå›å¤ï¼‰\nè‡ªåŠ¨åŒ–ç¨‹åº¦è¾ƒé«˜\nè¿˜åœ¨ä¸æ–­æ›´æ–°ä¸­ï¼Œæ›´æ–°å¿«\nç¼ºç‚¹ # æœ‰ä¸€äº›å•†ç”¨å·¥å…·æœ‰çš„åŠŸèƒ½ä»–æ²¡æœ‰ relation between openroad/SRFS/openlane # openroad # basic model netlist2gds, ä¹Ÿå¯ä»¥hdl2gdsï¼Œä½†æ˜¯æ¯”è¾ƒéº»çƒ¦ï¼Œ ç”¨abcåšç»¼åˆ è¶Šæ¥è¶Šæµè¡Œäº†ï¼Œæ¯”èµ›ä¹Ÿå¼€å§‹ç”¨äº† ORFS # hdl2gds pdk friendlyï¼Œ å¯ä»¥ç›´æ¥è·‘7nm æ”¯æŒé‡æ–°ç¼–è¯‘OpenROADï¼ˆè‡ªå®šä¹‰ä¿®æ”¹ï¼‰ guiä¸çŸ¥é“ä¸ºä»€ä¹ˆç”¨èµ·æ¥å¾ˆå¡ å†…ç½®AutoTunerï¼Œä¸€ä¸ªæ‰«å‚è‡ªåŠ¨ä¼˜åŒ–PPAçš„å·¥å…· æ”¯æŒåœ¨çº¿ä½¿ç”¨ï¼ˆColabï¼‰ openlance # hdl2gds most auto å†…ç½®åªæœ‰sky130 PDK ä¸æ”¯æŒé‡æ–°ç¼–è¯‘OpenROAD Architecture # openlane\nOpenLane Flow Stages # OpenLane flow consists of several stages. By default all flow steps are run in sequence. Each stage may consist of multiple sub-stages. OpenLane can also be run interactively as shown [here][25].\nSynthesis Yosys - Perform RTL synthesis and technology mapping. OpenSTA - Performs static timing analysis on the resulting netlist to generate timing reports Floorplaning OpenROAD/Initialize Floorplan - Defines the core area for the macro as well as the rows (used for placement) and the tracks (used for routing) OpenLane IO Placer - Places the macro input and output ports OpenROAD/PDN Generator - Generates the power distribution network OpenROAD/Tapcell - Inserts welltap and endcap cells in the floorplan Placement OpenROAD/RePlace - Performs global placement OpenROAD/Resizer - Performs optional optimizations on the design OpenROAD/OpenDP - Performs detailed placement to legalize the globally placed components CTS OpenROAD/TritonCTS - Synthesizes the clock distribution network (the clock tree) Routing OpenROAD/FastRoute - Performs global routing to generate a guide file for the detailed router OpenROAD/TritonRoute - Performs detailed routing OpenROAD/OpenRCX - Performs SPEF extraction Tapeout Magic - Streams out the final GDSII layout file from the routed def KLayout - Streams out the final GDSII layout file from the routed def as a back-up Signoff Magic - Performs DRC Checks \u0026amp; Antenna Checks Magic - Performs DRC Checks \u0026amp; an XOR sanity-check between the two generated GDS-II files Netgen - Performs LVS Checks All tools in the OpenLane flow are free, libre and open-source software. While OpenLane itself as a script (and its associated build scripts) are under the Apache License, version 2.0, tools may fall under stricter licenses.\nEverything in Floorplanning through Routing is done using OpenROAD and its various sub-utilities, hence the name â€œOpenLane.â€\nPDK # The OpenROAD application is PDK independent. However, it has been tested and validated with specific PDKs in the context of various flow controllers.\nOpenLane supports SkyWater 130nm and GlobalFoundries 180nm.\nOpenROAD-flow-scripts supports several public and private PDKs including:\nOpen-Source PDKs # GF180 - 180nm SKY130 - 130nm Nangate45 - 45nm ASAP7 - Predictive FinFET 7nm Proprietary PDKs # These PDKS are supported in OpenROAD-flow-scripts only. They are used to test and calibrate OpenROAD against commercial platforms and ensure good QoR. The PDKs and platform-specific files for these kits cannot be provided due to NDA restrictions. However, if you are able to access these platforms independently, you can create the necessary platform-specific files yourself.\nGF55 - 55nm GF12 - 12nm Intel22 - 22nm Intel16 - 16nm TSMC65 - 65nm Basic Run # openroad [-help] [-version] [-no_init] [-exit] [-gui] [-threads count|max] [-log file_name] cmd_file -help show help and exit -version show version and exit -no_init do not read .openroad init file -threads count|max use count threads -no_splash do not show the license splash at startup -exit exit after reading cmd_file -gui start in gui mode -python start with python interpreter [limited to db operations] -log \u0026lt;file_name\u0026gt; write a log in \u0026lt;file_name\u0026gt; cmd_file source cmd_file OpenROAD sources the Tcl command file ~/.openroad unless the command line option -no_init is specified.\nOpenROAD then sources the command file cmd_file if it is specified on the command line. Unless the -exit command line flag is specified, it enters an interactive Tcl command interpreter.\nA list of the available tools/modules included in the OpenROAD app and their descriptions are available here.\nBasic Command # area # ord::get_die_area ord::get_core_area\nSave Image # # This command can be both be used when the GUI is active and not active to save a screenshot with various options.\nsave_image [-resolution microns_per_pixel] [-area {x0 y0 x1 y1}] [-width width] [-display_option {option value}] filename Options # Switch Name Description filename path to save the image to. -area x0, y0 - first corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. x1, y1 - second corner of the layout area (in microns) to be saved, default is to save what is visible on the screen unless called when gui is not active and then it selected the whole block. -resolution resolution in microns per pixel to use when saving the image, default will match what the GUI has selected. -width width of the output image in pixels, default will be computed from the resolution. Cannot be used with -resolution. -display_option specific setting for a display option to show or hide specific elements. For example, to hide metal1 -display_option {Layers/metal1 false}, to show routing tracks -display_option {Tracks/Pref true}, or to show everthing -display_option {* true} Select Objects # This command selects object based on options. Returns: number of objects selected.\nselect -type object_type\r[-name glob_pattern]\r[-filter attribute = value]\r[-case_insensitive]\r[-highlight group] Options # Switch Name Description -type name of the object type. For example, Inst for instances, Net for nets, and Marker for database markers. -name (optional) filter selection by the specified name. For example, to only select clk nets *clk*. Use -case_insensitive to filter based on case insensitive instead of case sensitive. -filter (optional) filter selection based on the objectsâ€™ properties. attribute represents the propertyâ€™s name and value the propertyâ€™s value. In case the property holds a collection (e. g. BTerms in a Net) or a table (e. g. Layers in a Generate Via Rule) value can be any element within those. A special case exists for checking whether a collection is empty or not by using the value CONNECTED. This can be useful to select a specific group of elements (e. g. BTerms=CONNECTED will select only Nets connected to Input/Output Pins). -highlight (optional) add the selection to the specific highlighting group. Values can be 0 to 7. Add a single net to selection # To add a single net to the selected items:\ngui:: selection_add_net name Options # Switch Name Description name name of the net to add. Add multiple nets to selection # To add several nets to the selected items using a regex:\ngui:: selection_add_nets name_regex Options # Switch Name Description name_regex regular expression of the net names to add. Add a single inst to selection # To add a single instance to the selected items:\ngui:: selection_add_inst name Options # Switch Name Description name name of the instance to add. Add multiple insts to selection # To add several instances to the selected items using a regex:\ngui:: selection_add_insts name_regex Options # Switch Name Description name_regex regular expression of the instance names to add. Select at point or area # To add items at a specific point or in an area:\nExample usage:\ngui:: select_at x y\rgui:: select_at x y append\rgui:: select_at x0 y0 x1 y1\rgui:: select_at x0 y0 x1 y1 append gui:: select_at x0 y0 x1 y1\r[append]\rOr\rgui:: select_at\rx y [append] Options # Switch Name Description x, y point in the layout area in microns. x0, y0, x1, y1 first and second corner of the layout area in microns. append if true (the default value) append the new selections to the current selection list, else replace the selection list with the new selections. Select next item from selection # To navigate through multiple selected items: Returns: current index of the selected item.\ngui:: select_next Select previous item from selection # To navigate through multiple selected items: Returns: current index of the selected item.\ngui:: select_previous Clear Selection # To clear the current set of selected items:\ngui:: clear_selections Set Heatmap # To control the settings in the heat maps:\nThe currently availble heat maps are:\nPower Routing Placement IRDrop RUDY [ 1] These options can also be modified in the GUI by double-clicking the underlined display control for the heat map.\ngui:: set_heatmap name\r[option]\r[value] Options # Switch Name Description name is the name of the heatmap. option is the name of the option to modify. If option is rebuild the map will be destroyed and rebuilt. value is the new value for the specified option. This is not used when rebuilding map. Dump Heatmap to file # To save the raw data from the heat maps ins a comma separated value (CSV) format:\ngui:: dump_heatmap name filename Options # Switch Name Description name is the name of the heatmap. filename path to the file to write the data to. init # floorplant # placement # Routing # globle routing # Write Guides # This command writes global routing guides, which can be used as input for global routing.\nExample: write_guides route.guide.\nwrite_guides file_name Options # Switch Name Description file_name Guide file name. report and dump # Write Macro Placement # This command writes macro placement.\nwrite_macro_placement file_name Global Routing - FastRoute4.1 # OpenROAD/src/grt at master Â· The-OpenROAD-Project/OpenROAD\nSwitch Name Description -guide_file Set the output guides file name (e.g., route.guide). -congestion_iterations Set the number of iterations made to remove the overflow of the routing. The default value is 50, and the allowed values are integers [0, MAX_INT]. -congestion_report_file Set the file name to save the congestion report. The file generated can be read by the DRC viewer in the GUI (e.g., report_file.rpt). -congestion_report_iter_step Set the number of iterations to report. The default value is 0, and the allowed values are integers [0, MAX_INT]. -grid_origin Set the (x, y) origin of the routing grid in DBU. For example, -grid_origin {1 1} corresponds to the die (0, 0) + 1 DBU in each x\u0026ndash;, y- direction. -critical_nets_percentage Set the percentage of nets with the worst slack value that are considered timing critical, having preference over other nets during congestion iterations (e.g. -critical_nets_percentage 30). The default value is 0, and the allowed values are integers [0, MAX_INT]. -allow_congestion Allow global routing results to be generated with remaining congestion. The default is false. -verbose This flag enables the full reporting of the global routing. -start_incremental This flag initializes the GRT listener to get the net modified. The default is false. -end_incremental This flag run incremental GRT with the nets modified. The default is false. Using Macro in openlane # debug in openroad # make as follow # cd OpenROAD mkdir build_debug cd build_debug cmake .. -DCMAKE_BUILD_TYPE=DEBUG #wait make #make -j $thread_to_make my lancun.json # {\r\u0026#34;configurations\u0026#34;: [\r{\r\u0026#34;name\u0026#34;: \u0026#34;(gdb) Launch\u0026#34;,\r\u0026#34;type\u0026#34;: \u0026#34;cppdbg\u0026#34;,\r\u0026#34;request\u0026#34;: \u0026#34;launch\u0026#34;,\r\u0026#34;program\u0026#34;: \u0026#34;/you/path/OpenROAD/build_debug/src/openroad\u0026#34;,\r\u0026#34;args\u0026#34;: [],\r\u0026#34;stopAtEntry\u0026#34;: false,\r\u0026#34;cwd\u0026#34;: \u0026#34;/you/path/OpenROAD-flow-scripts/tools/OpenROAD/build_debug/src/\u0026#34;,\r\u0026#34;environment\u0026#34;: [],\r\u0026#34;externalConsole\u0026#34;: false,\r\u0026#34;MIMode\u0026#34;: \u0026#34;gdb\u0026#34;,\r\u0026#34;setupCommands\u0026#34;: [\r{\r\u0026#34;description\u0026#34;: \u0026#34;Enable pretty-printing for gdb\u0026#34;,\r\u0026#34;text\u0026#34;: \u0026#34;-enable-pretty-printing\u0026#34;,\r\u0026#34;ignoreFailures\u0026#34;: true\r},\r{\r\u0026#34;description\u0026#34;: \u0026#34;Set Disassembly Flavor to Intel\u0026#34;,\r\u0026#34;text\u0026#34;: \u0026#34;-gdb-set disassembly-flavor intel\u0026#34;,\r\u0026#34;ignoreFailures\u0026#34;: true\r}\r]\r}\r]\r} after add your breakpoints, click the triangle to debug and you have to wait a minutes then you can input you command to debug openroad in terminal I just found out how to do that too, holp this help.\ninstall # Installing OpenROAD â€” OpenROAD documentation\n#åœ¨ubuntu:20.04æ–°çš„dockerå®¹å™¨ä¸­\rapt update\rapt-get update --fix-missing\rapt install git\rgit clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD.git\rcd OpenROAD/\r./etc/DependencyInstaller.sh\rcd build/\rmake\rmake install\ropenroad -help install in a new ubuntu20.04 container\nç°åœ¨openroadä¸­å®‰è£…ä¾èµ–ï¼Œå†ç›´æ¥build ORFS\nBuild from sources using Docker â€” OpenROAD Flow documentation\napt install swig apt-get install libboost-all-dev a bug:\nIgn:1 https://download.docker.com/linux/ubuntu focal InRelease\nErr:2 https://download.docker.com/linux/ubuntu focal Release\nCould not handshake: Error in the pull function. [IP: 13.35.210.84 443]\nHit:3 http://security.ubuntu.com/ubuntu focal-security InRelease\nHit:4 http://archive.ubuntu.com/ubuntu focal InRelease\nHit:5 http://archive.ubuntu.com/ubuntu focal-updates InRelease\nHit:6 http://archive.ubuntu.com/ubuntu focal-backports InRelease\nReading package lists\u0026hellip; Done\nE: The repository \u0026lsquo; https://download.docker.com/linux/ubuntu focal Release\u0026rsquo; no longer has a Release file.\nN: Updating from such a repository can\u0026rsquo;t be done securely, and is therefore disabled by default.\nN: See apt-secure(8) manpage for repository creation and user configuration details.\nbuild in docker, not in locally å¼€æºå·¥å…· # openroadï¼Œopenlane rtl-dgså…¨æµç¨‹\nALIGN2ï¼ˆâ€œæ¨¡æ‹Ÿå¸ƒå±€ï¼Œä»ç½‘è¡¨æ™ºèƒ½ç”Ÿæˆâ€ï¼‰\nGlobal Router:\nNCTUGR 2.0: can generate precise congestion maps\nFastRoute1 [ICCAD 06]:\nFastRoute2 :\nFastRoute3 :\nFastRoute4 :\nLabyrinth [TCAD 2002] :\nChi Dispersion router [DAC 2003] :\næ•°æ®é›† # openroad ä¹Ÿæœ‰ä¸€äº›æ•°æ®é›†?\næ¯”å¦‚:\nCircuitNet:\nåœ¨æŸäº›åº”ç”¨ä¸­ï¼ŒåŸºäº GNN çš„è§£å†³æ–¹æ¡ˆä»ç„¶æ²¡æœ‰è¾¾åˆ°å®Œå…¨çš„å‡†ç¡®æ€§ã€‚è¿™å¯ä»¥ä½¿ç”¨ GNN çš„ç»“æœä½œä¸ºè¿›ä¸€æ­¥åå¤„ç†æ­¥éª¤çš„è¾“å…¥æ¥è§£å†³ï¼Œå¦‚ GANA [30] ä¸­é‚£æ ·ã€‚ç„¶è€Œï¼Œæˆ‘ä»¬å¸Œæœ›æœªæ¥çš„å·¥ä½œèƒ½å¤Ÿæ‰©å¤§è®­ç»ƒæ•°æ®å’Œç‰¹å¾é›†ä»¥æé«˜å‡†ç¡®æ€§ï¼Œæ­£å¦‚ GRANNITE [71] ä¸­æ‰€æå‡ºçš„é‚£æ ·ã€‚æ›´å¤§çš„æ•°æ®é›†å°†å¯ç”¨æ›´æ·±å±‚æ¬¡çš„æ¨¡å‹ï¼Œè¿™å¯ä»¥è½¬åŒ–ä¸ºæ›´å¥½çš„ç»“æœã€‚å¯¹äºæ•°æ®é›†ç”Ÿæˆï¼Œæˆ‘ä»¬æœŸæœ›æ›´å¤šåœ°ä½¿ç”¨å¼€æº EDA å·¥å…·å’ŒæŠ€æœ¯ã€‚ä¸€ä¸ªå¼€æ”¾å’Œæ ‡å‡†çš„æ•°æ®æ”¶é›†åŸºç¡€è®¾æ–½å°†æœ€å¤§é™åº¦åœ°å‡å°‘å›¾å½¢æ„å»ºã€æ˜ å°„å’Œæ ‡è®°å·¥ä½œã€‚æ­¤å¤–ï¼Œå®ƒå°†å¢å¼ºå¯¹ GNN å’Œ EDA çš„ç ”ç©¶ï¼Œå¹¶å®ç°ç ”ç©¶ç»“æœæ¯”è¾ƒå’ŒåŸºå‡†æµ‹è¯•ã€‚\nChipyard\nOpencores\nPDK # DKå³Process Design Kit å·¥è‰ºè®¾è®¡åŒ…ï¼Œæ˜¯è¿æ¥ICè®¾è®¡å…¬å¸ã€ä»£å·¥å‚å’ŒEDAå…¬å¸çš„æ¡¥æ¢. PDKåŒ…å«äº†ä»èŠ¯ç‰‡è®¾è®¡åˆ°åˆ¶é€ çš„å„ä¸ªç¯èŠ‚æ‰€éœ€çš„æ•°æ®å’Œä¿¡æ¯ï¼Œä¸ºäº†æ›´ç›´è§‚åœ°äº†è§£å®ƒï¼Œæˆ‘ä»¬å¯ä»¥å°†PDKæ¯”ä½œèŠ¯ç‰‡è®¾è®¡è¿‡ç¨‹ä¸­çš„â€œæŒ‡å¯¼æ‰‹å†Œâ€\nPDKçš„ä¸»è¦ä½œç”¨æ˜¯å°†æ™¶åœ†ä»£å·¥å‚çš„åˆ¶é€ å·¥è‰ºè¦æ±‚è½¬åŒ–ä¸ºèŠ¯ç‰‡è®¾è®¡å¸ˆèƒ½å¤Ÿç†è§£çš„ä¿¡æ¯ã€‚è®¾è®¡å¸ˆåˆ©ç”¨PDKä¸­çš„æ•°æ®æ¥ç¡®ä¿ä»–ä»¬çš„è®¾è®¡èƒ½å¤Ÿé¡ºåˆ©åˆ¶é€ ï¼Œå¹¶å°†PDKå¯¼å…¥åˆ°EDAè½¯ä»¶ä¸­ï¼Œè¿›è¡Œè®¾è®¡ã€æ¨¡æ‹Ÿå’ŒéªŒè¯ã€‚ä¸€æ—¦å®Œæˆè®¾è®¡ï¼Œè®¾è®¡å¸ˆå°±å¯ä»¥å°†è®¾è®¡æ–‡ä»¶å‘é€ç»™æ™¶åœ†ä»£å·¥å‚è¿›è¡Œç”Ÿäº§ã€‚\nA Process Design Kit (PDK) serves as the fundamental building block for integrated circuit (IC) design, playing a crucial role in transforming chip designs into silicon reality. These files serve as essential inputs for Electronic Design Automation (EDA) tools during chip design. Clients engage with a foundry\u0026rsquo;s PDKs before production to ensure that their chip designs align with the foundry\u0026rsquo;s capabilities and intended functionality.EDA Tool Ecosystem and PDK Integration. These tools rely on accurate PDK data to generate layouts, verify designs, and simulate performance. Standardized interfaces across diverse technology platforms enhance PDK usability.\nå†…å®¹ # ç”Ÿæ€ # ä¸Šæ¸¸åˆ°ä¸‹æ¸¸\nå¼€æºPDK # sky130 # GF180 # FreePDK45 # nangate45 # FreePDK45 æ˜¯åŒ—å¡ç½—æ¥çº³å·ç«‹å¤§å­¦çš„ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–å®éªŒå®¤æä¾›çš„å…è´¹å¼€æºçš„45nmå·¥è‰ºåº“ï¼Œä½¿ç”¨äº†MOSISå·¥è‰º\nIHP Open Source PDK # ASAP7 # 7nm Predictive PDK\nASAP5 # 5nm\nThe-OpenROAD-Project/asap5\nè²Œä¼¼è¿˜ç”¨ä¸äº†\nå‚è€ƒ # DesignAutomationConference_SFO_2024\n"},{"id":12,"href":"/zh/docs/Digtal/flow/notebak/EDA+GNN/","title":"Eda Gnn","section":"Physical design","content":" Survey # Background \u0026amp; Intro # åªæœ‰åœ¨ç‰©ç†éªŒè¯å’Œç­¾å(sign off)ä»¥åŠæµ‹è¯•æœŸé—´ï¼Œæ‰èƒ½è¡¡é‡è®¾è®¡åœ¨åŠŸç‡ã€æ€§èƒ½å’Œé¢ç§¯ (PPA) æ–¹é¢çš„è´¨é‡ã€‚é€šå¸¸éœ€è¦åœ¨ä¸­é—´æ­¥éª¤ä¸­è¿›è¡Œçº æ­£ä¿®æ”¹ï¼Œè¿™ä¼šå¯¼è‡´è®¾è®¡çš„å¤šæ¬¡è¿­ä»£ã€‚å› æ­¤ï¼Œåœ¨è®¾è®¡çš„æ—©æœŸé˜¶æ®µå¯¹ PPA çš„ä¼°è®¡å°†å‡å°‘æ‰€éœ€çš„è¿­ä»£æ¬¡æ•°ï¼Œå¢åŠ è®¾è®¡çš„å¯é æ€§ï¼ŒåŒæ—¶æ·±å…¥ç ”ç©¶flowï¼Œå¹¶æœ€ç»ˆæé«˜ç»“æœè´¨é‡ (QoR)\nNP-complete # EDA å·¥å…·é€šå¸¸é¢ä¸´ NP-complete é—®é¢˜ï¼Œæœºå™¨å­¦ä¹  (ML) æ–¹æ³•å¯ä»¥æ›´å¥½æ›´å¿«åœ°è§£å†³è¿™äº›é—®é¢˜\nNPé—®é¢˜æ˜¯ä¸€ç±»å¯ä»¥é€šè¿‡éç¡®å®šæ€§å›¾çµæœº( Non-deterministic Turing Machine)åœ¨å¤šé¡¹å¼æ—¶é—´(Polynomial time)å†…è§£å†³çš„å†³ç­–é—®é¢˜é›†åˆã€‚\nNPé—®é¢˜ä¸­æœ€å›°éš¾çš„é—®é¢˜ç§°ä¹‹ä¸ºNPå®Œå…¨é—®é¢˜(NP-complete)\nML # ML å·²é›†æˆåˆ° EDA ä¸­ï¼Œå°¤å…¶æ˜¯é€»è¾‘ç»¼åˆã€å¸ƒå±€ã€å¸ƒçº¿ã€æµ‹è¯•å’ŒéªŒè¯ [23] ML ç”¨äºé¢„æµ‹ä¼ ç»Ÿæ–¹æ³•çš„æœ€ä½³é…ç½®ã€‚å…¶æ¬¡ï¼ŒML å­¦ä¹ æ¨¡å‹çš„ç‰¹å¾åŠå…¶æ€§èƒ½æ¥é¢„æµ‹çœ‹ä¸è§çš„è®¾è®¡çš„è¡Œä¸ºï¼Œè€Œæ— éœ€è¿è¡Œæ˜‚è´µçš„ç»¼åˆæ­¥éª¤ã€‚æ­¤å¤–ï¼Œåœ¨ä¼˜åŒ– PPA çš„åŒæ—¶ï¼Œå¯ä»¥é€šè¿‡ ML è¿›è¡Œè®¾è®¡ç©ºé—´æ¢ç´¢ã€‚æœ€åï¼Œå¼ºåŒ–å­¦ä¹  (RL) æ¢ç´¢è®¾è®¡ç©ºé—´ã€å­¦ä¹ ç­–ç•¥å¹¶æ‰§è¡Œè½¬æ¢ï¼Œä»¥é€šè¿‡â€œäººå·¥æ™ºèƒ½è¾…åŠ©è®¾è®¡æµç¨‹â€è·å¾—å±•æœ›æœªæ¥çš„æœ€ä½³è®¾è®¡ã€‚ åœ¨ EDA ä¸­ä½¿ç”¨ ML çš„ä¸€ä¸ªä¿ƒæˆå› ç´ æ˜¯ EDA å·¥å…·åœ¨è®¾è®¡è¿‡ç¨‹ä¸­ç”Ÿæˆçš„å¤§é‡æ•°æ®ã€‚ æ¬§å‡ é‡Œå¾—æ•°æ®\nEDA # flow # é€»è¾‘ç»¼åˆ # é€»è¾‘ç»¼åˆå°† HDL ä¸­çš„ RTL å—æ˜ å°„åˆ°ä»ç»™å®šæŠ€æœ¯åº“ä¸­é€‰æ‹©çš„é—¨ç»„åˆï¼ŒåŒæ—¶é’ˆå¯¹ä¸åŒç›®æ ‡ä¼˜åŒ–è®¾è®¡ã€‚é€šå¸¸ï¼Œè¿™ç§ä¼˜åŒ–æ¶‰åŠæ—¶åºæ”¶æ•›ã€é¢ç§¯å’ŒåŠŸè€—ä¹‹é—´çš„æƒè¡¡ã€‚\næè¿°ç¡¬ä»¶è®¾è®¡çš„ RTL æ¨¡å—è¢«æ˜ å°„åˆ°æŠ€æœ¯åº“ä¸­çš„é€»è¾‘å•å…ƒã€‚æ­¤æ˜ å°„å¿…é¡»æ»¡è¶³æ—¶åºçº¦æŸï¼Œä»¥åœ¨æ‰€éœ€æ—¶é’Ÿé€Ÿç‡ä¸‹è¿è¡Œï¼ŒåŒæ—¶è€ƒè™‘é¢ç§¯å’ŒåŠŸè€—ã€‚å› æ­¤ï¼Œç»¼åˆæ˜¯ä¸€ä¸ªå¯ä»¥åº”ç”¨ ML çš„å¤æ‚ä¼˜åŒ–é—®é¢˜ã€‚ä¾‹å¦‚ï¼Œæä¾›æ›´æ—©çš„ QoR é¢„æµ‹ä»¥é¿å…è€—æ—¶çš„åˆæˆæ­¥éª¤çš„å¤šæ¬¡è¿è¡Œ\nD-SAGE [55]\nç‰©ç†ç»¼åˆ # ä¸»è¦æ­¥éª¤\nå¸ƒå±€è§„åˆ’ # åœ¨èŠ¯ç‰‡å¸ƒå±€è§„åˆ’ä¸­ï¼Œç½‘è¡¨çš„ä¸»è¦å—å’Œè¾ƒå¤§å—è¢«æ”¾ç½®åœ¨äºŒç»´ç½‘æ ¼ä¸Šï¼Œä»¥å®ç°æœ€ä½³ PPAï¼ŒåŒæ—¶éµå®ˆè®¾è®¡è§„åˆ™ã€‚è¿™å¯ä»¥è¡¨ç¤ºä¸ºé©¬å°”å¯å¤«è¿‡ç¨‹ï¼Œå¯ä»¥ä½¿ç”¨ RL æ¥è§£å†³ã€‚\nï¼ˆEdge-GNNï¼‰[44]ã€‚åœ¨ [44] ä¸­ï¼Œå°† GNN åˆå¹¶åˆ° RL æ¡†æ¶ä¸­ä»¥å¯¹è¿‡ç¨‹çš„ä¸åŒçŠ¶æ€è¿›è¡Œç¼–ç ï¼Œé¢„æµ‹æ‹¥å¡ã€å¯†åº¦å’Œçº¿è·¯é•¿åº¦çš„å¥–åŠ±æ ‡ç­¾ï¼Œå¹¶æ¨å¹¿åˆ°æœªè§çš„ç½‘è¡¨ã€‚å®ƒè®¡ç®—æ•´ä¸ªç½‘è¡¨çš„èŠ‚ç‚¹å’Œè¾¹ç¼˜åµŒå…¥ã€‚æ­¤ RL ä»£ç†æä¾›ä¸äººç±»è®¾è®¡å¸ˆç›¸å½“æˆ–æ›´å¥½çš„ç»“æœï¼Œä½†éœ€è¦æ•°å°æ—¶è€Œä¸æ˜¯æ•°æœˆã€‚\nå¸ƒå±€ # è®¾è®¡é—¨è¢«æ˜ å°„åˆ°èŠ¯ç‰‡å¸ƒå±€çš„ç¡®åˆ‡ä½ç½®ã€‚è®¾è®¡è¶Šå¤§ï¼Œè¿™ä¸ªè¿‡ç¨‹å°±è¶Šå¤æ‚ã€‚æ”¾ç½®æœŸé—´çš„é”™è¯¯å†³å®šä¼šå¢åŠ èŠ¯ç‰‡é¢ç§¯ï¼Œä½†ä¹Ÿä¼šé™ä½èŠ¯ç‰‡æ€§èƒ½ï¼Œå¦‚æœå¯¼çº¿é•¿åº¦é«˜äºå¯ç”¨å¸ƒçº¿èµ„æºï¼Œç”šè‡³ä¼šä½¿å…¶ä¸é€‚åˆåˆ¶é€ ã€‚é€šå¸¸ï¼Œéœ€è¦å¤šæ¬¡æ”¾ç½®è¿­ä»£ï¼Œè¿™æ˜¯è€—æ—¶ä¸”è®¡ç®—æ•ˆç‡ä½ä¸‹çš„ã€‚å› æ­¤ï¼Œå¸ƒå±€è¢«è§†ä¸ºä¸€ä¸ªçº¦æŸä¼˜åŒ–é—®é¢˜ã€‚æ­£åœ¨æ¢ç´¢ MLï¼Œå°¤å…¶æ˜¯ GNNï¼Œä»¥ç®€åŒ–æ­¤æ­¥éª¤\n[61] ä¸­æä¾›é¢„ç½®ç½‘ç»œå’Œè·¯å¾„é•¿åº¦ä¼°è®¡ã€‚ä¸ºæ­¤ï¼Œä»–ä»¬å°†ç½‘è¡¨è½¬æ¢ä¸ºæœ‰å‘å›¾ï¼Œå…¶ä¸­ç½‘ç»œä»£è¡¨èŠ‚ç‚¹ï¼Œè¾¹åœ¨ä¸¤ä¸ªæ–¹å‘ä¸Šè¿æ¥ç½‘ç»œã€‚å•å…ƒæ•°ã€æ‰‡å…¥ã€æ‰‡å‡ºå¤§å°å’Œé¢ç§¯ç”¨ä½œç‰¹å¾èŠ‚ç‚¹ã€‚ä½¿ç”¨èšç±»å’Œåˆ†åŒºç»“æœå®šä¹‰è¾¹ç¼˜ç‰¹å¾ã€‚èŠ‚ç‚¹çš„çœŸå®æ ‡ç­¾æ˜¯æ”¾ç½®åä½œä¸ºè¾¹ç•Œæ¡†çš„åŠå‘¨çº¿é•¿åº¦è·å¾—çš„å‡€é•¿åº¦ã€‚\nåœ¨ [38ã€39] ä¸­ï¼ŒGraphSAGE è¢«ç”¨æ¥æ„å»º PL-GNN\n[2] ä¸­ä»‹ç»äº†å°† EDA ä¸­çš„ PPA ä¼˜åŒ–ä»»åŠ¡æ˜ å°„åˆ° RL é—®é¢˜çš„æ¦‚å¿µéªŒè¯æ¡†æ¶ã€‚è¿™ä¸ª RL æ¡†æ¶ä½¿ç”¨ GraphSAGE å’Œæ— ç›‘ç£è®­ç»ƒæ¥å­¦ä¹ å¯ä»¥æ¨å¹¿åˆ°çœ‹ä¸è§çš„ç½‘è¡¨çš„èŠ‚ç‚¹å’Œè¾¹ç¼˜åµŒå…¥ã€‚ GCN æ˜¯ä¸€ä¸ªå…³é”®ç»„ä»¶ï¼Œå› ä¸ºå®ƒæå– RL ä»£ç†æ‰€éœ€çš„æœ¬åœ°å’Œå…¨å±€ä¿¡æ¯ã€‚ä½œä¸ºç ”ç©¶æ¡ˆä¾‹ï¼Œåˆ†æäº† 2-D æ”¾ç½®æœŸé—´çš„çº¿é•¿åº¦ä¼˜åŒ–ã€‚\nâ€‹ åœ¨ [1] ä¸­ï¼Œè‡ªä¸» RL ä»£ç†ä»¥å½’çº³æ–¹å¼æ‰¾åˆ°æœ€ä½³æ”¾ç½®å‚æ•°ã€‚ç½‘è¡¨è¢«æ˜ å°„ä¸ºæœ‰å‘å›¾ï¼ŒèŠ‚ç‚¹å’Œè¾¹ç‰¹å¾æ˜¯æ‰‹å·¥åˆ¶ä½œçš„ä¸æ”¾ç½®ç›¸å…³çš„å±æ€§ã€‚ GraphSAGE å­¦ä¹ ç½‘è¡¨åµŒå…¥å¹¶æœ‰åŠ©äºæ¨å¹¿åˆ°æ–°è®¾è®¡ã€‚\næ—¶é’Ÿæ’å…¥ # å¸ƒçº¿ # åœ¨ [29] ä¸­ï¼ŒGAT ä»…ä½¿ç”¨åœ¨ç‰©ç†è®¾è®¡åè·å¾—çš„ç‰¹å®šæŠ€æœ¯é—¨çº§ç½‘è¡¨æ¥é¢„æµ‹è·¯ç”±æ‹¥å¡å€¼ã€‚ä¸ºæ­¤ï¼Œå°†ç½‘è¡¨æ„å»ºä¸ºæ— å‘å›¾ï¼Œå…¶ä¸­æ¯ä¸ªé—¨éƒ½æ˜¯ä¸€ä¸ªèŠ‚ç‚¹ï¼Œè¾¹å®šä¹‰ä¸ºé€šè¿‡ç½‘ç»œè¿æ¥çš„é—¨ä¹‹é—´çš„è¿æ¥ã€‚ç‰¹å¾èŠ‚ç‚¹æ˜¯ 50 ç»´å‘é‡ï¼ŒåŒ…å«æœ‰å…³å•å…ƒç±»å‹ã€å¤§å°ã€å¼•è„šæ•°å’Œé€»è¾‘æè¿°çš„ä¿¡æ¯ã€‚ä¸ºäº†è·å¾—èŠ‚ç‚¹çš„çœŸå®æ ‡ç­¾ï¼Œæ‹¥å¡å›¾è¢«åˆ†æˆç½‘æ ¼ï¼Œæ¯ä¸ªç½‘æ ¼çš„æ‹¥å¡å€¼è¢«ä½œä¸ºæ”¾ç½®åœ¨è¯¥ç½‘æ ¼ä¸­çš„å•å…ƒæ ¼çš„æ ‡ç­¾ã€‚ [29] ä¸­æå‡ºçš„ç§°ä¸º CongestionNet çš„æ¶æ„ä¸è¶…è¿‡éµå¾ªå…¬å¼ 4 çš„å…«å±‚ GATã€‚èŠ‚ç‚¹åµŒå…¥ç”¨äºé¢„æµ‹å±€éƒ¨æ‹¥å¡å€¼ã€‚ä½¿ç”¨ GAT å¯ä»¥æé«˜é¢„æµ‹è´¨é‡ï¼Œå¯¹äºè¶…è¿‡ 100 ä¸‡ä¸ªå•å…ƒçš„ç”µè·¯ï¼Œæ¨ç†æ—¶é—´çº¦ä¸º 19 ç§’ã€‚â€œå•V100 GPUä¸Šè®­ç»ƒä¸º60å°æ—¶â€\nåœ¨ [37] ä¸­ï¼Œæå‡ºäº†ä¸€ä¸ªç«¯åˆ°ç«¯æ¡†æ¶ï¼Œä½¿ç”¨åŸºäº GNN çš„é•¿çŸ­æœŸè®°å¿† (LSTM) æ¶æ„æ¥é¢„æµ‹ç«¯å£è·¯ç”± TNS\n[9] ä¸­ï¼Œæå‡ºäº†ä¸¤ä¸ª RL æ¡†æ¶æ¥ä¼˜åŒ–å¸ƒå±€ï¼ˆDeepPlaceï¼‰å’Œå¸ƒå±€å¸ƒçº¿ä¸€èµ·ä¼˜åŒ–ï¼ˆDeepPRï¼‰\néªŒè¯å’Œç­¾æ”¶ # åˆ¶é€  # åˆ¶é€ ã€å°è£…å’Œæœ€ç»ˆæµ‹è¯•\næŒ‘æˆ˜ # (1) å®ƒä¾èµ–äºç¡¬ä»¶è®¾è®¡äººå‘˜çš„ä¸“ä¸šçŸ¥è¯†æ¥é€‰æ‹©åˆé€‚çš„ EDA å·¥å…·é…ç½®ï¼Œ\n(2) RTL çš„è®¾è®¡ç©ºé—´æ¢ç´¢ï¼Œé€»è¾‘ç»¼åˆå’Œç‰©ç†ç»¼åˆæ˜¯æ‰‹åŠ¨çš„ï¼Œå› æ­¤æ˜¯æœ‰é™ä¸”è€—æ—¶çš„ï¼Œ\n(3) è®¾è®¡ä¸­çš„æ›´æ­£å°†é‡æ–°åˆå§‹åŒ–æµç¨‹ï¼Œ\n(4) æ²¡æœ‰æ—©æœŸåˆ†ææˆ–ç»“æœçš„å¯é¢„æµ‹æ€§\nGraphs # å¤„ç†å›¾ç»“æ„æ•°æ®çš„æ–¹æ³• # ä¼ ç»Ÿæµ…åµŒå…¥æ–¹æ³• # æ—¨åœ¨å°†èŠ‚ç‚¹ä¿¡æ¯åˆ†è§£ä¸ºä½ç»´åµŒå…¥å‘é‡ï¼Œè€ƒè™‘å›¾ä¸­èŠ‚ç‚¹çš„ä½ç½®å’Œé‚»åŸŸçš„ç»“æ„[17]ã€‚æœ€è‘—åçš„å›¾åµŒå…¥æŠ€æœ¯ä¹‹ä¸€æ˜¯ Random Walk [36]ã€‚åœ¨è¿™ç§æŠ€æœ¯ä¸­ï¼Œç»™å®šå›¾ä¸­çš„èµ·ç‚¹ï¼Œéšæœºé€‰æ‹©ä¸€ä¸ªç›¸é‚»ç‚¹ã€‚ä½œä¸ºç¬¬äºŒæ­¥ï¼Œå†æ¬¡é€‰æ‹©éšæœºé€‰æ‹©çš„ç‚¹çš„é‚»å±…ã€‚è¿™æ˜¯ä»¥é€’å½’æ–¹å¼å®Œæˆçš„ã€‚è¿™ä¼šç”Ÿæˆä¸€ä¸ªéšæœºçš„ç‚¹åºåˆ—ï¼Œå³éšæœºæ¸¸èµ°ã€‚ DeepWalk [45] å’Œ Node2vec [16] æ˜¯ä¼—æ‰€å‘¨çŸ¥çš„åŸºäºéšæœºæ¸¸èµ°çš„å›¾åµŒå…¥æ–¹æ³•ã€‚\nç¼ºç‚¹ # ä»–ä»¬çš„ç¼–ç å™¨å°†é‡è¦ä¿¡æ¯ä»å›¾ä¸­æ˜ å°„åˆ°åµŒå…¥ç©ºé—´ï¼Œä¼˜åŒ–æ¯ä¸ªèŠ‚ç‚¹çš„å”¯ä¸€åµŒå…¥å‘é‡ã€‚è¿™åœ¨å¤§å›¾ä¸­çš„è®¡ç®—/ç»Ÿè®¡ä¸Šå¯èƒ½æ˜¯æ˜‚è´µçš„ã€‚\nå®ƒä»¬æ˜¯è½¬å¯¼çš„ï¼Œå³å®ƒä»¬åªèƒ½ä¸ºè®­ç»ƒæœŸé—´çœ‹åˆ°çš„èŠ‚ç‚¹ç”ŸæˆåµŒå…¥ã€‚è¿™æ˜¯ä¸€ä¸ªä¸»è¦ç¼ºç‚¹ï¼Œå› ä¸ºè¯¥æ¨¡å‹æ— æ³•æ¨å¹¿åˆ°çœ‹ä¸è§çš„èŠ‚ç‚¹ã€‚\nä»–ä»¬æ²¡æœ‰è€ƒè™‘åœ¨ç¼–ç è¿‡ç¨‹ä¸­å¯ä»¥æä¾›å®è´µä¿¡æ¯çš„èŠ‚ç‚¹ç‰¹å¾ã€‚\nå…¶ä»–ç¥ç»ç½‘ç»œ (NN)ç¼ºç‚¹ # ä¾‹å¦‚ CNNï¼Œå¦‚æœä¸å°†å…¶ç»“æ„æ˜ å°„åˆ°å›ºå®šå¤§å°çš„å‘é‡æ ¼å¼ï¼Œå°±æ— æ³•ç›´æ¥å¯¹å›¾å½¢æ•°æ®è¿›è¡Œæ“ä½œã€‚é¦–å…ˆï¼Œå›¾æ²¡æœ‰å›ºå®šçš„å±€éƒ¨æ€§æˆ–æ»‘åŠ¨çª—å£æ¦‚å¿µæ¥æ‰§è¡Œå·ç§¯æ“ä½œã€‚å…¶æ¬¡ï¼Œå›¾æ²¡æœ‰å›ºå®šçš„èŠ‚ç‚¹é¡ºåºã€‚ä½œç”¨åœ¨å›¾ä¸Šçš„æ“ä½œåº”è¯¥å¯¹èŠ‚ç‚¹æ’åºæˆ–æ’åˆ—ä¿æŒä¸å˜ã€‚\nGNN # ç”±äºè€ƒè™‘äº†ç‰¹å¾å’Œæ‹“æ‰‘ä¿¡æ¯ï¼ŒGNN å·²è¢«è¯æ˜ä¼˜äºå…¶ä»– ML æ¨¡å‹\n[14] ä¸­å¼•å…¥äº†ä¸€ç§ç§°ä¸º GNN\nç›´æ¥åœ¨å›¾ä¸Šè¿è¡Œçš„ç¥ç»ç½‘ç»œæ¡†æ¶\nGNN ç”±ç½®æ¢ä¸å˜å‡½æ•°å’Œç½®æ¢ç­‰å˜å‡½æ•°ç»„æˆï¼Œå› æ­¤ä¹Ÿå¯ä»¥åœ¨èŠ‚ç‚¹ç²’åº¦ä¸Šè¿è¡Œã€‚?\nGNN æ—¨åœ¨å­¦ä¹ æ¯ä¸ªèŠ‚ç‚¹çš„åµŒå…¥å‘é‡\næ¶ˆæ¯ä¼ é€’ç­–ç•¥å·²è¢« GNN çš„æ–°é¢–æ¶æ„ç»§æ‰¿\nGNN # ä¸¤ç¯‡å¼€åˆ›æ€§è®ºæ–‡ [25, 41] å¼ºè°ƒäº† EDA ä»»åŠ¡å’Œ GNN ä¹‹é—´çš„é‡è¦è”ç³»ã€‚ [41] ä¸­çš„ç ”ç©¶é¦–æ¬¡è®¤è¯†åˆ° GNN åœ¨ EDA ä¸­çš„å·¨å¤§æ½œåŠ›ã€‚ä»–ä»¬è¡¨ç¤ºï¼Œå›¾å½¢ç»“æ„æ˜¯è¡¨ç¤ºå¸ƒå°”å‡½æ•°ã€ç½‘è¡¨å’Œå¸ƒå±€çš„æœ€ç›´è§‚æ–¹å¼ï¼Œè¿™äº›æ˜¯ EDA æµç¨‹çš„ä¸»è¦å…³æ³¨ç‚¹ã€‚ä»–ä»¬å°† GNN è§†ä¸º EDA æ”¹è¿› QoR å¹¶å–ä»£ä½¿ç”¨çš„ä¼ ç»Ÿæµ…å±‚æ–¹æ³•æˆ–æ•°å­¦ä¼˜åŒ–æŠ€æœ¯çš„æœºä¼š\nGNNs for the Digital EDA Flow # ç±»å‹ # Recurrent Graph Neural Networksï¼ˆRecGNNsï¼‰ # é€šè¿‡å‡è®¾èŠ‚ç‚¹ä¸å…¶é‚»å±…äº¤æ¢ä¿¡æ¯ç›´åˆ°è¾¾åˆ°ç¨³å®šç‚¹æ¥å¾ªç¯å¤„ç†èŠ‚ç‚¹ä¿¡æ¯\nConvolutional Graph Neural Networks # å·ç§¯å›¾ç¥ç»ç½‘ç»œ (ConvGNN) æ—¨åœ¨é€šè¿‡å †å å¤šä¸ªå›¾å·ç§¯å±‚æ¥å­¦ä¹ åµŒå…¥å‘é‡ã€‚ä¸å…±äº«æƒé‡çš„ RecGNN ä¸åŒï¼ŒConvGNN æ¯å±‚ä½¿ç”¨ä¸åŒçš„æƒé‡ã€‚ ConvGNN æ˜¯ CNN å¯¹å›¾å½¢æ•°æ®çš„æ³›åŒ–ï¼Œåˆ†ä¸ºå…‰è°±å’Œç©ºé—´æ–¹æ³• [60]ï¼š\nGCNå±äºè¿™ç§\nGraph Autoencodersï¼ˆGAEï¼‰ # å›¾è‡ªåŠ¨ç¼–ç å™¨ (GAE) [60] å±äºæ— ç›‘ç£æ¡†æ¶å®¶æ—ï¼Œå› ä¸ºè®­ç»ƒæ•°æ®æ²¡æœ‰çœŸå®æ ‡ç­¾ã€‚å› æ­¤ï¼Œè®¡ç®—çš„æŸå¤±å–å†³äºæ•´ä¸ªå›¾çš„æ‹“æ‰‘ä¿¡æ¯ï¼ŒåŒ…æ‹¬èŠ‚ç‚¹å’Œè¾¹ç¼˜ç‰¹å¾[58]ã€‚\nç”¨äºä¸¤ç§ç±»å‹çš„ä»»åŠ¡ï¼šåŸºäºå›¾çš„è¡¨ç¤ºå­¦ä¹ å’Œå›¾ç”Ÿæˆ\n[28] ä¸­æå‡ºçš„æœ€å¸¸ç”¨çš„ GAE ä¹‹ä¸€ä¸­ï¼ŒGCN è¢«ç”¨ä½œç¼–ç å™¨æ¥æå–å›¾åµŒå…¥ã€‚\nSpatial-Temporal Graph Neural Networks (STGNN) # è®¸å¤šå®é™…åº”ç”¨ä¸­ï¼Œè¾“å…¥å›¾çš„ç»“æ„ä¼šéšæ—¶é—´å‘ç”Ÿå˜åŒ–ï¼Œå³çŸ©é˜µ A å’Œ X æ²¿æ—¶é—´è½´å˜åŒ–ã€‚ä½¿ç”¨æ—¶ç©ºå›¾çš„ä¸€ä¸ªä¾‹å­æ˜¯è®¡ç®—æœºè§†è§‰é¢†åŸŸçš„åŠ¨ä½œè¯†åˆ«é—®é¢˜[63]ã€‚\nGNN çš„è®¾è®¡æµç¨‹ # Graph Definition # å®šä¹‰æ¯ä¸ªèŠ‚ç‚¹æˆ–è¾¹ç¼˜çš„ç‰¹å¾å‘é‡ã€‚\nTask Definition # åŸºäºè¦è§£å†³çš„é—®é¢˜ï¼Œå®šä¹‰ä»»åŠ¡çš„ç²’åº¦å’Œç›‘ç£è®¾ç½®ã€‚ GNN çš„ä»»åŠ¡åˆ†ä¸ºä¸‰ä¸ªçº§åˆ«ï¼šèŠ‚ç‚¹çº§åˆ«ã€è¾¹çº§åˆ«å’Œå›¾çº§åˆ«\næˆ‘ä»¬ä»¥ä¸åŒçš„æ–¹å¼è®­ç»ƒæ¨¡å‹ï¼šç›‘ç£ï¼Œå¦‚æœæ‰€æœ‰èŠ‚ç‚¹éƒ½è¢«æ ‡è®°ï¼›åŠç›‘ç£ï¼Œå¦‚æœåªçŸ¥é“ä¸€äº›æ ‡ç­¾ï¼›å’Œæ— ç›‘ç£çš„ï¼Œå½“æ²¡æœ‰æ ‡ç­¾å¯ç”¨æ—¶ [60]ã€‚\nç›®æ ‡ä»»åŠ¡å’Œç›‘ç£è®¾ç½®å…±åŒå†³å®šäº†è®­ç»ƒæœŸé—´è¦ä½¿ç”¨çš„æŸå¤±å‡½æ•°ã€‚ä¾‹å¦‚ï¼ŒèŠ‚ç‚¹çº§ç›‘ç£å›å½’ä»»åŠ¡éœ€è¦å‡æ–¹è¯¯å·® (MSE) å‡½æ•°ä½œä¸ºè®­ç»ƒé›†ä¸­æ‰€æœ‰èŠ‚ç‚¹çš„æŸå¤±å‡½æ•°ã€‚åœ¨èŠ‚ç‚¹çº§åŠç›‘ç£åˆ†ç±»ä»»åŠ¡çš„æƒ…å†µä¸‹ï¼Œäº¤å‰ç†µæŸå¤±å¯ç”¨äºå°‘æ•°æä¾›çš„æ ‡è®°èŠ‚ç‚¹ã€‚ï¼Ÿ\nModel Definition # åœ¨ [72] ä¸­ï¼ŒGNN æ¨¡å‹è¢«å®šä¹‰ä¸ºå †å è®¡ç®—æ¨¡å—çš„æ¦‚è¦\nä¸‰ç§ä¸åŒç±»å‹çš„æ¨¡å—ï¼šä¼ æ’­ã€é‡‡æ ·å’Œæ± åŒ–ã€‚\nä¼ æ’­æ¨¡å—åœ¨ä¿ç•™ç‰¹å¾å’Œæ‹“æ‰‘ä¿¡æ¯çš„èŠ‚ç‚¹ä¹‹é—´ä¼ æ’­å’Œèšåˆä¿¡æ¯ã€‚ç”±æ®‹å·®ç¥ç»ç½‘ç»œï¼ˆResNetsï¼‰[21] æ¿€å‘çš„è·³è·ƒè¿æ¥æœºåˆ¶ä¹Ÿè¢«è®¤ä¸ºæ˜¯ä¸€ä¸ªä¼ æ’­æ¨¡å—ã€‚\né‡‡æ ·ï¼šåœ¨ GNN ä¸­ï¼Œä¸€ä¸ªèŠ‚ç‚¹çš„ä¿¡æ¯è¢«èšåˆåˆ°å…¶ä¸Šä¸€å±‚é‚»å±…çš„ä¿¡æ¯ä¸­ã€‚å› æ­¤ï¼Œæ·±åº¦ GNN ä¼šå¯¼è‡´éœ€è¦è€ƒè™‘å’Œèšåˆçš„é‚»å±…å‘ˆæŒ‡æ•°å¢é•¿ã€‚é‡‡æ ·æ¨¡å—å‡è½»äº†é‚»å±…çˆ†ç‚¸ã€‚é‡‡æ ·ç²’åº¦å¯ä»¥æ˜¯èŠ‚ç‚¹ã€å±‚å’Œå­é‡‡æ ·çº§åˆ«ã€‚åœ¨èŠ‚ç‚¹çº§åˆ«ï¼Œé€šè¿‡è€ƒè™‘æ¯ä¸ªèŠ‚ç‚¹çš„å›ºå®šæ•°é‡çš„é‚»å±…æ¥é™åˆ¶é‚»åŸŸå¤§å°ã€‚åœ¨å±‚çº§ï¼Œæ¯å±‚åªè€ƒè™‘å›ºå®šæ•°é‡çš„èŠ‚ç‚¹è¿›è¡Œèšåˆã€‚æœ€åï¼Œå­å›¾çº§é‡‡æ ·å°†é‚»åŸŸæœç´¢é™åˆ¶ä¸ºé‡‡æ ·å­å›¾[72]ã€‚ æ± åŒ–ï¼šæ± åŒ–å±‚é©±åŠ¨çš„æ± åŒ–æ¨¡å—åœ¨å‡å°å›¾çš„å¤§å°çš„åŒæ—¶è·å¾—æ›´ä¸€èˆ¬çš„ç‰¹å¾ã€‚ å®šå‘æ± åŒ–ï¼Œä¹Ÿç§°ä¸ºè¯»å‡ºæˆ–å…¨å±€æ± åŒ–ï¼Œå®ƒå¯¹èŠ‚ç‚¹ç‰¹å¾åº”ç”¨èŠ‚ç‚¹æ“ä½œä»¥è·å¾—å›¾çº§è¡¨ç¤ºï¼›å’Œåˆ†å±‚æ± åŒ–ï¼Œå®ƒéµå¾ªåˆ†å±‚æ¨¡å¼å¹¶æŒ‰å±‚å­¦ä¹ å›¾è¡¨ç¤º[72]ã€‚\nGNNä¼˜ç‚¹ # åŸºäº GNN çš„æ¶æ„ä¼˜äºå…¶ä»–æ¨¡å‹å’Œè§£å†³æ–¹æ¡ˆã€‚ä¸Šé¢åˆ—å‡ºçš„å·¥ä½œå°†ä»–ä»¬çš„ç»“æœä¸æµ…å±‚ MLã€æ·±åº¦å­¦ä¹ æ–¹æ³•æˆ–ç‰¹å®šä»»åŠ¡çš„åŸºçº¿è¿›è¡Œäº†æ¯”è¾ƒã€‚æ¯«æ— ç–‘é—®ï¼ŒGNN çš„ä¼˜è¶Šæ€§æ˜¯ç”±äºå¯¹æ‹“æ‰‘å’Œç‰¹å¾ä¿¡æ¯çš„è€ƒè™‘ï¼Œè¿™æ˜¯ä»¥æ„å»ºè®­ç»ƒæ•°æ®é›†çš„æ›´å¤§åŠªåŠ›å’Œæ›´é«˜çš„è®­ç»ƒæ—¶é—´ä¸ºä»£ä»·çš„\nMLå¯¹æ¯” # shallow ML # [42] ä¸­ï¼ŒåŸºäº GNN çš„æ¨¡å‹è§£å†³æ–¹æ¡ˆä¼˜äºç”¨äºäºŒå…ƒåˆ†ç±»çš„ç»å…¸ ML æŠ€æœ¯ï¼Œä¾‹å¦‚çº¿æ€§å›å½’å™¨ (LR)ã€æ”¯æŒå‘é‡æœº (SVM)ã€éšæœºæ£®æ—å’Œ MLPã€‚ä¸å•†ä¸šå·¥ä¸šå·¥å…·ç›¸æ¯”ï¼Œå®ƒåœ¨ä¸ä¸¢å¤±æ•…éšœè¦†ç›–ç‡çš„æƒ…å†µä¸‹ï¼Œæ’å…¥çš„æµ‹è¯•ç‚¹å‡å°‘äº† 11%ï¼Œæµ‹è¯•æ¨¡å¼å¸æˆ·å‡å°‘äº† 6%ã€‚ GNN-RE [4] ä¸­ï¼Œå°†åŸºäº GNN çš„æ¨¡å‹ä¸ä½¿ç”¨æ¯ä¸ªèŠ‚ç‚¹ç›¸åŒç‰¹å¾å‘é‡çš„ç›‘ç£åˆ†ç±»ä»»åŠ¡çš„ SVM è¿›è¡Œæ¯”è¾ƒã€‚ä½†æ˜¯ï¼Œæ ¹æ®å®šä¹‰ï¼ŒSVM åªè€ƒè™‘å•ä¸ªèŠ‚ç‚¹çš„ç‰¹å¾ï¼Œä¸èƒ½è®¿é—®é‚»å±…èŠ‚ç‚¹çš„ç‰¹å¾ã€‚ SVM çš„è®­ç»ƒæ—¶é—´å‡ ä¹æ˜¯ GNN-RE [4] çš„ 10 å€ã€‚ç„¶è€Œï¼Œåˆ†ç±»æŒ‡æ ‡æ¸…æ¥šåœ°è¡¨æ˜äº† GNN çš„ä¼˜è¶Šæ€§ã€‚ ParaGraph [46] ä¸ XGBoost [6] å’Œ LR æ¨¡å‹ä»¥åŠæ™®é€š GraphSAGE è¿›è¡Œäº†æ¯”è¾ƒã€‚é¢„æµ‹å‡†ç¡®ç‡å¹³å‡ä¸º 77%ï¼Œæ¯” XGBoost å¥½ 110%ï¼Œæ¯” GraphSAGE å¥½ 7%ã€‚ deep ML # D-SAGE [55] ä¸ MLP å’Œ vanilla GraphSAGE è¿›è¡Œäº†æ¯”è¾ƒã€‚**åŸºäº GNN çš„æ¨¡å‹ä¼˜äº MLPï¼Œå¼ºè°ƒç»“æ„ä¿¡æ¯ä¸æ“ä½œæ˜ å°„çš„ç›¸å…³æ€§ã€‚**æ­¤å¤–ï¼Œç”±äºè¾¹ç¼˜æ–¹å‘ä¿¡æ¯ï¼ŒD-SAGE [55] ç›¸å¯¹äº GraphSAGE è·å¾—äº† 17% çš„ç›¸å¯¹å¢ç›Šã€‚ å®šåˆ¶çš„ ABGNN [22] åœ¨è¾“å…¥å’Œè¾“å‡ºè¾¹ç•Œåˆ†ç±»ä»»åŠ¡æ–¹é¢éƒ½ä¼˜äºæ™®é€š GraphSAGEã€GAT å’Œå›¾åŒæ„ç½‘ç»œ (GIN) [62]ï¼ŒåŒæ—¶æ¨ç†æ—¶é—´åˆ†åˆ«å‡å°‘äº† 19.8% å’Œ 18.0%ã€‚ä¸ä½¿ç”¨ç”µå¹³ç›¸å…³è¡°å‡å’Œ (LDDS)-å­˜åœ¨å‘é‡ (EV) æ¥è¡¨ç¤ºç”µè·¯æ‹“æ‰‘ [11] çš„ NN ç›¸æ¯”ï¼ŒABGNN [22] çš„æ€§èƒ½ä¹Ÿæ›´é«˜ä¸”è¿è¡Œæ—¶é—´æ›´ä½ [49] ä¸­ï¼ŒCircuit Designer [59] ä¸éåŸºäºå›¾çš„ RL æ¶æ„è¿›è¡Œäº†æ¯”è¾ƒã€‚ä¸åŒçš„å®éªŒè¡¨æ˜äº† GCN-RL çš„ä¼˜è¶Šæ€§ï¼Œå®ƒåœ¨éåŸºäºå›¾çš„ RL æ°¸è¿œä¸ä¼šæ”¶æ•›çš„æƒ…å†µä¸‹æ”¶æ•›ï¼Œå³ä½¿æœ‰éå¸¸å¤šçš„æ¨¡æ‹Ÿæ­¥éª¤ã€‚ Circuit Designer [59] çš„æˆåŠŸä¹Ÿå½’åŠŸäºè€ƒè™‘çº¿æ€§æ™¶ä½“ç®¡å‚æ•°çš„æ˜ç¡®ç‰¹å¾å‘é‡ Compared to task-specific baselines. # GNN çš„ä¼˜åŠ¿ä¸ä¸¤ä¸ªå› ç´ æœ‰å…³ï¼šå®šä¹‰æ˜ç¡®çš„åˆå§‹ç‰¹å¾å’Œå›¾å­¦ä¹ èƒ½åŠ› [39]ã€‚**å®šä¹‰æ˜ç¡®çš„ç‰¹å¾æ•æ‰ä»»åŠ¡çš„åŸºæœ¬ç‰¹å¾ï¼Œå¹¶ä¸ºå›¾å­¦ä¹ æä¾›å®è´µçš„ä¿¡æ¯ã€‚ GNN æ•è·ç‰¹å¾å’Œæ‹“æ‰‘ä¿¡æ¯ã€‚**è¿™ä¸ä»…è€ƒè™‘å›¾å½¢è¿é€šæ€§çš„æ–¹æ³•ç›¸æ¯”ï¼Œå®ƒå…·æœ‰æ˜æ˜¾çš„ä¼˜åŠ¿ã€‚\nåœ¨ PL-GNN [39] ä¸­ï¼Œä¸å±‚æ¬¡ç›¸å…³çš„ç‰¹å¾ç”¨äºå­¦ä¹ å“ªäº›èŠ‚ç‚¹ç›¸ä¼¼ï¼Œè€Œä¸è®°å¿†ç›¸å…³çš„ç‰¹å¾æœ‰åŠ©äºå¹³è¡¡å…³é”®è·¯å¾„ã€‚ PL-GNN [39] ä¼˜äºåŸºäºæ¨¡å—åŒ–çš„èšç±»ï¼Œåè€…ä»…ä½¿ç”¨è¿æ¥ä¿¡æ¯\nCongestionNet [29] çš„å…ˆéªŒæ‹¥å¡ä¼°è®¡æ€§èƒ½ä¼˜äºåŸºçº¿æ–¹æ³• 29%ï¼Œè€Œå¯¹äºè¾ƒä½å±‚çš„æ‹¥å¡ä¼°è®¡åˆ™ä¼˜äº 75%ã€‚å°½ç®¡å¦‚æ­¤ï¼ŒCongestionNet [29] è®­ç»ƒéœ€è¦åœ¨å•ä¸ª GPU ä¸Šè¿›è¡Œ 60 å°æ—¶ã€‚åœ¨æ¨ç†æœŸé—´ï¼Œ130 ä¸‡ä¸ªå•å…ƒçš„è¿è¡Œæ—¶é—´å‡å°‘åˆ° 19 ç§’ï¼Œå°‘äºåŸºçº¿æ–¹æ³•çš„è¿è¡Œæ—¶é—´ã€‚\nEdge-GNN [44] ä¸å¼€æºå…¨å±€å¸ƒå±€å·¥å…· RePLAce3 [8] å’Œä½¿ç”¨è¡Œä¸šæ ‡å‡† EDA å·¥å…·çš„æ‰‹åŠ¨å¸ƒå±€çš„ç»“æœè¿›è¡Œäº†æ¯”è¾ƒã€‚åœ¨è®­ç»ƒè¶…è¿‡ 10000 ä¸ªèŠ¯ç‰‡ loorplans ä¹‹åï¼ŒEdge-GNN [44] ä¼˜äºè¿™ä¸¤ç§æ–¹æ³•ï¼Œå¹³å‡ç»™å‡ºæ›´ä½æˆ–ç›¸å½“çš„æœ€å·®è´Ÿæ¾å¼›ã€æ€»é¢ç§¯ã€åŠŸç‡å’Œæ‹¥å¡\nModels Depth # GNN æ¨¡å‹çš„å±‚æ•°æ˜¯ä¸€ä¸ªè¶…å‚æ•°ã€‚æ·»åŠ è¿‡å¤šçš„å±‚ä¼šä½¿è¾“å‡ºåµŒå…¥å˜å¾—å¹³æ»‘å¹¶é™ä½ç«¯åˆ°ç«¯ä»»åŠ¡çš„å‡†ç¡®æ€§ã€‚å› æ­¤ï¼Œæ›´æ·±å±‚æ¬¡çš„æ¨¡å‹éœ€è¦æ›´å¤§çš„æ•°æ®é›† [64]ã€‚ï¼\nChallenges # é²æ£’æ€§ # å¯è§£é‡Šæ€§ # é¢„è®­ç»ƒ # å¤æ‚å›¾ç±»å‹ # GNNs in EDA Challenges # ä» EDA çš„è§’åº¦æ¥çœ‹ï¼Œåœ¨å°† GNN åº”ç”¨äºè®¾è®¡æµç¨‹æ—¶ï¼Œå°¤å…¶æ˜¯å›¾å½¢çš„å¯æ‰©å±•æ€§å’Œå¤šæ ·æ€§ [41] æ—¶ï¼Œå…ˆå‰çš„æŒ‘æˆ˜ä¼šåŠ å‰§ã€‚åœ¨ EDA ä¸­ï¼Œè¾“å…¥å›¾ä»£è¡¨ä¸åŒæŠ½è±¡çº§åˆ«çš„ç”µè·¯ç½‘è¡¨ï¼Œé€šå¸¸å…·æœ‰éå¸¸å¤§çš„å°ºå¯¸ã€‚å¤§å›¾ä¼šå¯¼è‡´å·¨å¤§çš„ç¨€ç–é‚»æ¥çŸ©é˜µå’Œéå¸¸å¤§çš„èŠ‚ç‚¹åˆ—è¡¨ï¼Œå…¶è®¡ç®—è€—æ—¶ä¸”è®¡ç®—é‡å¤§ã€‚ï¼\nä¸ç®€å•çš„æ— å‘å›¾æˆ–æœ‰å‘å›¾ç›¸æ¯”ï¼ŒEDA å¯¹è±¡åœ¨ç›´è§‰ä¸Šæ›´ç±»ä¼¼äºå¤æ‚çš„å›¾ç±»å‹ã€‚ç›´è§‚åœ°ï¼Œç”µè·¯ç½‘è¡¨æ˜¯æœ‰å‘è¶…å›¾æˆ–å¼‚æ„å›¾ï¼Œä¸ºäº†ä¸è¿™äº›å›¾ç±»å‹ç›¸ç»“åˆï¼Œåº”è¯¥åˆ¶å®šæ–°çš„ GNN æ¶æ„ï¼Œå¦‚ [22, 55] ä¸­æ‰€åšçš„é‚£æ ·ã€‚ä¸º EDA å¯¹è±¡å®šåˆ¶ GNN æ¶æ„å¹¶æé«˜å…¶å¤„ç†å¤æ‚å›¾å½¢ç±»å‹çš„æ€§èƒ½ä»ç„¶æ˜¯ä¸€ä¸ªå¼€æ”¾çš„ç ”ç©¶è¯¾é¢˜ã€‚\næ•°æ®ç”Ÿæˆä»ç„¶æ˜¯ä¸€ä¸ªå¼€æ”¾çš„æŒ‘æˆ˜\nFuture Work # Exploiting Transfer Learning # â€‹ CongestionNet [29] ç­‰åº”ç”¨ç¨‹åºä¸æŠ€æœ¯æ— å…³ï¼Œå³å®ƒä»¬æ ¹æ®æ‰€ä½¿ç”¨çš„æŠ€æœ¯æ„å»ºå…·æœ‰ç‰¹å¾å‘é‡å’Œæ ‡ç­¾çš„æ•°æ®é›†ã€‚å¯¹äºé’ˆå¯¹æ–°å·¥è‰ºæŠ€æœ¯çš„å®éªŒï¼Œåº”é‡æ–°æ„å»ºæ•°æ®é›†å¹¶é‡æ–°è®­ç»ƒæ¨¡å‹ã€‚æˆ‘ä»¬æœŸæœ›æœªæ¥çš„ EDA åº”ç”¨ç¨‹åºè¯„ä¼° GNN çš„è¿ç§»å­¦ä¹ æŠ€æœ¯çš„ä½¿ç”¨ï¼Œä¾‹å¦‚ [19ã€32ã€44ã€59] ä¸­å·²ç»å®Œæˆçš„ã€‚ä¾‹å¦‚ï¼ŒGCN-RL Circuit Designer [59] å—ç›Šäº RL çš„å¯è½¬ç§»æ€§ï¼Œå¹¶åˆ©ç”¨å®ƒåœ¨ 5 ä¸ªä¸åŒçš„æŠ€æœ¯èŠ‚ç‚¹å’Œæ‹“æ‰‘ä¹‹é—´è¿›è¡ŒçŸ¥è¯†è½¬ç§»ã€‚\nExploiting Feature Information # GNN çš„ä¸€ä¸ªæˆåŠŸå› ç´ æ˜¯å®šä¹‰æ˜ç¡®çš„ç‰¹å¾å‘é‡ã€‚å› æ­¤ï¼Œæˆ‘ä»¬ç›¸ä¿¡æœªæ¥çš„ç ”ç©¶å°†è¯„ä¼°ä¸åŒçš„ç‰¹å¾èŠ‚ç‚¹ï¼Œä»¥æé«˜å½“å‰è§£å†³æ–¹æ¡ˆå¯¹æ›´å…ˆè¿›æŠ€æœ¯å’Œå¤æ‚ä»»åŠ¡çš„å¯æ‰©å±•æ€§å’Œæ³›åŒ–æ€§ã€‚\nä¾‹å¦‚ï¼Œå½“å‰çš„ Circuit Designer å®æ–½ä»…ä½¿ç”¨çº¿æ€§æ™¶ä½“ç®¡å‚æ•°ä½œä¸ºç‰¹å¾ã€‚æœªæ¥çš„å·¥ä½œåº”è¯¥æ¶µç›–éçº¿æ€§ç‰¹å¾ä»¥æ”¯æŒéçº¿æ€§ç»„ä»¶ç±»å‹ã€‚\nåœ¨ [29] ä¸­ï¼Œè¿›è¡Œäº†æ¶ˆèç ”ç©¶ä»¥ç¡®å®šç‰¹å¾å¯¹ CongestionNet é¢„æµ‹çš„é‡è¦æ€§ã€‚å› æ­¤ï¼Œä¸cellç±»å‹æˆ–åŠŸèƒ½ç›¸å…³çš„ç‰¹å¾æ¯”ä¸cellå‡ ä½•å½¢çŠ¶ç›¸å…³çš„ç‰¹å¾æ›´é‡è¦ã€‚å› æ­¤ï¼Œæœªæ¥çš„å·¥ä½œå»ºè®®åŒ…æ‹¬æ–°çš„ç‰¹å¾ï¼Œå¦‚å¼•è„šå’Œè¾¹ç¼˜ç±»å‹ã€‚\næ­¤å¤–ï¼Œä»–ä»¬å»ºè®®ä½¿ç”¨æœ‰å‘å›¾æˆ–è¶…å›¾è€Œä¸æ˜¯æ— å‘å›¾ã€‚\nEnlarging Datasets # å¼€æºå·¥å…· # 1https://github.com/The-OpenROAD-Project\n2https://github.com/ALIGN-analoglayout/ALIGN-public\nOpenROAD å’Œ ALIGN éƒ½æ²¡æœ‰å¼€å§‹æ¢ç´¢ GNN çš„ä½¿ç”¨\nå‚è€ƒ # ã€é˜…è¯»ã€‘A Comprehensive Survey on Electronic Design Automation and Graph Neural Networksâ€”â€”EDA+GNNç»¼è¿°ç¿»è¯‘_ppaml-CSDNåšå®¢\n"},{"id":13,"href":"/zh/docs/Digtal/Placement/placement/","title":"Placement","section":"Physical design","content":" ä»‹ç» # Placement # è‰¯å¥½çš„å¸ƒå±€ä¼šå¸¦æ¥æ›´å¥½çš„èŠ¯ç‰‡é¢ç§¯åˆ©ç”¨ç‡ã€æ—¶åºæ€§èƒ½å’Œå¯è¾¾æ€§ï¼Œè€Œè¾ƒå·®çš„å¸ƒå±€ä¼šå½±å“èŠ¯ç‰‡çš„æ€§èƒ½ï¼Œç”šè‡³ä½¿å…¶æ— æ³•åˆ¶é€ \nå¸ƒå±€å¯ä»¥çœ‹ä½œæ˜¯å…·æœ‰å‡ ä½•çº¦æŸçš„äºŒç»´è£…ç®±é—®é¢˜çš„ä¸€ä¸ªæ›´ä¸ºå¤æ‚çš„å˜åŒ–ã€‚åè€…è¢«è®¤ä¸ºæ˜¯ NP-hard é—®é¢˜ã€‚\nå¸ƒå±€ä¸ç”µè·¯è®¾è®¡çš„é€»è¾‘äº’è¿å’Œé€»è¾‘å…ƒä»¶çš„å‡ ä½•ä½ç½®æœ‰å…³ã€‚ç”±äºåœ¨å¸ƒçº¿ä¹‹å‰æ— æ³•å‡†ç¡®è¯„ä¼°æ”¾ç½®è§£å†³æ–¹æ¡ˆçš„è´¨é‡ï¼Œå¯¼è‡´è®¾è®¡æµç¨‹ä¸­çš„åé¦ˆå¾ªç¯å¾ˆé•¿ï¼Œå› æ­¤ç°ä»£å¸ƒå±€éœ€è¦åœ¨æ—©æœŸé˜¶æ®µå‡å°‘å¸ƒçº¿æ‹¥å¡(Congestion)å¹¶æé«˜å¯è¾¾æ€§(Routebility)\nWLä¼°è®¡æ–¹æ³• # Global Placement # é€šå¸¸ï¼Œå…¨å±€å¸ƒå±€ï¼ˆGlobal Placementï¼‰æ¶‰åŠå®å¸ƒå±€ï¼ˆMacro Placementï¼‰å’Œæ ‡å‡†å•å…ƒå¸ƒå±€ï¼ˆStandard Cell Placementï¼‰ã€‚\nè¾“å…¥:ç½‘è¡¨\nä¼˜åŒ–ç›®æ ‡:HPWLçº¿é•¿æœ€å°(æœ€åŸºæœ¬)â€¦\nDetail Placement # è¯¦ç»†å¸ƒå±€ï¼ˆDetailed Placementï¼‰åŒ…æ‹¬åˆæ³•åŒ–ï¼ˆlegalizationï¼‰ï¼Œçº¿é•¿ï¼ˆwirelengthï¼‰å’Œå¯è¾¾æ€§çš„ç»†åŒ–ï¼ˆroutability refinementï¼‰\nhistory # å‚è€ƒ # 2021-Place-YuBei-slice.pdf "},{"id":14,"href":"/zh/docs/Digtal/Routing/global-router/congestion/%E5%9F%BA%E4%BA%8E%E5%9B%BE%E7%A5%9E%E7%BB%8F%E7%BD%91%E7%BB%9C%E7%9A%84%E9%A2%84%E8%B7%AF%E7%94%B1%E6%8B%A5%E5%A1%9E%E9%A2%84%E6%B5%8B%E7%A0%94%E7%A9%B6/","title":"åŸºäºå›¾ç¥ç»ç½‘ç»œçš„é¢„è·¯ç”±æ‹¥å¡é¢„æµ‹ç ”ç©¶","section":"Physical design","content":"åŸºäºå›¾ç¥ç»ç½‘ç»œçš„EDAé¢„è·¯ç”±æ‹¥å¡é¢„æµ‹ç ”ç©¶\nè¯¾é¢˜æè¿°:\nâ€‹\tè¿‘å¹´æ¥éšç€æ•°å­—èŠ¯ç‰‡ä½¿ç”¨è¶Šæ¥è¶Šå°çš„å·¥è‰ºåˆ¶ç¨‹å’ŒèŠ¯ç‰‡å†…åŒ…å«è¶Šæ¥è¶Šå¤šçš„é€»è¾‘å•å…ƒï¼Œä½¿å…¶è®¾è®¡æ›´æ–°è¿­ä»£ä¼˜åŒ–çš„éš¾åº¦è¶Šæ¥è¶Šå¤§ã€‚ç”±äºæ•°å­—åç«¯ä¸­çš„å¸ƒå±€(Placement)å¸ƒçº¿(è·¯ç”±, Route)æµç¨‹å±äºæ˜¯NP-Hardçš„ç®—æ³•ä¼˜åŒ–é—®é¢˜ï¼ŒEDA(Electronic Design Automation)å·¥å…·åœ¨è¿™ä¸€é˜¶æ®µå¾€å¾€åŠå…¶è´¹æ—¶ï¼Œå¯¼è‡´æ›´é•¿çš„ç‰©ç†è®¾è®¡å‘¨æœŸã€‚\nâ€‹\tåœ¨æ•°å­—ç”µè·¯ä¼˜åŒ–è¿‡ç¨‹ä¸­ï¼Œå¸ƒçº¿æ‹¥å¡æ˜¯ç”¨äºç‰©ç†è®¾è®¡è¿‡ç¨‹è¿­ä»£ä¼˜åŒ–çš„é‡è¦æŒ‡æ ‡ã€‚æŸäº›åŒºåŸŸçš„å¸ƒçº¿å¯†åº¦è¿‡é«˜ï¼Œå¯¼è‡´æ— æ³•ç»§ç»­è¿›è¡Œæœ‰æ•ˆçš„å¸ƒçº¿ï¼Œè¿›è€Œå¯¼è‡´æ—¶åºä¸è®¾è®¡è§„åˆ™è¿ä¾‹ç­‰é—®é¢˜ã€‚ä¸ºæ­¤ï¼Œè®¸å¤šç°ä»£ç»¼åˆä¸å¸ƒå±€å·¥å…·åˆ©ç”¨æ‹¥å¡æ•°æ®ï¼Œä»¥å°½é‡å‡å°‘æœ€ç»ˆç‰©ç†è®¾è®¡ä¸­çš„æ‹¥å¡å½±å“ã€‚é€šè¿‡å¸ƒçº¿çš„æ‹¥å¡æ•°æ®ï¼Œå¸ƒå±€å¸ƒçº¿å·¥å…·å°†ç›¸åº”åœ°ä¼˜åŒ–ç›¸å…³çš„å¯ç§»åŠ¨å•å…ƒä½ç½®ï¼Œä»¥å‡å°‘çº¿é•¿åº¦ã€æ‹¥å¡å’Œè¿ä¾‹ï¼Œè¿›è¡Œè¿­ä»£ï¼Œç›´åˆ°æ”¶æ•›ï¼Œä»è€Œäº§ç”Ÿæ›´ä¼˜çš„å¸ƒçº¿ç»“æœã€‚ç²¾ç¡®çš„æ‹¥å¡é¢„æµ‹åœ¨ç”µè·¯å¸ƒçº¿ä¸­èµ·ç€è‡³å…³é‡è¦çš„ä½œç”¨ï¼Œä¸å¹¸çš„æ˜¯ï¼Œç›´åˆ°è®¾è®¡å‘¨æœŸçš„åæœŸï¼Œä¹Ÿå°±æ˜¯ç¼“æ…¢çš„å¸ƒå±€å’Œå¸ƒçº¿æµç¨‹ï¼Œç²¾ç¡®çš„æ‹¥å¡ç»“æœæ‰è¢«å‡†ç¡®åœ°çŸ¥é“ã€‚\nâ€‹\tè¿™å¯å‘æˆ‘ä»¬è®¾è®¡ä¸€ä¸ªè·¨è®¾è®¡é˜¶æ®µ(Cross-stage)çš„æ‹¥å¡é¢„æµ‹æ–¹æ³•ï¼Œåœ¨è®¾è®¡åˆæœŸè¿›è¡Œå¸ƒå±€å¸ƒçº¿ä¼˜åŒ–ï¼Œä»è€ŒåŠ é€Ÿä¼˜åŒ–è¿­ä»£æµç¨‹ã€‚å¤šä¸ªå…ˆå‰çš„å·¥ä½œå°è¯•åœ¨åˆ©ç”¨å¸ƒå±€æ•°æ®é¢„æµ‹è¯¦ç»†è·¯ç”±(Detail Route)æ‹¥å¡ï¼Œä»¥ä¼˜åŒ–æ”¾ç½®è§£å†³æ–¹æ¡ˆçš„å¯è¾¾æ€§ï¼Œå¦‚ï¼šRUDYã€GTLã€POLAR 2.0ç­‰ã€‚è¿™äº›åŸºäºä¸“å®¶ç»éªŒçš„æ–¹æ³•å¾€å¾€é¢„æµ‹ç²¾åº¦è¾ƒä½ã€‚è¿‘å¹´æ¥ï¼Œéšç€å›¾ç¥ç»ç½‘ç»œ(Graph Neural Network, GNN)åœ¨å­¦ä¹ å›¾ç»“æ„å’ŒæŒ–æ˜å›¾ä¿¡æ¯æ–¹é¢å±•ç¤ºå‡ºäº†å“è¶Šçš„æ•ˆæœã€‚ç”±äºç”µè·¯ç»“æ„å¯ä»¥è‡ªç„¶åœ°è¡¨ç¤ºä¸ºå›¾ï¼Œå›¾ç¥ç»ç½‘ç»œåœ¨ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–é¢†åŸŸå—åˆ°äº†è¶Šæ¥è¶Šå¤šçš„å…³æ³¨ã€‚GNN æ¨¡å‹å¯ä»¥ç«¯åˆ°ç«¯çš„æ–¹å¼å­¦ä¹ å…¨å±€æŒ‡æ ‡è€Œæ— éœ€é¢å¤–çš„ç‰¹å¾å·¥ç¨‹æ¯”ä¼ ç»Ÿæ·±åº¦å­¦ä¹ æ–¹æ³•æ›´é«˜çš„å‡†ç¡®åº¦ã€‚\nâ€‹\tå› æ­¤ï¼Œæœ¬è¯¾é¢˜å°†è®¾è®¡å®ç°åŸºäºå›¾ç¥ç»ç½‘ç»œçš„EDAé¢„è·¯ç”±æ‹¥å¡é¢„æµ‹ä»»åŠ¡ï¼Œç»™å®šç”µè·¯å¸ƒå±€ç»“æœï¼Œæˆ–ä»…ä»…æ ¹æ®ç”µè·¯ç½‘è¡¨å†…å®¹ï¼Œå®ç°å¯¹å¸ƒçº¿åçš„æ‹¥å¡ç»“æœé¢„æµ‹ã€‚\nå†…å®¹\nå­¦ä¹ DeepLearningæ¡†æ¶(Pytorch/Tensorflow)çš„ä½¿ç”¨, ç¯å¢ƒçš„æ­å»º, å›¾ç¥ç»ç½‘ç»œæ¨¡å‹(GNN, Graph Neural Network)çš„æ­å»ºï¼Œç»¼è¿°è°ƒç ” å­¦ä¹ å¹¶æŒæ¡ä¸€æ¬¾å·¥å…·çš„ä½¿ç”¨(OpenROAD(æ¨è)/Candance/Innovus). å¹¶ä¸”åˆ©ç”¨å·¥å…·è·å–ç›¸å…³æ•°æ®é›† å­¦ä¹ ä¸å¤ç°ç›¸å…³è®ºæ–‡ï¼ŒåŸºäºæ‰€å­¦å†…å®¹è®¾è®¡åŸºäºGNNçš„é¢„è·¯ç”±æ‹¥å¡é¢„æµ‹æ¶æ„, å®ç°æ‹¥å¡é¢„æµ‹. è®¾è®¡åˆ›æ–°ç‚¹, æ”¹è¿›æ¨¡å‹æ€§èƒ½, å®ç°ç»“æœåˆ†æ, ç»“æœå¯è§†åŒ–, æ¨¡å‹å¯¹æ¯”å®éªŒ(ç²¾åº¦/æ¨ç†é€Ÿåº¦/å†…å­˜å ç”¨ç­‰), æ¶ˆèå®éªŒç­‰. å‚è€ƒèµ„æ–™ä»¥åŠè¯´æ˜\nå›¾ç¥ç»ç½‘ç»œç›¸å…³ç®—æ³•è¯¦è¿°åŠå®ç°:ä¸€ä¸ªGNNæ•™ç¨‹\nRUDYï¼šFast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement ï¼šä¸€ä¸ªåŸºäºå¸ƒå±€ç»“æœçš„å¿«é€Ÿè·¯ç”±æ‹¥å¡ä¼°è®¡å™¨\nGTL:Detecting tangled logic structures in VLSI netlists: ä¸€ç§åŸºäºå›¾ç»“æ„ç›´æ¥ä»ç½‘è¡¨ä¸­ä¼°è®¡æ‹¥å¡çš„æ–¹æ³•\nPOLAR 2.0: An effective routability-driven placerï¼šä¸€ä¸ªåŸºäºæ‹¥å¡é¢„æµ‹ä¸å¯è¾¾æ€§çš„å¸ƒå±€å·¥å…·\nåå—ç†å·¥å¤§å­¦å›¾ä¹¦é¦†æ•°æ®åº“ï¼šå¯å…è´¹ä¸‹è½½å„å¤§å›½å†…å¤–æœŸåˆŠæ–‡ç« \nGoogle Scholar: ä¸€ä¸ªå­¦æœ¯è®ºæ–‡æœç´¢å¼•æ“\nConnected Papers | Find and explore academic papers: ä¸€ä¸ªåŸºäºå›¾ç›¸å…³æ€§è®ºæ–‡æœç´¢å¼•æ“\nAwesome AI for EDAï¼šEDAç ”ç©¶ä¸­ç°æœ‰AIæ–¹å‘çš„é«˜è´¨é‡é«˜å½±å“åŠ›è®ºæ–‡åˆ—è¡¨ç½‘ç«™\nåŸºäºå›¾ç¥ç»ç½‘ç»œçš„ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–æŠ€æœ¯ç ”ç©¶è¿›å±•ï¼šä¸€ç¯‡å…³äºGNNåœ¨EDAæ–¹é¢åº”ç”¨çš„ç»¼è¿°æ–‡ç« \nCongestionNet: Routing Congestion Prediction Using Deep Graph Neural Networks ï¼šä¸€ç§åŸºäºGNNå’Œç»¼åˆåç½‘è¡¨æ•°æ®é¢„æµ‹è·¯ç”±æ‹¥å¡çš„æ–¹æ³•\nGeneralizable Cross-Graph Embedding for GNN-based Congestion Prediction:ä¸€ç§åŸºäºGNNå’Œç»¼åˆåç½‘è¡¨æ•°æ®é¢„æµ‹è·¯ç”±æ‹¥å¡çš„æ–¹æ³•\nPin Accessibility and Routing Congestion Aware DRC Hotspot Prediction using Graph Neural Network and U-Net :ä¸€ç§åŸºäºGNNå’ŒCNNå’Œå¸ƒçº¿æ•°æ®é¢„æµ‹DRVçš„æ–¹æ³•\nLHNN | Proceedings of the 59th ACM/IEEE Design Automation Conference:ä¸€ç§åŸºäºGNNå’Œå¸ƒçº¿æ•°æ®é¢„æµ‹æ‹¥å¡çš„æ–¹æ³•\nThe OpenROAD Projectï¼šä¸€ä¸ªå¼€æºRTL-to-GDSé¡¹ç›®ï¼Œ ç‰¹ç‚¹: å¼€æºè½¯ä»¶, æ˜“äºå®‰è£…ä¸ä½¿ç”¨, å†…ç½®å¯ä»¥ç›´æ¥ä½¿ç”¨çš„å¼€æºPDK.\nOpenCoresï¼šä¸€ä¸ªå¼€æºæ•°å­—ç½‘å…³IPæ ¸çš„å‚è€ƒç¤¾åŒºï¼Œå¯æå–HDLæ–‡ä»¶ä½¿ç”¨æ•°å­—åç«¯è®¾è®¡å·¥å…·å®ç°è‡ªå®šä¹‰æ•°æ®æå–\nISPD 2011 Routability-driven Placement Contest and Benchmark Suiteï¼šISPDä¸¾åŠçš„å¸ƒå±€å™¨æ¯”èµ›ï¼Œå†…æœ‰æ•°æ®é›†å¯å‚è€ƒ\nDAC 2012 Routability-Driven Placement Contestä¸€ä¸ªDACä¸¾åŠçš„å¸ƒå±€å™¨æ¯”èµ›ï¼Œå†…æœ‰æ•°æ®é›†å¯å‚è€ƒ\nåŸºäºé¡¹ç›®â€chachaâ€œçš„æ‹¥å¡ç¤ºä¾‹æ•°æ®\nEDAä¸‰å·¨å¤´æ•´å¥—è™šæ‹Ÿæœº:å¤ªå¤§äº†æ— æ³•ä¸Šä¼ ï¼Œéœ€è¦çš„è¯å‘é‚®ç®±åˆ°ï¼šicpengxuan@mail.scut.edu.cn\nAnwar-Said/Circuit-Completion-Using-GNNs: Source code and datasets for Circuit Design Completion using GNNs paper:ä¸€ä¸ªå¼€æºä»£ç \nycchen218/EDA-Congestion-Prediction: This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.ï¼šä¸€ä¸ªå¼€æºä»£ç \nCircuitNet: ä¸€ä¸ªå¼€æºæ•°æ®é›†ï¼Œå†…ç½®å¼€æºä»£ç \nAccurate Prediction of Detailed Routing Congestion using Supervised Data Learningï¼šä¸€ç¯‡ç›¸å…³è®ºæ–‡ã€‚ã€‚ã€‚\nç›¸å…³çŸ¥è¯†ä¸æœ¯è¯­:\nå›¾ç¥ç»ç½‘ç»œ(GNN)ï¼šä¸€ç§åŸºäºå…·æœ‰ä¸è§„åˆ™ç»“æ„å›¾ç»“æ„çš„æ·±åº¦å­¦ä¹ æ¨¡å‹ã€‚æœ€åŸºç¡€çš„å›¾å·ç§¯æ¨¡å‹æ˜¯GCN(ç›¸å½“äºå›¾ç»“æ„çš„CNN)ã€‚\næ•°å­—åç«¯: ä»¥å‰ç«¯ç»¼åˆåçš„ç½‘è¡¨(.væ–‡ä»¶)ã€å·¥è‰ºåº“PDKå’Œä¸€äº›çº¦æŸæ–‡ä»¶(å¦‚.sdcæ–‡ä»¶ç­‰)ä½œä¸ºè¾“å…¥, ç»è¿‡å¸ƒå›¾ã€å¸ƒå±€ã€æ—¶é’Ÿæ ‘ç»¼åˆã€å¸ƒçº¿ä¸éªŒè¯åè¾“å‡ºå¯ç”¨äºæµç‰‡çš„.gds(Graphic Data System)ç‰ˆå›¾æ–‡ä»¶çš„æµç¨‹\nå¸ƒå±€ï¼šç¡®å®šç”µè·¯ä¸­å„ä¸ªç»„ä»¶åœ¨èŠ¯ç‰‡ä¸­çš„ç‰©ç†ä½ç½®ã€‚ç”±äºåœ¨å¸ƒçº¿ä¹‹å‰æ— æ³•å‡†ç¡®è¯„ä¼°æ”¾ç½®è§£å†³æ–¹æ¡ˆçš„è´¨é‡ï¼Œå¯¼è‡´è®¾è®¡æµç¨‹ä¸­çš„åé¦ˆå¾ªç¯å¾ˆé•¿ï¼Œå› æ­¤ç°ä»£å¸ƒå±€éœ€è¦åœ¨æ—©æœŸé˜¶æ®µå‡å°‘å¸ƒçº¿æ‹¥å¡(Congestion)å¹¶æé«˜å¯è¾¾æ€§(Routability)\né¢„è·¯ç”±(pre-routing): å¸ƒçº¿é˜¶æ®µå‰çš„æ•°å­—è®¾è®¡é˜¶æ®µã€‚\næ‹¥å¡ï¼šåœ¨èŠ¯ç‰‡è®¾è®¡æˆ–è€…FPGAè®¾è®¡ä¸­ï¼Œç¡¬ä»¶èµ„æºå¯åˆ†ä¸ºé€»è¾‘èµ„æºå’Œå¸ƒçº¿èµ„æºï¼Œå½“è®¾è®¡å·¥ç¨‹è¾ƒå¤§æˆ–è¾ƒå¤æ‚æ—¶ï¼Œå¯èƒ½é€»è¾‘èµ„æºä»ç„¶åœ¨åˆç†èŒƒå›´å†…ï¼Œä½†æ˜¯å¸ƒçº¿èµ„æºå´è¶…å‡ºå›ºæœ‰èµ„æºæˆ–è€…è¾ƒä¸ºä¸åˆç†ã€‚è¿™æ—¶å€™å¯èƒ½ä¼šäº§ç”Ÿcongestionï¼ˆæ‹¥å¡ï¼‰é—®é¢˜ï¼Œä¹Ÿå°±æ˜¯å¸ƒçº¿èµ„æºç´§å¼ å¯¼è‡´çš„ã€‚\næ‹¥å¡å›¾(congestion map): ç‰ˆå›¾ä¸­ä½¿ç”¨ç½‘æ ¼(grid)ç”¨äºæ ‡è¯†è·¯ç”±éœ€æ±‚è¶…è¿‡è·¯ç”±å®¹é‡çš„åŒºåŸŸã€‚å¸ƒå±€å·¥å…·(Placer)å°†ç›¸åº”åœ°ä¼˜åŒ–ç›¸å…³çš„å¯ç§»åŠ¨å•å…ƒä½ç½®ï¼Œä»¥å‡å°‘çº¿é•¿åº¦å’Œæ‹¥å¡ï¼Œå¹¶è¿­ä»£åœ°é‡å¤ä¸Šè¿°å¾ªç¯ï¼Œç›´åˆ°æ”¶æ•›ï¼Œä»è€Œäº§ç”Ÿæ”¾ç½®è§£\nRUDY (Rectangular Uniform wire DensitY): æ˜¯åŸºäºå¸ƒå±€ç»“æœçš„å¿«é€Ÿè·¯ç”±æ‹¥å¡ä¼°è®¡å™¨ã€‚å®ƒå‡è®¾ç½‘çº¿åœ¨å…¶åŒ…å›´æ¡†å†…å‡åŒ€åˆ†å¸ƒã€‚é€Ÿåº¦å¿«ä½†æ˜¯ç²¾åº¦ä½ã€‚\nDRVs (design rule violations) :è®¾è®¡è§„åˆ™è¿è§„ã€‚è¿™äº›è¿è§„æ˜¯æŒ‡åœ¨é›†æˆç”µè·¯çš„ç‰ˆå›¾è®¾è®¡è¿‡ç¨‹ä¸­ï¼Œç»è¿‡DRC(Design Rule Check)è¿åäº†ç‰¹å®šçš„è®¾è®¡è§„åˆ™è€Œå¯¼è‡´çš„æ½œåœ¨é—®é¢˜ã€‚è®¾è®¡è§„åˆ™æ˜¯ç”±ä»£å·¥å‚é’ˆå¯¹ç‰¹å®šå·¥è‰ºåˆ¶å®šçš„ä¸€ç³»åˆ—å¼ºåˆ¶æ€§è¦æ±‚ï¼Œå®ƒä»¬ç»¼åˆè€ƒè™‘äº†ç”µå­¦æ€§èƒ½å’Œå¯é æ€§é™åˆ¶ï¼Œå¹¶æŒ‰ç…§èŠ¯ç‰‡åŠ å·¥è¿‡ç¨‹æ‰€éœ€çš„ä¸€ç³»åˆ—é™åˆ¶æ¥åˆ¶å®šã€‚\nshift-left: æŒ‡çš„æ˜¯å°†æµ‹è¯•å’ŒéªŒè¯æ´»åŠ¨æå‰åˆ°å¼€å‘å‘¨æœŸçš„æ›´æ—©é˜¶æ®µï¼Œä»¥ä¾¿æ›´æ—©åœ°å‘ç°å’Œä¿®å¤ç¼ºé™·ã€‚EDAçš„ä¸€å¤§ç ”ç©¶æ–¹å‘å°±æ˜¯cross-stage predictionï¼šé€šè¿‡æ—©æœŸæµç¨‹æ•°æ®å¯¹é¢„æµ‹åæœŸç»“æœæ•°æ®ï¼Œå‡å°‘å·¥ä½œè¿­ä»£æ¬¡æ•°ï¼Œ å®ç°æ•ˆç‡æå‡ã€‚\nG-cells ï¼šæ˜¯ç”µè·¯ä¸Šæ”¾ç½®å•å…ƒçš„çŸ©å½¢å•å…ƒã€‚æ˜¯æ€»ä½“å¸ƒçº¿è¿‡ç¨‹ä¸­çš„åŸºæœ¬å¸ƒçº¿å•å…ƒ\nG-netsï¼šè¡¨ç¤ºå¼•è„šä¹‹é—´ä»¥G-cellsä¸ºè·¯å¾„å•å…ƒçš„è¿çº¿\n"},{"id":15,"href":"/zh/docs/Digtal/Routing/global-router/ISPD_2024_contest/ISPD-NTUEE-main/ISPD24_contest-main/","title":"Index","section":"Physical design","content":" ISPD24 Contest: GPU/ML-Enhanced Large Scale Global Routing # Contest Introduction # Global routing is a critical component of the VLSI design process, exerting a substantial influence on circuit timing, power consumption, and overall routability. The efficiency of global routing is of paramount importance, as a swift and scalable approach can guide optimizations in early design stages like floor-planning and placement.\nOver the past decade, GPU accelerated computing platforms have been evolving into highly versatile and programmable systems capable of delivering immense parallel computing power. Recent studies have successfully leveraged GPUs to achieve over a 10x acceleration in global routing without compromising performance. Furthermore, machine learning (ML) techniques have been integrated into the global routing process, leading to enhanced routing solution quality.\nThe goal of this competition is to stimulate academic research aimed at developing a GPU/ML-enhanced global router tailored for industrial-level circuits. Notably, contemporary VLSI circuits often encompass tens of millions of cells, which is a significant departure from past global routing competitions that typically dealt with scenarios involving no more than 1 million cells. Due to the limitations of current routers, hierarchical or partitioning-based methods are commonly employed to manage large circuits, albeit at the risk of sacrificing a certain degree of optimality. It is of great importance to develop a scalable global router capable of handling circuits with tens of millions of cells, as it can greatly inform optimizations in the early design stages, such as floor-planning and placement. By fostering enthusiasm and innovation within the global routing research community, this competition aims to deliver substantial reductions in global routing runtime for these expansive industrial-grade circuits, harnessing the computational power of GPUs and the potential of machine learning techniques. Simultaneously, it strives to enhance the overall quality of routing results.\nInput/Output Formats and Evaluation # To enable teams from diverse backgrounds to participate, we have extracted routing resource information and netlist data from LEF and DEF files and organized them in simplified formats. Consequently, participants can approach the contest as a mathematical optimization problem within the GCell grid graph. The desired outcome is global routing solutions described within the GCell grid graph. The evaluation process is centered on several key metrics, including total wirelength, via count and routing congestion of the global routing solution, as well as the execution runtime of the global router.\nPlease check Introduction of the contest for more details.\nSubmission Guidance # We expect teams to package their global routers into Docker images. And we will pull and execute these images on a NVIDIA platform equiped with 4 NVIDIA A100 GPUs.\nAnouncement # The evaluation platform is configured with CUDA version 11.7 and driver version 515.00. We have prepared a Dockerfile ( https://github.com/liangrj2014/ISPD24_contest/blob/main/Dockerfile) that will install deep learning toolkits compatible with the CUDA version on our evaluation platform. Generally, participants are welcome to modify the Dockerfile as necessary, ensuring compatibility with our evaluation platform for utilizing the GPUs on the system. - Dec 02, 2023. We\u0026rsquo;ve identified some bugs in our evaluation script (thanks to the participants for bringing them to our attention!). An updated version will be released shortly, addressing these bugs and significantly improving runtime speed. Stay tuned for the latest updates! - Nov 30, 2023. We\u0026rsquo;ve released example global routing solutions on Oct 28, 2023. We\u0026rsquo;ve released the evaluation scripts on Oct 28, 2023. To simplify the entry process for the competition, we\u0026rsquo;ve extracted routing resource information and netlist data from LEF and DEF files and stored them in simplified formats. As a result, participants can tackle the contest challenge as a mathematic optimization problem within the GCell grid graph. - Oct 28, 2023. Registration opens on Sep 13, 2023! Released the first set of benchmarks on Sep 13, 2023 Released the docker for environment setup on Sep 13, 2023 Registration # Please fill in this online registration form\nRegistration window: Sep 13, 2023 - Dec 1, 2023\nWe confirm that we\u0026rsquo;ve received the registrations forms from the following teams. Please feel free to send us an email if we overlooked your registration forms or any related information.\nID Team Name Affiliation 1 Mamta Unknown 2 NianNianYouYu Fudan University 3 Binghamton Binghamton University 4 NTHU-TCLAB-GR National Tsing Hua University 5 Alpha-Team AlphaCHIP LLC; National Research University of Electronic Technology 6 HumbleRoute University of South Florida; CMR Institute of Technology 7 automl-for-global-routing Texas A\u0026amp;M University 8 Lira Unknown 9 SCAW Sun Yat-sen University; Institute of Computing, Chinese Academy of Sciences 10 TeamSD Unknown 11 NTUSTGR National Taiwan University of Science and Technology 12 SmartRoute University of Science and Technology of China 13 metaRoute Fudan University 14 IWantNvidia Unknown 15 GRFirExp University of Science and Technology of China 16 DIAG University of Science and Technology of China 17 Santhosh Unknown 18 VCISEDA Beijing University of Posts and Telecommunications 19 Puipui Nara Institute of Science and Technology 20 Team-XJWIN Xi\u0026rsquo;an Jiaotong University 21 Route 99 Tsinghua University; University of Science and Technology Beijing 22 Team California University of California , Santa Cruz 24 AnxietyAttack University of Peradeniya 25 fzu _team Unknown 26 Jack\u0026rsquo;s team Unknown 27 iEDA-iRT Institute of Computing Technology; Chinese Academy of Sciences; Shenzhen University; Peng Cheng Laboratory 28 GGRouter Pohang University of Science and Technology 29 NTUEE+ National Taiwan University 30 color Chinese University of Hong Kong 31 NNU_FZUTeam Nanjing Normal University; Fuzhou University 32 NYCU_GR Unknown 33 NTUEDA National Taiwan University 34 FZU_MathGR Fuzhou University 35 RL-Route The Chinese University of Hong Kong 36 HustForest Huazhong University of Science and Technology 37 ZJ Unknown 38 Marvin Indian Institute of Technology Madras 39 Tiger Unknown 40 NJUFZUglobalrouter Nanjing Normal University 41 GoToRoute Fuzhou University 42 NYCU-VDA-GR National Yang Ming Chiao Tung University 43 Kate Scientific research institute for system analysis of Russian Academy of Sciences 44 SEU-Router Southeast University 45 Easy_Router Unknown 46 etuoReL Fudan University 47 PY-Router Unknown 48 PampaRouting Universidade Federal do Rio Grande do Sul 49 Team Ondru Indian Institute of Technology Madras 50 XianBaoMing National Tsing Hua University 51 EA University of Calgary 52 CUEDA The Chinese University of Hong Kong Important Dates # Registration Open: Sep 13, 2023 Registration Close: Dec 1, 2023 Alpha Submission: Jan 5, 2024 Beta Submission: Feb, 2, 2024 Final Submission: Mar, 1, 2024 Results Anouncement: March 15, 2024 Downloads # Introduction of the contest First set of benchmarks with Nangate45 technology node Please note that all the essential input information for global routing is contained within the .cap files and .net files located in the \u0026ldquo;Simple_inputs\u0026rdquo; folder. We also release the LEF/DEF files of the circuits just for reference. Evaluation Scripts Example global routing solutions Dockerfile for environment setup Note that the Dockerfile has been updated on Dec 02, 2023. Q\u0026amp;A # Please post your questions in GitHub Issues Contact # Emailï¼šispd2024contest@gmail.com Contest Prizes # 1st place: $1000 + one NVIDIA GPU of similar value 2nd place: $500 + one NVIDIA GPU of similar value 3rd place: $250 + one NVIDIA GPU of similar value Sponsor # Sponsored by NVIDIA "},{"id":16,"href":"/zh/docs/Digtal/Routing/global-router/ISPD_2024_contest/ISPD-NTUEE-main/README/","title":"Readme","section":"Physical design","content":" ISPD-NTUEE # "},{"id":17,"href":"/zh/docs/Digtal/Routing/routing/","title":"Routing","section":"Physical design","content":" ä»‹ç» # éšç€IPå¤ç”¨ï¼Œä¸šç•Œä¸€åº¦è¯•å›¾ä½¿ç”¨IPå†…éƒ¨èµ„æºè¿›è¡Œå¸ƒçº¿ï¼Œä½†æ­¤ä¸¾å¯èƒ½å¼•å‘å™ªå£°å’Œè½¬æ¢ç”µå‹è¿‡å¤§ï¼Œå› æ­¤ç»•éšœç­–ç•¥åœ¨å¸ƒçº¿ç®—æ³•ä¸­å‘æŒ¥ç€é‡è¦çš„ä½œç”¨ã€‚\næ›¼å“ˆé¡¿ç»“æ„ä»¥åŠéæ›¼å“ˆé¡¿ç»“æ„ # æ€»ä½“å¸ƒçº¿çš„å¸ƒçº¿ç®—æ³•ä¸»è¦åŸºäºæ›¼å“ˆé¡¿ç»“æ„ä»¥åŠéæ›¼å“ˆé¡¿ç»“æ„ä¸¤ç§ï¼Œéæ›¼å“ˆé¡¿ç»“æ„å› å…¶æ›´å¼ºçš„å¸ƒçº¿ä¼˜åŒ–èƒ½åŠ›å—åˆ°è¶Šæ¥è¶Šå¤šç ”ç©¶äººå‘˜çš„å…³æ³¨ã€‚å¸ƒçº¿äº’è¿ç»“æ„å¯åˆ†ä¸ºæ›¼å“ˆé¡¿ç»“æ„å’Œéæ›¼å“ˆé¡¿ç»“æ„ã€‚æ›¼å“ˆé¡¿ç»“æ„çš„å¸ƒçº¿æ–¹å‘åªèƒ½æ˜¯æ°´å¹³èµ°çº¿å’Œå‚ç›´èµ°çº¿ä¸¤ç§,è€Œéæ›¼å“ˆé¡¿ç»“æ„çš„å¸ƒçº¿æ–¹å‘åˆ™æ›´ä¸ºå¤šæ ·åŒ–,ä¸»è¦åŒ…æ‹¬èµ°çº¿æ–¹å‘ä¸º **0Â°ã€90Â°å’Œå£«45Â°**çš„Xç»“æ„ä»¥åŠèµ°çº¿æ–¹å‘ä¸º 0Â°ã€60Â°å’Œ 120Â°çš„Yç»“æ„ã€‚éšç€ç³»ç»Ÿçº§èŠ¯ç‰‡(System-on-a-Chip,SoC)è®¾è®¡æ¦‚å¿µçš„å‡ºç°å’Œåˆ¶é€ å·¥è‰ºçš„ä¸æ–­å‘å±•,**äº’è¿çº¿çš„å»¶è¿Ÿå¯¹ VLSIè®¾è®¡çš„å½±å“è¶Šæ¥è¶Šå¤§,åŒæ—¶äº’è¿çº¿çš„ä¸æ–­å¢é•¿ä¼šé™ä½èŠ¯ç‰‡çš„é€Ÿåº¦,é€ æˆè¿‡é«˜çš„åŠŸè€—ä»¥åŠå¢å¤§å™ªå£°,**è¿™è¦æ±‚æ›´æœ‰æ•ˆçš„äº’è¿çº¿çº¿é•¿ä¼˜åŒ–å’Œæ›´å¼ºçš„ç”µè·¯æ€§èƒ½ã€‚ä½†åŸºäºæ›¼å“ˆé¡¿ç»“æ„çš„ç›¸å…³ç‰©ç†è®¾è®¡é˜¶æ®µåœ¨ä¼˜åŒ–äº’è¿çº¿çº¿é•¿æ—¶é™åˆ¶äº†ç›¸å…³ç­–ç•¥çš„ä¼˜åŒ–èƒ½åŠ›ã€‚ä¸ºä¼˜åŒ–èŠ¯ç‰‡çš„æ•´ä½“æ€§èƒ½,ç›¸å…³ç ”ç©¶äººå‘˜å¼€å§‹å°è¯•åŸºäºéæ›¼å“ˆé¡¿ç»“æ„çš„å¸ƒçº¿ã€‚\néæ›¼å“ˆé¡¿ç»“æ„çš„æ•°å­¦åŸºç¡€æ˜¯Î»-å‡ ä½•å­¦ç†è®º\n(1)å½“Î»=2æ—¶,å¸ƒçº¿çš„æ–¹å‘ä¸ºix/2,èµ°çº¿æ–¹å‘åŒ…æ‹¬ 0Â°å’Œ 90Â°,å¯¹åº”ä¼ ç»Ÿçš„æ›¼å“ˆé¡¿ç»“æ„,äº¦ç§°ä¸ºç›´è§’ç»“æ„ã€‚ (2)å½“Î»=3æ—¶,å¸ƒçº¿çš„æ–¹å‘ä¸º iÏ€/3,èµ°çº¿æ–¹å‘åŒ…æ‹¬ 0Â°ã€60Â°å’Œ120Â°,ç§°ä¸ºYç»“æ„ã€‚ (3)å½“Î»=4æ—¶,å¸ƒçº¿çš„æ–¹å‘ä¸º i/4,èµ°çº¿æ–¹å‘åŒ…æ‹¬0Â°ã€90Â°å’Œå£«45Â°,ç§°ä¸ºXç»“æ„ã€‚å·²ç»å¾—åˆ°å·¥è‰ºæ”¯æŒ\næ„ä¹‰ # ç‰©ç†è®¾è®¡è¿‡ç¨‹æ˜¯EDAçš„ä¸»è¦å¤„ç†å¯¹è±¡ï¼Œæ˜¯äººå·¥æœ€æ˜“å‡ºé”™çš„\nå½“å‰,è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯(Very Large Scale Integration Circuit,VLSI)è®¾è®¡åœ¨è®¸å¤šé«˜ç§‘æŠ€ç”µå­ç”µè·¯çš„å‘å±•ä¸­èµ·ç€è‡³å…³é‡è¦çš„ä½œç”¨ã€‚å½“å‰é›†æˆç”µè·¯(IntegratedCircuit,IC)äº§ä¸šå‘è¶…æ·±äºšå¾®ç±³å·¥è‰ºä¸æ–­æ¨è¿›,èŠ¯ç‰‡çš„é›†æˆåº¦è¿›ä¸€æ­¥æé«˜,ä¸€å—èŠ¯ç‰‡ä¸Šæ‰€èƒ½é›†æˆçš„ç”µè·¯å…ƒä»¶è¶Šæ¥è¶Šå¤š,VLSIæ˜¯å°†æ•°ç™¾ä¸‡ä¸ªå“ä½“ç®¡é›†æˆåˆ°å•ä¸ªèŠ¯ç‰‡ä¸­å½¢æˆ IC çš„è¿‡ç¨‹ã€‚è¿™ä¸€å¸‚åœºè¶‹åŠ¿å¯¹**ç‰©ç†è®¾è®¡(Physical Design,PD)å’Œç‰©ç†éªŒè¯(Physical Verification,PV)**æå‡ºäº†è®¸å¤šæŒ‘æˆ˜ã€‚ä»¥ VLSIä¸ºåŸºç¡€çš„ç”µå­ä¿¡æ¯äº§ä¸šçš„å‘å±•,å¯¹æˆ‘å›½å›½æ°‘ç»æµçš„å‘å±•ã€äº§ä¸šæŠ€æœ¯åˆ›æ–°èƒ½åŠ›çš„æé«˜ä»¥åŠç°ä»£å›½é˜²å»ºè®¾éƒ½å…·æœ‰æå…¶é‡è¦çš„æ„ä¹‰ã€‚\nç‰©ç†è®¾è®¡æ˜¯VLSIæ„å»ºæµç¨‹ä¸­æœ€ä¸ºè€—æ—¶çš„,å…¶è®¾è®¡å¥½åå°†å½±å“èŠ¯ç‰‡çš„æœ€ç»ˆæ€§èƒ½,åŒ…æ‹¬æ—¶å»¶ç‰¹æ€§,ç”µèƒ½æ¶ˆè€—ã€ç”µè·¯ç¨³å®šæ€§ç­‰ã€‚\nè¿‘å¹´æ¥ ï¼Œé›†æˆç”µè·¯é¢†åŸŸå‘å±•è¶Šæ¥è¶Šè¿…çŒ› ï¼Œæ™¶ä½“ç®¡æ•°é‡éšé›†æˆç”µè·¯åˆ¶é€ â¼¯è‰ºå‘å±•é€å¹´å¢åŠ  ï¼ŒèŠ¯ç‰‡å†…åŒ…å«çš„é€»è¾‘é—¨æ•°é‡æ€¥å‰§æå‡ ï¼Œè¿™ç»™é›†æˆç”µè·¯è®¾è®¡å¸¦æ¥äº†å·¨å¤§çš„éš¾é¢˜ã€‚ç”±äºè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ï¼ˆvery-largescale integration circuitï¼ŒVLSIï¼‰é€»è¾‘çš„é«˜åº¦å¤æ‚æ€§ ï¼Œå…¶ç‰©ç†è®¾è®¡å¾€å¾€éœ€è¦ä½¿ç”¨è®¡ç®—æœºè¾…åŠ©è®¾è®¡â¼¯å…·æ¥å®Œæˆã€‚è¿™å°±å‘ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆelectronic design automationï¼ŒEDAï¼‰â¼¯å…·æå‡ºäº†ä¸¥å³»æŒ‘æˆ˜\nåœ¨ç‰©ç†è®¾è®¡è¿‡ç¨‹ä¸­ ï¼Œå¸ƒçº¿æ˜¯æå…¶é‡è¦çš„ä¸€ç¯ ã€‚å¸ƒçº¿â¼¯ä½œå æ®äº† EDA è¿‡ç¨‹çš„å¤§éƒ¨åˆ†æ—¶é—´ ï¼Œç”šè‡³åœ¨å¤§éƒ¨åˆ†æƒ…å†µä¸‹ ï¼Œè‡ªåŠ¨å¸ƒçº¿çš„ç»“æœè¿˜éœ€è¦è®¾è®¡äººå‘˜åœ¨åæœŸæ‰‹â¼¯è°ƒæ•´ã€‚å…·å¤‡ä¼˜ç§€çš„å¸ƒçº¿é€Ÿåº¦åŠé«˜å¸ƒçº¿è´¨é‡çš„å¸ƒçº¿å™¨å¯¹ç¼©çŸ­èŠ¯ç‰‡è®¾è®¡å‘¨æœŸæœ‰ç€è‡³å…³é‡è¦çš„ä½œç”¨ ã€‚\nå¸ƒçº¿ # åœ¨ç‰©ç†è®¾è®¡ä¸­éœ€è¦é‡‡ç”¨ç”µè·¯åˆ’åˆ†æ–¹æ³•å°†å¤æ‚åºå¤§çš„ç”µè·¯ç³»ç»Ÿåˆ†è§£è‡³åˆç†å°çš„ç”µè·¯å­ç³»ç»Ÿ;å…¶æ¬¡,åœ¨ç”µè·¯åˆ’åˆ†å,å¸ƒå›¾è§„åˆ’å’Œå¸ƒå±€æ­¥éª¤åˆ™æ˜¯å°†ä¸åŒå½¢çŠ¶å’Œå¤§å°çš„å•å…ƒæˆ–æ¨¡å—åˆç†åœ°æ”¾ç½®åˆ°èŠ¯ç‰‡çš„ä¸åŒå¸ƒçº¿åŒºåŸŸ,åŒæ—¶æ»¡è¶³èŠ¯ç‰‡å›ºæœ‰çš„ä¸€äº›ç›¸å…³å‡ ä½•çº¦æŸ;å†æ¬¡,å¸ƒå±€é˜¶æ®µç¡®å®šæ¨¡å—å’Œå¼•è„šå„è‡ªçš„ä½ç½®,åœ¨æ­¤åŸºç¡€ä¸Šç»æ€»ä½“å¸ƒçº¿å,å°†æ¯æ¡å¾…ç»•çº¿çš„çº¿ç½‘çš„å„éƒ¨åˆ†åˆç†åˆ†é…åˆ°èŠ¯ç‰‡ä¸­çš„å„ä¸ªå¸ƒçº¿é€šé“åŒº;æœ€å,ç”±è¯¦ç»†å¸ƒçº¿å¾—åˆ°å„ä¸ªå¸ƒçº¿é€šé“åŒºçš„å®é™…ç»•çº¿ã€‚\næ¨¡å‹è¾“å…¥è¾“å‡º # è¾“å…¥ # cell, pin\u0026rsquo;s position netlist graph(connection relation) è®¾è®¡å·¥è‰ºï¼šå¤šå°‘å±‚ï¼Œviaå‡ ä½•å½¢çŠ¶ä¿¡æ¯ï¼Œå„ç§drc éƒ¨åˆ†å…³é”®çº¿ç½‘å»¶æ—¶ä¿¡æ¯ wireå’Œviaçš„ç”µæ°”ç‰¹æ€§ è¾“å‡º # ä¸€ä¸ªå°½å¯èƒ½æ»¡è¶³çº¦æŸæ¡ä»¶å¹¶æ›´å°‘å¾—éœ€è¦äººâ¼¯è°ƒæ•´çº¿ç½‘çš„å¸ƒçº¿ç»“æœ\nç½‘è¡¨å†…å„çº¿ç½‘çš„è¿æ¥â½…å¼ ï¼ŒåŒ…å«é‡‘å±çº¿åŠé€šå­”çš„å‡ ä½•æè¿°ä¿¡æ¯\nçº¦æŸ # çº¿ç½‘è¿æ¥æ­£ç¡®æ€§ å¸ƒçº¿éšœç¢ :æŒ‡å¸ƒçº¿è¿‡ç¨‹ä¸­è¢«å ç”¨çš„åŒºåŸŸï¼ŒåŒ…æ‹¬é€»è¾‘å•å…ƒåŠèŠ¯ç‰‡ç‰ˆå›¾ä¸­çš„å¸ƒçº¿éšœç¢ ï¼Œä»¥åŠéƒ¨åˆ†å·²å¸ƒçº¿ç½‘ ï¼Œå¦‚ç”µæºçº¿ç½‘å’Œæ—¶é’Ÿçº¿ç½‘ç­‰ ç‰ˆå›¾è®¾è®¡è§„åˆ™ :ä¸»è¦ç”±åˆ¶é€ â¼¯è‰ºå†³å®šã€‚åˆ¶é€ å‚å•†åœ¨åˆ¶é€ è¿‡ç¨‹ä¸­ ï¼Œä¸ºæ»¡è¶³èŠ¯ç‰‡æœ€åŸºæœ¬çš„å¯åˆ¶é€ æ€§ ï¼Œå°½å¯èƒ½è®©èŠ¯ç‰‡çš„è®¾è®¡å¯ç”¨ ï¼Œæ ¹æ®ç°æœ‰çš„åˆ¶é€ æŠ€æœ¯è®¾è®¡äº†ç§ç§ç‰ˆå›¾è®¾è®¡è§„åˆ™ã€‚è®¾è®¡è§„åˆ™è¿åï¼ˆdesign rule checking violationsï¼ŒDRCï¼‰çš„æ•°ç›®å¾ˆå¤§ç¨‹åº¦ä¸Šä»£è¡¨äº†å¸ƒçº¿è´¨é‡çš„é«˜ä½ã€‚ ä¸»è¦åŒ…å«ï¼š é‡‘å±çº¿çš„æœ€å°å®½åº¦ï¼ˆmin-widthï¼‰ï¼› é‡‘å±çº¿é—´åŠé‡‘å±çº¿ä¸å¸ƒçº¿éšœç¢é—´çš„æœ€å°çº¿é—´è·ï¼ˆmin-spacingï¼‰ï¼› ä¸€æ¡é‡‘å±çº¿çš„æœ€å°é¢ç§¯ï¼ˆmin-areaï¼‰ï¼Œå½“é‡‘å±çº¿çš„å®½åº¦å›ºå®šä¸ºæœ€å°å®½åº¦æ—¶ ï¼Œæœ€å°é¢ç§¯çº¦æŸä¹Ÿè¢«ç§°ä½œæœ€å°é•¿åº¦çº¦æŸ æ€»ä½“å¸ƒçº¿ # åˆç§°æ¦‚ç•¥å¸ƒçº¿,å…¨å±€å¸ƒçº¿\næ€»ä½“å¸ƒçº¿è´Ÿè´£åˆç†å°†æ¯æ¡çº¿ç½‘çš„å„éƒ¨åˆ†åˆ†é…åˆ°å„ä¸ªå¸ƒçº¿é€šé“åŒºä¸­(ä¹Ÿå°±æ˜¯åˆ†é…å¸ƒçº¿èµ„æº)å¹¶æ˜ç¡®å®šä¹‰å„å¸ƒçº¿é—®é¢˜\næ€»ä½“å¸ƒçº¿çš„ç»“æœå¯¹è¯¦ç»†å¸ƒçº¿çš„æˆåŠŸä¸å¦èµ·åˆ°å†³å®šæ€§ä½œç”¨,åŒæ—¶æ€»ä½“å¸ƒçº¿ä¸¥é‡å½±å“æœ€ååˆ¶é€ å‡ºæ¥çš„èŠ¯ç‰‡æ€§èƒ½ã€‚\nä¸€ä¸ªç»å…¸å›¾è®ºé—®é¢˜\næ•´ä¸ªèŠ¯ç‰‡è¢«åˆ†ä¸ºå¤šä¸ªåŒºåŸŸ ï¼Œå¹¶å°†çº¿ç½‘çš„è¿æ¥å…³ç³»å¯¹åº”åˆ°åŒºåŸŸä¸Š ï¼Œåœ¨åŒºåŸŸé—´è¿çº¿ã€‚ç”±äºå…¨å±€å¸ƒçº¿ä¸éœ€è¦è€ƒè™‘ç‰ˆå›¾è®¾è®¡ è§„åˆ™çš„çº¦æŸ ï¼Œç”šè‡³ä¸éœ€è¦è€ƒè™‘å¤§éƒ¨åˆ†å‡ ä½•çº§é—®é¢˜ ï¼Œå…¶å¸ƒçº¿æ¨¡å‹çš„å»ºæ¨¡è¾ƒä¸ºç®€å• ï¼Œå³ä½¿åœ¨å…·æœ‰æ•°ä»¥ä¸‡è®¡çš„åŒºåŸŸçš„èŠ¯ç‰‡ç‰ˆå›¾ä¸Šå¸ƒçº¿ï¼Œä¹Ÿåªäº§ç”Ÿè¾ƒä½çš„æ—¶é—´å¼€é”€\næ€»ä½“å¸ƒçº¿ä¸­é¦–å…ˆå°†å¯å¸ƒçº¿åŒºåŸŸåˆ’åˆ†æˆå¤šä¸ªå°æ ¼,æ¯ä¸ªæ ¼çš„å¸ƒçº¿èµ„æºä½¿ç”¨å¸¦å®¹é‡çš„è¾¹æ¥è¡¨ç¤º,æ‰€æœ‰å¸ƒçº¿èµ„æºç”±ä¸€ä¸ªç½‘æ ¼å›¾è¡¨ç¤º;å†ç¡®å®šä¸€ä¸ªçº¿ç½‘æ‰€å ç”¨ç½‘æ ¼å›¾ä¸­çš„è¾¹,å³çº¿ç½‘çš„å¤§è‡´èµ°çº¿,å°†å„çº¿ç½‘åˆç†åœ°åˆ†é…åˆ°å„ä¸ªç½‘æ ¼ä¸­,ä»¥ç¡®ä¿å°½å¯èƒ½é«˜çš„å¸ƒé€šç‡ã€‚\n**æ€»ä½“å¸ƒçº¿å›¾(Global Routing Graph, GRG)**å°†å¸ƒçº¿åŒºåŸŸã€æ¯ä¸ªåŒºåŸŸå†…çš„å¸ƒçº¿å®¹é‡ã€å¸ƒçº¿åŒºåŸŸå†…çš„å¼•è„šä¿¡æ¯ä»¥åŠä¸åŒå¸ƒçº¿åŒºåŸŸä¹‹é—´çš„ç›¸äº’å…³ç³»ç­‰ä¿¡æ¯æŠ½è±¡ä¸ºä¸€å¼ å›¾ã€‚ä¸åŒçš„è®¾è®¡æ¨¡å¼äº§ç”Ÿå¤šç§å¸ƒçº¿å›¾æ¨¡å‹,å¸¸è§çš„å¸ƒçº¿å›¾æ¨¡å‹ä¸»è¦åŒ…æ‹¬ç½‘æ ¼å›¾æ¨¡å‹ã€å¸ƒçº¿è§„åˆ’å›¾æ¨¡å‹ä»¥åŠé€šé“ç›¸äº¤å›¾æ¨¡å‹\nå³ä½¿æ˜¯æœ€ç®€å•çš„é—®é¢˜,å¦‚ä¸€ç»„ä¸¤å¼•è„šçº¿ç½‘åœ¨æ‹¥å¡çº¦æŸä¸‹å¸ƒçº¿,ä¹Ÿæ˜¯ä¸€ä¸ªNP å®Œå…¨é—®é¢˜ã€‚\nå…¨å±€å¸ƒçº¿çš„ä¸»è¦ç›®æ ‡æ˜¯ä¸ºåç»­çš„è¯¦ç»†å¸ƒçº¿æä¾›æŒ‡å¯¼ ï¼Œä»è€Œé™ä½å¸ƒçº¿é—®é¢˜çš„å¤æ‚ç¨‹åº¦ ï¼Œå‡å°‘æ•´ä½“çš„æ—¶é—´å¼€é”€ã€‚ä½œä¸ºæ•´ä¸ªå¸ƒçº¿ä»»åŠ¡ä¸­å¤šç§ä¼˜åŒ–ç›®æ ‡çš„ä¸»è¦å½±å“å› ç´  ï¼Œå…¨å±€å¸ƒçº¿è¦åœ¨ç»™å®šå¸ƒçº¿èµ„æºçš„æƒ…å†µä¸‹ ï¼Œä¼˜åŒ–çº¿é•¿ã€é€šå­”æ•°åŠå…³é”®çº¿ç½‘æ—¶å»¶ç­‰ç›®æ ‡å‡½æ•°\nè¯„ä»·å…¨å±€å¸ƒçº¿ç®—æ³•çš„ä¸»è¦æŒ‡æ ‡æœ‰çº¿é•¿ã€é€šå­”æ•°ã€æº¢å‡ºæ•° é‡ã€è¿è¡Œæ—¶é—´\nå¸ƒçº¿å›¾æ¨¡å‹ # ç½‘æ ¼å›¾æ¨¡å‹ # ä¸€ä¸ªé¡¶ç‚¹è¡¨ç¤ºä¸€ä¸ªæ€»ä½“å¸ƒçº¿å•å…ƒ(Global Routing Cell,GRC),GRCä¹‹é—´çš„è¿æ¥å…³ç³»åˆ™ç”±æ°´å¹³è¾¹å’Œå‚ç›´è¾¹è¡¨ç¤ºã€‚\nå¯¹äºç»™å®šçš„çº¿ç½‘é›†åˆ,åˆ™å°†å®ƒä»¬çš„å¼•è„šé›†åˆæŒ‰ç…§å…¶æ‰€åœ¨çš„æ€»ä½“å¸ƒçº¿å•å…ƒ,æ˜ å°„åˆ°è¯¥æ€»ä½“å¸ƒçº¿å•å…ƒå¯¹åº”çš„é¡¶ç‚¹ä¸Š\næ¯ä¸€ä¸ªå…¨å±€å¸ƒçº¿å•å…ƒï¼ˆGRC)è¢«è§†ä½œå…¨å±€å¸ƒçº¿é—®é¢˜ä¸­çš„ä¸€ä¸ªç‚¹ ï¼Œç›¸é‚»è¿‘çš„å•å…ƒæ‰€ä»£è¡¨çš„ç‚¹ä¹‹é—´å…·å¤‡ä¸€æ¡æœ‰å®¹é‡çš„è¾¹ ï¼Œå¯¹åº”ç›¸é‚»å•å…ƒé—´çš„è¾¹ç•Œ ï¼Œè¿™æ¡è¾¹çš„å®¹é‡ä»£è¡¨èƒ½ç©¿è¿‡æ­¤è¾¹ç•Œçš„é‡‘å±çº¿çš„æœ€å¤§æ•°ç›® ã€‚å› æ­¤ ï¼Œå¯ä»¥é€šè¿‡å„è¾¹çš„å®¹é‡ä¸ç©¿è¿‡è¾¹çš„é‡‘å±çº¿æ•°é‡ä¼°è®¡å…¨å±€å¸ƒçº¿çš„èµ„æºæ‹¥æŒ¤ç¨‹åº¦ã€‚\nå¸ƒå›¾è§„åˆ’å›¾æ¨¡å‹ # é€šé“ç›¸äº¤å›¾æ¨¡å‹ # ç®—æ³• # æœ€æ—©ç”¨äºè§£å†³æ€»ä½“å¸ƒçº¿å›¾ä¸Šçš„æœ€çŸ­è·¯å¾„é—®é¢˜çš„æ˜¯1959å¹´å‡ºç°çš„Diikstraç®—æ³•,è¯¥ç®—æ³•çš„æ—¶é—´å¤æ‚åº¦ä¸º O(n^2^)\nåæ¥å‘å±•ä¸ºè¿·å®«ç³»åˆ—ç®—æ³•ï¼Œç¼ºä¹å¯»æ‰¾æœ€ä¼˜è§£çš„èƒ½åŠ›ï¼Œä¸é€‚ç”¨VLSI\nå¤šå¼•è„šç½‘åˆ†è§£ # å¤šå¼•è„šçº¿ç½‘åˆ†è§£å¸¸ç”¨äºæ€»ä½“å¸ƒçº¿ç®—æ³•ã€‚å…·æœ‰ä¸¤ä¸ªä»¥ä¸Šå¼•è„šçš„çº¿ç½‘é€šå¸¸è¢«åˆ†è§£æˆä¸¤ä¸ªå¼•è„šçš„å­ç½‘,ç„¶åæ¯ä¸ªå­ç½‘çš„ç‚¹å¯¹ç‚¹å¸ƒçº¿ä»¥æŸç§ä¸²è¡Œæ–¹å¼æ‰§è¡Œã€‚è¿™ç§çº¿ç½‘åˆ†è§£æ˜¯åœ¨æ€»ä½“å¸ƒçº¿å¼€å§‹æ—¶æ‰§è¡Œçš„,è¿™ä¼šå½±å“æœ€ç»ˆå¸ƒçº¿ç»“æœçš„è´¨é‡ã€‚è®¸å¤šæ€»ä½“å¸ƒçº¿éƒ½é‡‡ç”¨å¤šå¼•è„šçº¿ç½‘åˆ†è§£ã€‚åˆ†è§£å¤šå¼•è„šçº¿ç½‘çš„ä¸¤ç§æµè¡Œæ–¹æ³•æ˜¯RSMTæ„é€ å’Œæœ€å°ç”Ÿæˆæ ‘(Minimum Spanning Tree,MST)æ„é€ ã€‚RSMT é€šå¸¸æä¾›è¾ƒçŸ­çº¿é•¿çš„æ ‘çŠ¶æ‹“æ‰‘ç»“æ„,è€Œ MST ç”±äºäº§ç”Ÿæ›´å¤šçš„å·¥å½¢åŒå¼•è„šçº¿ç½‘è€Œæä¾›æ›´å¤§çš„çµæ´»æ€§ã€‚\næœ€å°æ ‘ç®—æ³• # Steiner æœ€å°æ ‘ç®—æ³• # å¤šç«¯ç‚¹çº¿ç½‘çš„æ€»ä½“å¸ƒçº¿å¯å®šä¹‰æˆå¯»æ‰¾ Steiner æ ‘é—®é¢˜,ç²¾ç¡®ç®—æ³•ã€ä¼ ç»Ÿå¯å‘å¼ç®—æ³•ã€è®¡ç®—æ™ºèƒ½æ–¹æ³•éƒ½å¯ç”¨äºæ±‚è§£ Steiner æ ‘ã€‚\nåœ¨VLSIæ€»ä½“å¸ƒçº¿é—®é¢˜ä¸­,å¤šç«¯çº¿ç½‘çš„æ€»ä½“å¸ƒçº¿é—®é¢˜æ˜¯å¯»æ‰¾ä¸€æ£µè¿æ¥ç»™å®šå¼•è„šé›†åˆçš„å¸ƒçº¿æ ‘é—®é¢˜,è€Œ Steiner æœ€å°æ ‘ç›¸å¯¹äºå…¶ä»–æ–¹æ³•æ‰€å¾—çš„å¸ƒçº¿æ ‘æ¥è¯´å…·æœ‰æ›´å°çš„å¸ƒçº¿æ ‘æ€»çº¿é•¿ã€‚å› æ­¤,Steineræœ€å°æ ‘è¢«çœ‹ä½œæ€»ä½“å¸ƒçº¿é—®é¢˜ä¸­å¤šç«¯çº¿ç½‘çš„æœ€ä½³è¿æ¥æ¨¡å‹,å¹¶ä¸”åœ¨æ€»ä½“å¸ƒçº¿å›¾ä¸Šçš„Steiner æœ€å°æ ‘ç®—æ³•æ˜¯æ‰€æœ‰æ€»ä½“å¸ƒçº¿ç®—æ³•çš„åŸºç¡€ã€‚\nç²¾ç¡®ç®—æ³•åŒ…æ‹¬åŠ¨æ€è§„åˆ’æŠ€æœ¯ã€æ‹‰æ ¼æœ—æ—¥æ¾å¼›æ³•ã€åˆ†æ”¯ç•Œé™æ³•ç­‰ã€‚è™½ç„¶ä»ç†è®ºä¸Šèƒ½å¤Ÿå¾—åˆ°é—®é¢˜çš„ç²¾ç¡®è§£,ä½†æ˜¯é—®é¢˜è§„æ¨¡è¶Šå¤§,ç²¾ç¡®ç®—æ³•è¶Šéš¾æ±‚è§£é—®é¢˜ã€‚ç»§è€Œç ”ç©¶å·¥ä½œå¼€å§‹è½¬å‘å¯å‘å¼ç­–ç•¥ã€‚é—ä¼ ç®—æ³•ã€èšç¾¤ç®—æ³•ã€é±¼ç¾¤ç®—æ³•ã€ç²’å­ç¾¤ä¼˜åŒ–ç®—æ³•ç­‰è®¡ç®—æ™ºèƒ½æ–¹æ³•åœ¨æ±‚è§£ Steiner é—®é¢˜ä¸­å±•ç¤ºå‡ºäº†å¹¿é˜”çš„åº”ç”¨å‰æ™¯ã€‚\nè¿‘å¹´æ¥,éšç€è®¡ç®—èƒ½åŠ›çš„å¢å¼º,åŠ ä¹‹é«˜æ€§èƒ½ç”µè·¯çš„è®¾è®¡éœ€è¦,ç‰ˆå›¾è®¾è®¡æŠ€æœ¯ä¹Ÿå°†éšä¹‹æ”¹è¿›ã€‚å‡ºäºå¢å¼ºç”µè·¯çš„æ€§èƒ½çš„ç›®çš„,ç ”ç©¶äººå‘˜æå‡ºæ–°å‹äº’è¿ç»“æ„,å³éæ›¼å“ˆé¡¿äº’è¿ç»“æ„,éæ›¼å“ˆé¡¿ç»“æ„ Steiner æ ‘åˆ™åº”è¿è€Œç”Ÿã€‚\nç„¶è€Œ,ç²¾ç¡®ç®—æ³•å—å…¶å¤æ‚åº¦é™åˆ¶ä¸é€‚ç”¨äºæ±‚è§£éæ›¼å“ˆé¡¿ç»“æ„ Steiner æ ‘è¿™ç±»NPéš¾é—®é¢˜,è€Œè´ªå¿ƒç­–ç•¥è‡´ä½¿ä¼ ç»Ÿå¯å‘å¼ç®—æ³•ææ˜“è¿‡æ—©æ”¶æ•›ã€‚æ®æ‰€æŸ¥æ‰¾çš„èµ„æ–™æ–‡çŒ®ä¸­,ç›®å‰å°†è®¡ç®—æ™ºèƒ½æ–¹æ³•åº”ç”¨åˆ°æ±‚è§£è¯¥NPéš¾é—®é¢˜çš„ç ”ç©¶å·¥ä½œè¿˜è¾ƒå°‘ã€‚\næ•´æ•°çº¿æ€§è§„åˆ’å¸ƒçº¿ # æ…¢\næ‹†çº¿é‡æ­¥ # åœ¨ç¡®å®šäº†ä¸€ç»„çº¿ç½‘çš„åˆå§‹å¸ƒçº¿å,é€šå¸¸ä¼šå‘ç°ä¸€äº›å¸ƒçº¿èµ„æºè¢«è¿‡åº¦ä½¿ç”¨äº†ã€‚ç„¶å,ç°æœ‰çš„å¸ƒçº¿è¢«æ‹†å¼€,é‡æ–°åˆ†é…åˆ°ä¸€ä¸ªè¿­ä»£ä¿®å¤æ¡†æ¶ä¸­,è¿™ä¸ªæ¡†æ¶è¢«ç§°ä¸ºâ€œæ‹†çº¿é‡å¸ƒâ€ã€‚ç°ä»£æ•´æ•°çº¿æ€§è§„åˆ’å·¥å…·å¸®åŠ©åŸºäºæ•´æ•°çº¿æ€§è§„åˆ’çš„æ€»ä½“å¸ƒçº¿åœ¨æ•°å°æ—¶å†…æˆåŠŸå®Œæˆæ•°åä¸‡æ¡å¸ƒçº¿ã€‚ç„¶è€Œ**,å•†ä¸šEDA å·¥å…·éœ€è¦æ›´å¤§çš„å¯æ‰©å±•æ€§å’Œæ›´å°‘çš„è¿è¡Œæ—¶é—´**ã€‚åœ¨å¸ƒçº¿é˜¶æ®µ,å¦‚æœä¸€ä¸ªçº¿ç½‘æ— æ³•å¸ƒçº¿,é€šå¸¸æ˜¯ç”±äºç‰©ç†éšœç¢æˆ–å…¶ä»–å¸ƒçº¿çº¿ç½‘å ç”¨äº†å®ƒçš„è·¯å¾„ã€‚æ ¸å¿ƒæ€æƒ³æ˜¯å…è®¸ä¸´æ—¶è¿è§„,ç›´åˆ°æ‰€æœ‰çº¿ç½‘éƒ½è¢«å¸ƒçº¿ã€‚ä¹Ÿå°±æ˜¯è¯´,è¿­ä»£åœ°æ‹†å¼€ä¸€äº›çº¿ç½‘,å¹¶ä»¥ä¸åŒçš„æ–¹å¼é‡æ–°å¯¹å®ƒä»¬å¸ƒçº¿,ä»¥å‡å°‘è¿è§„çš„æ•°é‡ã€‚å¦‚æœä¸€æ¬¡åªå¤„ç†ä¸€ä¸ªç½‘,é‚£ä¹ˆè¿™ä¸ªç­–ç•¥å°±æ˜¯ä¸²è¡Œæ³•,æ‰€ä»¥çº¿ç½‘çš„ä¸²è¡Œå¤„ç†å¯¹æœ€ç»ˆè§£çš„è´¨é‡å½±å“å¾ˆå¤§ã€‚ æ–‡çŒ®[31]å¯¹äºæ¯ä¸€ä¸ªè¿è§„çš„çº¿ç½‘å®šä¹‰äº†æ‹†çº¿é‡å¸ƒçš„æˆåŠŸç‡,å¹¶ä¸”åªå¯¹æœ€æœ‰å¸Œæœ›æ”¹è¿›çš„çº¿ç½‘é‡å¸ƒçº¿ã€‚ç„¶è€Œ**,è‹¥ä¸€ä¸ªçº¿ç½‘åœ¨æ²¡æœ‰è¿è§„çš„æƒ…å†µä¸‹ä¸èƒ½å¸ƒçº¿,é‚£ä¹ˆæˆåŠŸç‡éœ€è¦é‡æ–°è®¡ç®—ã€‚è¿™æ˜¯éå¸¸æ˜‚è´µçš„,å°¤å…¶æ˜¯å¯¹äºå¤§è§„æ¨¡çš„è®¾è®¡ã€‚**æ‹†çº¿é‡å¸ƒé€šå¸¸ä¸å…¶ä»–æ€»ä½“å¸ƒçº¿æ–¹æ³•ç›¸ç»“åˆ,ä½œä¸ºè¿›ä¸€æ­¥æé«˜å¸ƒçº¿è´¨é‡çš„åå¤„ç†æ­¥éª¤ã€‚\nåå•†æ‹¥å¡å¸ƒçº¿ # å±‚åˆ†é…é—®é¢˜ # å±‚åˆ†é…åœ¨å¯å¸ƒçº¿æ€§ã€æ—¶åºæ€§ã€ä¸²æ‰°æ€§å’Œå¯åˆ¶é€ æ€§æ–¹é¢èµ·ç€è‡³å…³é‡è¦çš„ä½œç”¨ã€‚å¦‚æœç‰¹å®šå±‚åˆ†é…çš„å¯¼çº¿æ•°é‡è¿‡å¤š,åˆ™ä¼šåŠ å‰§æ‹¥å¡å’Œä¸²æ‰°ã€‚æ­¤å¤–,å¦‚æœæ€»ä½“æ—¶åºå…³é”®çº¿ç½‘è¢«åˆ†é…åˆ°è¾ƒä½å±‚,åˆ™æ—¶åºç”±äºå¯¼çº¿å®½åº¦/é—´è·è¾ƒçª„è€Œæ¶åŒ–ã€‚å·®çš„å±‚åˆ†é…äº§ç”Ÿçš„å¤§é‡é€šå­”,å…¶æ¯”çº¿éœ€è¦æ›´å¤§çš„é¢ç§¯å’Œæ›´å®½çš„é—´è·,è¿›è€Œå¯¼è‡´å¯å¸ƒçº¿æ€§/å¼•è„šè®¿é—®é—®é¢˜ã€‚å¯¹äºçº³ç±³è®¾è®¡,æœ€å°åŒ–é€šå­”æ•°é‡å°¤ä¸ºé‡è¦,å› ä¸ºé€šå­”æ•…éšœæ˜¯å…³é”®çš„å¯åˆ¶é€ æ€§é—®é¢˜ä¹‹ä¸€ã€‚å±‚åˆ†é…æ˜¯å¤šå±‚æ€»ä½“å¸ƒçº¿ä¸­çš„å…³é”®æ­¥éª¤,å› ä¸ºå®ƒå°†äºŒç»´æ€»ä½“å¸ƒçº¿çš„ç»“æœæ˜ å°„åˆ°åŸå§‹çš„å¤šå±‚è§£ç©ºé—´ã€‚ç°ä»£é›†æˆç”µè·¯æˆ–èŠ¯ç‰‡é€šå¸¸æ˜¯å¤šå±‚ç»“æ„ã€‚åœ¨å¸ƒçº¿æ—¶,å¤§å¤šæ•°å¸ƒçº¿å™¨é€šå¸¸ä¸ä¼šåœ¨ä¸‰ç»´ç©ºé—´ä¸­ç›´æ¥å¸ƒçº¿ã€‚ç›¸å,å®ƒä»¬åœ¨äºŒç»´å¹³é¢ä¸Šå¸ƒçº¿,ç„¶åé€šè¿‡å±‚åˆ†é…æŠ€æœ¯å°†äºŒç»´å¸ƒçº¿ç»“æœæ¢å¤åˆ°ä¸‰ç»´ç©ºé—´ã€‚æœ‰äº›å·¥ä½œæ˜¯åŸºäºåŠ¨æ€è§„åˆ’å®ç°çš„,æ­¤å¤–,BoxRouter 2.0å®ç°äº†ä¸€ç§å¤æ‚çš„çº¿æ€§è§„åˆ’æŠ€æœ¯,å¯ä»¥æ ¹æ®äºŒç»´æŠ•å½±æ¢å¤ä¸‰ç»´å¸ƒçº¿,å¹¶æ ¹æ®ä¸‰ç»´å¸ƒçº¿ç»“æœä¼˜åŒ–äºŒç»´å¸ƒçº¿å™¨ã€‚**å±‚åˆ†é…çš„ç›®æ ‡é€šå¸¸æ˜¯ä¿æŒäºŒç»´æ€»ä½“å¸ƒçº¿çš„æ€»æº¢å‡º,ç„¶åæœ€å°åŒ–é€šå­”æ•°é‡ã€‚**åœ¨å±‚åˆ†é…ä¸­è€ƒè™‘å¤©çº¿æ•ˆåº”,é€šè¿‡é€‚å½“åœ°å°†å¯¼çº¿åˆ†é…åˆ°è¾ƒé«˜çš„é‡‘å±å±‚(ä¸ä¸€å®šæ˜¯é¡¶å±‚),å¯ä»¥æœ‰æ•ˆåœ°å‡å°‘å¤©çº¿è¿è§„\nä¸€ä¸ªkå±‚çš„å¸ƒçº¿åŒºåŸŸå¯ä»¥è¢«åˆ’åˆ†ä¸ºä¸€å¤§æ‰¹çš„æ€»ä½“å¸ƒçº¿å—å¹¶å»ºæ¨¡æˆä¸ºkå±‚ç½‘æ ¼å›¾G^k^(V^k^,E^k^)ã€‚å…¶ä¸­kè¡¨ç¤ºå¸ƒçº¿å±‚çš„æ•°é‡,V ^k^è¡¨ç¤ºç¬¬kå±‚ç½‘æ ¼æ€»ä½“å¸ƒçº¿å•å…ƒçš„é›†åˆ,E^k^è¡¨ç¤ºç¬¬kå±‚çš„ç½‘æ ¼å¸ƒçº¿è¾¹,å…¶ä¸­æ¯æ¡è¾¹è¡¨ç¤ºç›¸é‚»å¸ƒçº¿å—çš„è¾¹ç•Œã€‚ç›¸é‚»å±‚çš„è¿æ¥è¾¹è¡¨ç¤ºé€šå­”ã€‚ä¸€æ¡ç½‘æ ¼è¾¹çš„å®¹é‡å®šä¹‰ä¸ºå¯ä»¥ç»è¿‡ç›¸é‚»å¸ƒçº¿å—çš„å¸ƒçº¿è½¨é“æ•°ã€‚\nå±‚åˆ†é…å®šä¹‰ï¼š\nä¸²è¡Œå’Œå¹¶è¡Œæ–¹æ³• # ä¸²è¡Œ # å¸ƒçº¿å¤šä¸ªçº¿ç½‘çš„æœ€åŸå§‹å’Œæœ€ç®€å•çš„ç­–ç•¥æ˜¯é€‰æ‹©ç‰¹å®šçš„é¡ºåº,ç„¶åæŒ‰è¯¥é¡ºåºå¸ƒçº¿çº¿ç½‘ã€‚è¿™ç§æ–¹æ³•çš„ä¸»è¦ä¼˜ç‚¹æ˜¯:åœ¨å¸ƒçº¿å½“å‰çº¿ç½‘æ—¶,å¯ä»¥çŸ¥é“å¹¶è€ƒè™‘å‰æœŸå¸ƒçº¿çº¿ç½‘çš„æ‹¥å¡ä¿¡æ¯ã€‚ä¾‹å¦‚,åœ¨å°†å¤šå¼•è„šçº¿ç½‘åˆ†è§£æˆä¸¤å¼•è„šçº¿ç½‘çš„æ—©æœŸç®—æ³•ä¸­,ä½¿ç”¨ç»•éšœè¿·å®«å¸ƒçº¿æˆ–çº¿è·¯æ¢æµ‹å¸ƒçº¿ç­‰æ–¹æ³•æ¥å¯¹æ¯ä¸ªçº¿ç½‘å¸ƒçº¿ã€‚åœ¨è¿™äº›æ–¹æ³•ä¸­,å•å…ƒè¾¹ç•Œå¯¹è·¯å¾„æœç´¢å¼€æ”¾,ç›´åˆ°æ‰€æœ‰çš„è·¯å¾„éƒ½è¢«å…ˆå‰è€ƒè™‘çš„çº¿ç½‘å æ®ã€‚åœ¨è¿™ä¸€ç‚¹ä¹‹å,è¾¹ç•Œè¢«è§†ä¸ºéšœç¢ã€‚é¡ºåºæ³•çš„ç¼ºç‚¹æ˜¯è§£çš„è´¨é‡å¾ˆå¤§ç¨‹åº¦ä¸Šå–å†³äºçº¿ç½‘çš„å¤„ç†é¡ºåº,å¾ˆéš¾æ‰¾åˆ°å¥½çš„é¡ºåºã€‚åœ¨ä»»æ„ç‰¹å®šçš„é¡ºåºä¸‹,ç”±äºè¿‡å¤šæ‹¥å¡,å¾ˆéš¾å¯¹åæœŸçš„çº¿ç½‘å¸ƒçº¿ã€‚\næ­¤å¤–,æ²¡æœ‰åé¦ˆæœºåˆ¶å…è®¸è¿™äº›çº¿ç½‘å°†ä¿¡æ¯åé¦ˆç»™å‰æœŸå¸ƒçº¿çš„çº¿ç½‘,ä»¥ä¾¿ä¸ºåæœŸå¸ƒçº¿çš„çº¿ç½‘ç•™ä¸‹ä¸€äº›åŒºåŸŸã€‚æ–‡çŒ®[109]æåˆ°æ²¡æœ‰ä¸€ç§å•ä¸€çš„çº¿ç½‘æ’åºæ–¹æ³•å§‹ç»ˆè¡¨ç°è‰¯å¥½ã€‚å°½ç®¡å¯¹äºçº¿ç½‘çš„æ’åºé—®é¢˜ä¸Šå­˜åœ¨äº‰è®®,ä½†åœ¨ä¸²è¡Œå¸ƒçº¿ä¸Šå·²ç»æœ‰äº†ä¸€äº›å¾ˆå¥½çš„ç ”ç©¶æˆæœ,ä¸»è¦æ˜¯é€šè¿‡è¿­ä»£å¾ªç¯å°†åæœŸå¸ƒçº¿çš„çº¿ç½‘çš„æ‹¥å¡ä¿¡æ¯åé¦ˆç»™å‰æœŸå¸ƒçº¿çº¿ç½‘\nè™½ç„¶ä¸²è¡Œæ–¹æ³•ã€æ‹†çº¿é‡å¸ƒä»¥åŠå…¶ä»–å¯å‘å¼æ–¹æ³•åœ¨å®è·µä¸­å¯èƒ½æ˜¯æœ‰æ•ˆçš„,ä½†æ˜¯å®ƒä»¬ä¸èƒ½æä¾›å…³äºæ˜¯å¦å­˜åœ¨å¯è¡Œè§£å†³æ–¹æ¡ˆçš„å…·ä½“ç­”æ¡ˆã€‚æ¢å¥è¯è¯´,å¦‚æœè¿™äº›æ–¹æ³•ä¸èƒ½æ‰¾åˆ°å¯è¡Œçš„è§£å†³æ–¹æ¡ˆ,ä¸æ¸…æ¥šè¿™æ˜¯å› ä¸ºå¯è¡Œçš„è§£å†³æ–¹æ¡ˆä¸å­˜åœ¨,è¿˜æ˜¯å› ä¸ºå¯å‘å¼æ–¹æ³•çš„ç¼ºç‚¹ã€‚å¦å¤–,å½“å¯å‘å¼æ–¹æ³•æ‰¾åˆ°å¯è¡Œè§£æ—¶,ä¸çŸ¥é“è§£æ˜¯å¦æœ€ä¼˜,ä¸æœ€ä¼˜è§£ç›¸å·®å¤šè¿œã€‚ï¼Ÿ\nä¾æ®é¢„å…ˆç»™å®šçš„çº¿ç½‘é¡ºåºå¯¹çº¿ç½‘è¿›è¡Œå¸ƒçº¿,å¸ƒçº¿è¿‡ç¨‹ä¸­å…ˆå¸ƒçº¿ç½‘ä¼šæŠ¢å åå¸ƒçº¿ç½‘çš„å¸ƒçº¿èµ„æº,ä¸åŒçš„å¸ƒçº¿é¡ºåºå¯èƒ½ä¼šç”Ÿæˆå®Œå…¨ä¸åŒçš„å¸ƒçº¿ç»“æœã€‚æ—©æœŸçš„ä¸€é¡¹ç ”ç©¶æŒ‡å‡º,åœ¨å¸ƒçº¿å¼€å§‹ä¹‹å‰æ‰¾åˆ°ä¸€ä¸ªæœ€ä¼˜å¸ƒçº¿é¡ºåºæ˜¯NPéš¾é—®é¢˜,ä¸”ä¸å­˜åœ¨ä¸€ä¸ªåœ¨æ‰€æœ‰æƒ…å†µä¸‹éƒ½è¾¾åˆ°æœ€ä¼˜çš„å¸ƒçº¿é¡ºåºé€‰å–ç­–ç•¥å¨ã€‚å¯¹æ‰€æœ‰çº¿ç½‘åŒæ—¶è¿›è¡Œå¸ƒçº¿çš„åŒæ—¶å¸ƒçº¿ç®—æ³•å¯ä»¥é¿å…çº¿åºå¯¹å¸ƒçº¿ç»“æœçš„å½±å“ã€‚\nç­–ç•¥ï¼š\næŒ‰ç«¯ç‚¹æ•°é‡çš„å‡åºå¸ƒçº¿ã€‚ç«¯ç‚¹æ•°é‡è¾ƒå¤šçš„çº¿ç½‘å¾€å¾€ä¼šé€ æˆå†…éƒ¨ç©ºé—´çš„æ‹¥å¡ã€‚ æŒ‰çº¿é•¿å‡åºå¸ƒçº¿ä»¥é™ä½å®¹é‡æº¢å‡º ï¼Œæå‡å¯å¸ƒæ€§ã€‚çº¿é•¿è¾ƒçŸ­çš„çº¿ç½‘å¸ƒçº¿èŒƒå›´æ¯”è¾ƒå° ï¼Œçµæ´»æ€§æœ‰é™ ï¼Œè€Œçº¿é•¿è¾ƒé•¿çš„çº¿ç½‘åˆ™å¯ä»¥åœ¨æ›´å¤§èŒƒå›´å†…ç»•è·¯ ï¼Œå¯»æ‰¾æ›´ä¼˜è§£ã€‚ æŒ‰çº¿é•¿é™åºå¸ƒçº¿ä»¥é™ä½æ€»ä½“æ—¶å»¶ã€‚ä¼˜å…ˆå¸ƒçº¿é•¿è¾ƒé•¿çš„çº¿ç½‘ ï¼Œé™ä½çº¿é•¿è¾ƒé•¿ çš„å…³é”®çº¿ç½‘å¯¹æ€»ä½“æ—¶å»¶çš„å½±å“ ï¼Œä»¥æå‡ç”µè·¯çš„æ€»ä½“æ€§èƒ½ã€‚ ä¾æ®é¢„ä¼°çš„æ‹¥å¡ç¨‹åº¦å¸ƒçº¿ ï¼Œä¼˜å…ˆå¯¹è¾ƒä¸ºæ‹¥å¡çš„åŒºåŸŸå†…çš„çº¿ç½‘è¿›è¡Œå¸ƒçº¿ å¹¶è¡Œ # åœ¨ä¸²è¡Œæ–¹æ³•ä¸­,è·¯å¾„æ˜¯æ ¹æ®é¢„å®šçš„é¡ºåºä¸€æ¬¡ç”Ÿæˆçš„ã€‚ä¸²è¡Œæ–¹æ³•æ˜¯éå¸¸å¿«é€Ÿçš„ï¼Œä½†ç”±äºå®ƒä»¬çš„ä¸²è¡Œæ€§è´¨ä¼šå¯¼è‡´æ¬¡ä¼˜è§£ã€‚å¹¶å‘æ–¹æ³•è¯•å›¾åˆ©ç”¨æ€»ä½“ä¼˜åŒ–æ–¹æ³•æ¥è§£å†³é—®é¢˜ã€‚è¿™äº›æ–¹æ³•å¯ä»¥æä¾›ç”µè·¯å¸ƒçº¿çš„æ€»ä½“è§†å›¾,ä½†éœ€è¦ç›¸å½“é•¿çš„æ—¶é—´ã€‚ä»è®¡ç®—å¤æ‚æ€§çš„è§’åº¦æ¥çœ‹,æ‰€æœ‰ç½‘ç»œçš„å¹¶å‘å¸ƒçº¿æ˜¯ä¸€ä¸ª**å¤æ‚çš„é—®é¢˜ã€‚ä½¿ç”¨æ•´æ•°çº¿æ€§è§„åˆ’æ˜¯å®ç°è¿™ä¸€ç›®æ ‡çš„æ–¹æ³•ä¹‹ä¸€ã€‚**äº‹å®ä¸Š,æ€»ä½“å¸ƒçº¿é—®é¢˜çš„æ•°å­¦æ¨¡å‹å¯ä»¥ä¿®æ”¹ä¸º 0-1æ•´æ•°è§„åˆ’é—®é¢˜ã€‚çº¿æ€§è§„åˆ’ç”±ä¸€ç»„çº¦æŸå’Œå¯é€‰ç›®æ ‡å‡½æ•°ç»„æˆã€‚è¿™ä¸ªå‡½æ•°æ ¹æ®çº¦æŸåˆ¤æ–­æ˜¯æœ€å¤§è¿˜æ˜¯æœ€å°ã€‚çº¦æŸå’Œç›®æ ‡å‡½æ•°éƒ½å¿…é¡»æ˜¯çº¿æ€§çš„ã€‚è¿™äº›çº¦æŸå½¢æˆäº†ä¸€ä¸ªçº¿æ€§æ–¹ç¨‹å’Œçº¿æ€§ä¸ç­‰å¼çš„ç³»ç»Ÿã€‚æ•´æ•°çº¿æ€§è§„åˆ’æ˜¯ä¸€ç§ç‰¹æ®Šçš„çº¿æ€§è§„åˆ’,å…¶ä¸­æ¯ä¸ªå˜é‡åªèƒ½å–æ•´æ•°å€¼ä¸”éƒ½æ˜¯äºŒè¿›åˆ¶çš„,æ•…ç§°ä¸º0-1æ•´æ•°çº¿æ€§è§„åˆ’ã€‚\nåŸºäºå¹¶å‘æ–¹æ³•çš„æ€»ä½“å¸ƒçº¿å™¨åŒ…æ‹¬å¯¹å¸ƒçº¿åŒºåŸŸæ‹¥å¡çš„è¯„ä¼°,äº§ç”Ÿäº†é«˜è´¨é‡çš„å¸ƒçº¿ã€‚å¦å¤–,èˆå¼ƒå¯èƒ½å¤„äºæ‹¥å µåŒºåŸŸçš„è·¯å¾„,ä»¥å‡å°æ•´æ•°çº¿æ€§è§„åˆ’çš„è¾“å…¥è§„æ¨¡ã€‚\nå¤šå•†å“æµ(multi-commodity flowï¼ŒMCF)ç®—æ³•å°†å¸ƒçº¿é—®é¢˜çœ‹ä½œæ˜¯ä¸€ä¸ªå¤šå•†å“æµé—®é¢˜å›,å¹¶å°†å…¶å»ºæ¨¡æˆæ•´æ•°çº¿æ€§è§„åˆ’(integerlinear programming,ILP)é—®é¢˜è¿›è¡Œæ±‚è§£ã€‚\nä¸¤ç«¯çº¿ç½‘ä¸å¤šç«¯çº¿ç½‘ # ä¸¤ç«¯çº¿ç½‘ # è¿·å®«å¸ƒçº¿ç®—æ³• # åŠå…¶å˜ä½“ A*ç®—æ³•ï¼šä¸€èˆ¬é€šè¿‡è®¾è®¡å¼€é”€å‡½æ•°æ¥èº²é¿æ‹¥å¡ã€‚å¼€é”€å‡½æ•°çš„å€¼å¾€å¾€åœ¨è¾¹ç•Œä¸Šç©¿è¿‡çš„é‡‘å±çº¿æ•°é‡æ¥è¿‘åŠè¶…è¿‡è¾¹å®¹é‡æ—¶è¿…é€Ÿå¢å¤§[9]ï¼Œè¿·å®«å¸ƒçº¿ç±»ç®—æ³•å…·å¤‡ç€æå…¶å¼ºå¤§çš„æ‹¥å¡é¿å…èƒ½åŠ› ï¼Œå¯ä»¥å¯¹å•ä¸ªçº¿ç½‘ç»™å‡ºè´¨é‡æé«˜çš„å¸ƒçº¿ç»“æœ ï¼Œä½†å³ä½¿é€šè¿‡å¼€é”€å‡½æ•°å®šå‘å‡å°æœç´¢ç©ºé—´ ï¼Œè¿·å®«å¸ƒçº¿ç±»ç®—æ³•ä»ç„¶ä¼šäº§ç”Ÿè¾ƒé«˜çš„æ—¶é—´å¼€é”€\næ¨¡å¼å¸ƒçº¿ # ä½¿ç”¨é¢„å…ˆè®¾è®¡çš„æ¨¡å¼å¯¹ä¸¤ç«¯çº¿ç½‘è¿›è¡Œå¸ƒçº¿ ï¼Œå¸¸ç”¨çš„æ¨¡å¼æœ‰ L å‹ï¼ˆ1 æ‹ç‚¹ï¼‰ã€Z å‹ï¼ˆ2æ‹ç‚¹ï¼‰[10]ä¸ U å‹ï¼ˆ2 æ‹ç‚¹ ï¼Œç»•è·¯è¿çº¿ï¼‰ ç”± äºè·¯å¾„çš„æœç´¢ç©ºé—´è¿œå°äºè¿·å®«å¸ƒçº¿ ï¼Œæ¨¡å¼å¸ƒçº¿ç±»ç®— æ³•å…·å¤‡æå¿«çš„å¸ƒçº¿é€Ÿåº¦ ï¼Œä½†å…¶å¸ƒçº¿ç»“æœç›¸å¯¹è¾ƒå·® ã€‚å¯¹äºè·¨è¶Š m Ã— n ç½‘æ ¼çš„ä¸¤ç«¯çº¿ç½‘ ï¼ŒL å‹æ¨¡å¼ä»…åœ¨ä¸¤ç§å¸ƒçº¿â½…å¼ä¸­é€‰å–ä»£ä»·è¾ƒä½çš„ä¸€ç§ ï¼Œè€Œ Z å‹æ¨¡å¼ä¼šè€ƒè™‘ m + n ç§ä¸åŒçš„å¸ƒçº¿â½…å¼ã€‚å› æ­¤ ï¼ŒZ/U å‹æ¨¡å¼é¿å…æ‹¥å¡çš„çµæ´»æ€§è¦è¿œå¤§äº L å‹ç®—æ³• ï¼Œä½†ç›¸åº”åœ° ï¼Œå…¶å•ä¸ªçº¿ç½‘çš„å¸ƒçº¿æ—¶é—´å¤æ‚åº¦æ›´é«˜\nå•è°ƒå¸ƒçº¿ # éšå¸ƒçº¿é—®é¢˜å¤æ‚åº¦çš„ä¸Šå‡ ï¼ŒL/Z/U å‹æ¨¡å¼å¸ƒçº¿å·²ç»ä¸èƒ½æ»¡è¶³é—®é¢˜çš„éœ€æ±‚ ã€‚ï¼Œå…¶å¸ƒçº¿è·¯å¾„å•è°ƒåœ°å‘å³ä¸Š ï¼ˆ å·¦ ä¸‹ ï¼‰æˆ– å·¦ ä¸Šï¼ˆ å³ ä¸‹ ï¼‰æœ ç´¢ ï¼Œå¯ ä»¥ æœ ç´¢ åˆ° (m + n - 2)!/ (m - 1)!(n - 1)! ç§å¸ƒçº¿â½…å¼ ï¼Œä¸”æ—¶é—´å¤ æ‚åº¦ä¸ Z å‹ç›¸åŒ ï¼Œä¸º O (mn)ï¼Œä½†ç”±äºå…¶èµ°çº¿æ‹ç‚¹è¾ƒ å¤šï¼Œå…¶å¸ƒçº¿é€šå­”æ•°ä¼šå¢åŠ ã€‚\nä¸‰æ‹ç‚¹å¸ƒçº¿ï¼ˆ3-bend routingï¼‰ï¼Œ # å…¶è·¯å¾„æ”¯æŒæœ€å¤š 3 ä¸ªæ‹ç‚¹ ï¼Œä¸”å¯ä»¥ç»•è·¯å¸ƒçº¿ã€‚ä¸‰æ‹ç‚¹å¸ƒçº¿åŒæ ·ä½¿ç”¨ O (mn)çš„æ—¶é—´å¤æ‚åº¦ ï¼Œå…·å¤‡ä¸è¿·å®«å¸ƒçº¿ç›¸è¿‘çš„æ‹¥å¡é¿å…èƒ½åŠ› ï¼Œä¸”ç”±äºå…¶æœ€å¤šä½¿ç”¨ 3 ä¸ªæ‹ç‚¹ï¼Œæå¤§åœ°å‡å°‘äº†é€šå­”æ•°\nå¤šç«¯çº¿ç½‘ # å¾ˆéš¾ç›´æ¥ä½¿ç”¨è¿·å®«å¸ƒçº¿æˆ–æ¨¡å¼å¸ƒçº¿è¿›è¡Œæ±‚è§£ï¼Œä¸»æµçš„è§£å†³â½…æ³•æ˜¯æœ€å°æ–¯å¦çº³æ ‘\nsteineræœ€å°æ ‘ç®—æ³• # ç»™å®šå¹³é¢ä¸Šçš„ç‚¹Steiner æœ€å°æ ‘é€šè¿‡ä¸€äº› Steiner ç‚¹å°†è¿™äº›ç‚¹è¿æ¥èµ·æ¥,ä»¥è·å¾—æœ€å°çš„æ€»é•¿åº¦ã€‚\nSteiner æœ€å°æ ‘(Steiner Minimum Tree,SMT)ä½œä¸ºè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ç‰©ç†è®¾è®¡çš„åŸºæœ¬æ¨¡å‹ä¹‹ä¸€,å¯ä»¥åº”ç”¨äºå¸ƒå›¾è§„åˆ’ã€å¸ƒå±€å’Œå¸ƒçº¿é˜¶æ®µã€‚\nä½œä¸ºä¸€ä¸ªæ ‡å‡†çš„è®¡ç®—æœºé—®é¢˜ï¼Œä¸šç•Œä¸€èˆ¬å°†å¸ƒçº¿é—®é¢˜ä»£ä¸ºSteineræœ€å°æ ‘é—®é¢˜\nSteineræœ€å°æ ‘é—®é¢˜æ˜¯ä¸€ä¸ªNPéš¾é—®é¢˜\nSteiner æœ€å°æ ‘é€šå¸¸ç”¨äºç‰©ç†è®¾è®¡ä¸­éå…³é”®çº¿ç½‘çš„åˆå§‹æ‹“æ‰‘åˆ›å»ºã€‚æœ€å°åŒ–çº¿é•¿ä¸æ˜¯æ—¶åºå…³é”®çº¿ç½‘ä¼˜åŒ–çš„å”¯ä¸€æ—¥æ ‡ã€‚ç„¶è€Œ,å¤§å¤šæ•°çº¿ç½‘åœ¨å¸ƒçº¿é˜¶æ®µæ˜¯ä¸é‡è¦çš„ï¼ŒSteiner æœ€å°æ ‘ç»™å‡ºäº†è¿™ç§çº¿ç½‘æœ€ç†æƒ³çš„å¸ƒçº¿å½¢å¼ã€‚å› æ­¤,åœ¨å¸ƒå±€è§„åˆ’å’Œå¸ƒå±€æœŸé—´,Steiner æœ€å°æ ‘é€šå¸¸è¢«ç”¨æ¥ç²¾ç¡®è¯„ä¼°æ‹¥å¡å’Œçº¿é•¿ã€‚\nå¯¹å•ä¸ªçº¿ç½‘çš„å¸ƒçº¿,æ˜¯ç‰©ç†è®¾è®¡ä¸­çš„ä¸€ä¸ªåŸºç¡€é—®é¢˜ã€‚æ— è®ºæ˜¯æ€»ä½“å¸ƒçº¿è¿˜æ˜¯è¯¦ç»†å¸ƒçº¿,éƒ½ä¼šç”¨åˆ°çº¿ç½‘å¸ƒçº¿ã€‚çº¿ç½‘å¸ƒçº¿åˆæ ¹æ®çº¿ç½‘å¼•è„šçš„ä¸ªæ•°åˆ†ä¸ºä¸¤å¼•è„šçº¿ç½‘å¸ƒçº¿å’Œå¤šå¼•è„šçº¿ç½‘å¸ƒçº¿ã€‚è€ƒè™‘åˆ°å¸ƒçº¿é•¿åº¦æœ€å°åŒ–,ä¸¤å¼•è„šçº¿ç½‘å¸ƒçº¿åœ¨å¸ƒçº¿å›¾ä¸­å°±è½¬æ¢ä¸ºæœ€çŸ­è·¯å¾„é—®é¢˜,è€Œå¤šå¼•è„šçº¿ç½‘å¸ƒçº¿è½¬æ¢ä¸ºç›´è§’ Steiner æœ€å°æ ‘(RectilinearSteiner Minimal Tree,RSMT)é—®é¢˜\næ‹¥å¡å›¾ä¸æ‹†çº¿é‡å¸ƒï¼ˆrip-up and reroute) # éšç€é—®é¢˜å¤æ‚åº¦çš„ä¸Šå‡ ï¼Œå…¨å±€å¸ƒçº¿çš„å¸ƒçº¿èµ„æºè¶Šæ¥è¶Šç´§å¼  ï¼Œç›´æ¥è¿›è¡Œå¸ƒçº¿ä¼šå‘ç”Ÿå¤§é‡æ— æ³•é¿å…çš„æº¢å‡º\nFastRoute[9]ä½¿ç”¨ FLUTE ç®—æ³•ç”Ÿæˆçš„ RSMT è®¡ç®—å‡ºæ‹¥å¡å›¾ ï¼Œå¹¶ä¾æ®æ­¤æ‹¥å¡å›¾é‡æ–°æ„å»º RSMT\nåœ¨æ‹¥å¡å›¾çš„åˆå§‹åŒ–é˜¶æ®µ ï¼Œå¯¹æ‰€æœ‰ä¸¤ç«¯çº¿ç½‘åˆ†åˆ«è¿›è¡Œæ‹¥å¡ç¨‹åº¦è®¡ç®—ã€‚è‹¥ä¸¤ç«¯ç‚¹åœ¨æ°´å¹³æˆ–ç«–ç›´â½…å‘å…·æœ‰ç›¸åŒçš„åæ ‡ ï¼Œåˆ™ç›´æ¥å°†æ‹¥å¡å›¾ä¸Šä¸¤ç«¯ç‚¹é—´æ‰€æœ‰çš„è¾¹çš„æ‹¥å¡ç¨‹åº¦åŠ  1.0 ã€‚ å¦åˆ™ ï¼Œå¯¹äºä¸¤â½…å‘ä¸Šåæ ‡éƒ½ä¸ç›¸åŒçš„çº¿ç½‘ ï¼Œè®¡ç®—å…¶ä¸¤ç§å¯èƒ½çš„ L å‹è¿æ¥â½…å¼ ï¼Œå¹¶å°†ä¸¤ç§å¯èƒ½çš„è·¯å¾„ä¸Šçš„è¾¹çš„æ‹¥å¡ç¨‹åº¦éƒ½åŠ  0.5\næ‹¥å¡å›¾çš„åˆå§‹åŒ–é˜¶æ®µè¿‡å ï¼Œç”±äºæ‰€æœ‰ L å‹è¿æ¥â½…å¼éƒ½åœ¨æ‹¥å¡ç¨‹åº¦ä¸Šå¹³å‡åˆ†é… ï¼Œåœ¨æ‹¥å¡ç¨‹åº¦è¾ƒå¤§çš„åŒºåŸŸ ï¼Œæ‹¥å¡ç¨‹åº¦å¯èƒ½ä¼šè¶…è¿‡å…¶å®¹é‡ã€‚ä¸ºäº†æ›´å¥½åœ°è§„åˆ’æ‹¥å¡å›¾çš„æ‹¥å¡åˆ†å¸ƒ ï¼Œä½¿ç”¨ä¸€ä¸ªå¿«é€Ÿçš„æ‹†çº¿é‡å¸ƒ ï¼Œä¾æ¬¡å°†å„ L å‹è¿æ¥çš„ä¸¤ç«¯çº¿ç½‘æä¾›çš„æ‹¥å¡ç¨‹åº¦å»é™¤å ï¼Œé€‰æ‹©æ‹¥å¡ç¨‹åº¦æ›´å°çš„ä¸€æ¡è·¯å¾„ ï¼Œå¹¶å°†æ­¤è·¯å¾„çš„æ‹¥å¡ç¨‹åº¦åŠ  1.0ã€‚\næ‹†çº¿é‡å¸ƒï¼ˆrip-up and rerouteï¼‰ç­–ç•¥åœ¨åˆæ¬¡å¸ƒçº¿å®Œæˆå ï¼Œå¯¹å‘ç”Ÿæº¢å‡ºçš„æ‹¥å¡åŒºåŸŸçš„çº¿ç½‘è¿›è¡Œæ‹†é™¤ ï¼Œå¹¶è¿­ä»£åœ°è°ƒæ•´çº¿åºå¤šæ¬¡é‡æ–°å¸ƒçº¿ ï¼Œç›´åˆ°æº¢å‡ºä¸å†å‡å°‘ ï¼Œæˆ–è¾¾åˆ°è¿è¡Œæ—¶é—´é™åˆ¶ä¸ºæ­¢ã€‚\nä¸€èˆ¬æ¥è®² ï¼Œåœ¨åˆå§‹å¸ƒçº¿æ—¶ä½¿ç”¨æ¨¡å¼å¸ƒçº¿ ï¼Œè¿™æ ·åœ¨å¤§é‡ç®€å•çº¿ç½‘ä¸Šæ‹¥æœ‰æå¿«çš„å¸ƒçº¿é€Ÿåº¦ ï¼Œåœ¨æ‹†çº¿é‡å¸ƒé˜¶æ®µ ï¼Œä½¿ç”¨è¿·å®«å¸ƒçº¿ç±»ç®—æ³• ï¼Œæˆ–æ—¶é—´å¤æ‚åº¦è¾ƒé«˜çš„æ¨¡å¼å¸ƒçº¿ç®—æ³• ï¼Œä»¥å°½å¯èƒ½åœ°æå‡é‡å¸ƒçº¿ç½‘çš„çµæ´»æ€§ ï¼Œå¹¶å‡å°‘æº¢å‡ºæ¬¡æ•° ï¼Œä»è€Œåœ¨æ•´ä½“çš„è¿è¡Œé€Ÿåº¦å’Œå¸ƒçº¿è´¨é‡é—´å–å¾—å¹³è¡¡\nä¼˜åŒ–ç›®æ ‡ # ä¸»è¦æ˜¯ä»¥å‡å°é€šå­”æ•°é‡ï¼Œè¿˜è¦è€ƒè™‘æ—¶å»¶é—®é¢˜\néšç€å™¨ä»¶å°ºå¯¸è¿…é€Ÿç¼©å°,äº’è¿å»¶è¿Ÿå¯¹èŠ¯ç‰‡æ€§èƒ½äº§ç”Ÿäº†è‡³å…³é‡è¦çš„ä½œç”¨ã€‚å› æ­¤ï¼Œæœ€å°åŒ–çº¿è·¯é•¿åº¦å’Œå»¶è¿Ÿå˜å¾—è¶Šæ¥è¶Šé‡è¦ã€‚ç”±äºäº’è¿å»¶è¿Ÿå·²æˆä¸ºå†³å®šç³»ç»Ÿæ€§èƒ½çš„ä¸»è¦å› ç´ ,ä»…è€ƒè™‘æ‹¥å¡å·²ç»ä¸å¤Ÿã€‚åœ¨å¸ƒçº¿è¿‡ç¨‹ä¸­,åŠ å…¥æ—¶åºçº¦æŸå’ŒåŠŸè€—çº¦æŸæ›´ç¬¦åˆå®é™…å·¥ä¸šåˆ¶é€ ,æ— è®ºæ˜¯ç†è®ºç ”ç©¶è¿˜æ˜¯å®é™…ç”Ÿäº§éƒ½å…·æœ‰é‡è¦æ„ä¹‰ã€‚\nä¸»è¦ç ”ç©¶æ–¹å‘ # å‡å°‘æ‹¥å¡æ•°å’Œæº¢å‡ºæ•° è€ƒè™‘å»¶æ—¶ã€ä¸²æ‰°ã€æ‹¥å¡ç­‰ä¼˜åŒ–ç›®æ ‡ éæ›¼å“ˆé¡¿ç»“æ„ å¹¶è¡Œ æ€»ä½“å¸ƒçº¿å™¨ # ISPDä¸¾è¡Œçš„ VLSI æ€»ä½“å¸ƒçº¿ç®—æ³•ç«èµ›ä¸­,æ¶Œç°å‡ºäº†: [FGR]( https://web.eecs.umich.edu/~imarkov/pubs/conf/iccad07-fgr.pdf#:~:text=routing technologies and outperform the best), BoxRouter 2.0, [GRIP]( https://jlinderoth.github.io/papers/Wu-Davoodi-Linderoth-10-PP.pdf#:~:text=GRIP: Global Routing via Integer Programming), NCTU-GR2.0, [NTHU Route 2.0]( https://www.cs.nthu.edu.tw/~tcwang/nthuroute/#:~:text=NTHU-Route 2.0 is a fast and)\nåˆ°ç›®å‰(2022.05)ä¸ºæ­¢ï¼Œæ€§èƒ½æœ€å¥½çš„å‡ æ¬¾å¸ƒçº¿å™¨åˆ†åˆ«æ˜¯NTHU-Route20ã€FastKoute 4.NCTU-GR 2.0å’Œ MGRã€‚NCTU-GR2.0åœ¨æ‰€æœ‰å­¦æœ¯å¸ƒçº¿å™¨ä¸­æ€§èƒ½æœ€å¥½,å®ƒä½¿ç”¨ä¸¤ç§æœ‰ç•Œè¿·å®«å¸ƒçº¿ç®—æ³•(æœ€ä¼˜æœ‰ç•Œè¿·å®«å¸ƒçº¿å’Œå¯å‘å¼æœ‰ç•Œè¿·å®«å¸ƒçº¿),è¿™ä¸¤ç§ç®—æ³•çš„å¸ƒçº¿é€Ÿåº¦æ¯”ä¼ ç»Ÿçš„è¿·å®«å¸ƒçº¿ç®—æ³•å¿«å¾—å¤šã€‚æ­¤å¤–,ä¸²è¡Œæ€»ä½“å¸ƒçº¿ç®—æ³•,åœ¨å¤šæ ¸å¹³å°ä¸Šå¼€å‘äº†å¹¶è¡Œå¤šçº¿ç¨‹æ€»ä½“å¸ƒçº¿å™¨ã€‚MGRæ˜¯ä¸€æ¬¾å¤šçº§3Då¸ƒçº¿å™¨,è¿è¡Œé€Ÿåº¦æ¯”ä¼ ç»Ÿ3Då¸ƒçº¿å™¨å¿«å¾—å¤šã€‚è¿‘ä¸¤å¹´æ¥,ç ”ç©¶è€…ä»¬å°è¯•é‡‡ç”¨åŸºäºæœºå™¨å­¦ä¹ çš„æ–¹æ³•è§£å†³æ€»ä½“å¸ƒçº¿é—®é¢˜ã€‚\næ—¶åºé©±åŠ¨çš„æ€»ä½“å¸ƒçº¿å™¨TIGER\nFastRoute 1.0 # ä¸²è¡Œ\nä½¿ç”¨steinerç»“æ„é¿å…è¿·å®«è·¯å¾„\nå®ç°è¿‡ç¨‹ # # FastRoute 2.0 # ä¸²è¡Œ\n# FastRoute 3.0 # ä¸²è¡Œ\nè¯¦ç»†å¸ƒçº¿ # æ¯ä¸ªé€šé“åŒºä¸­çš„æœ€ç»ˆå¸ƒçº¿å°†ç”±è¯¦ç»†å¸ƒçº¿æ¥å®ç°\nè¯¦ç»†å¸ƒçº¿æ˜¯åœ¨å°½é‡éµå®ˆæ€»ä½“å¸ƒçº¿çš„ç»“æœå¯¼å‘çš„å‰æä¸‹å¯»æ‰¾æ¯ä¸ªå¸ƒçº¿ç‰‡æ®µçš„å…·ä½“è½¨é“ä½ç½®,å¹¶ç»•å¼€æ‹¥æŒ¤åŒºåŸŸ,åŒæ—¶å°½å¯èƒ½æ»¡è¶³ä¸€äº›åŸºç¡€çš„å¸ƒçº¿è®¾è®¡è§„åˆ™\nåœ¨å…¨å±€å¸ƒçº¿å®Œæˆå ï¼Œæ•´ä¸ªèŠ¯ç‰‡çš„å¸ƒçº¿åŒºåŸŸä¸­è¾ƒç²—ç²’åº¦çš„è¿æ¥â½…å¼å·²ç»åˆæ­¥ç¡®å®š ï¼Œä½†å…¨å±€å¸ƒçº¿ä¸­GCell ä¹‹é—´çš„è¿æ¥è¿˜ä¸èƒ½ç›´æ¥è¡¨ç¤ºæˆé‡‘å±çº¿ ï¼Œéœ€è¦å¯¹GCell ä¹‹é—´çš„è¿æ¥è¿›è¡Œè½¨é“åˆ†é… ï¼Œä¹Ÿæ˜¯è¯¦ç»†å¸ƒçº¿çš„å‰ç½®æ­¥éª¤ä¹‹ä¸€ã€‚æ­¤å ï¼Œè¯¦ç»†å¸ƒçº¿è¦åœ¨å±€éƒ¨èŒƒå›´å†…æ»¡è¶³çº¿ç½‘è¿é€šç‡ã€è®¾è®¡è§„åˆ™è¿åç­‰å…³é”®çº¦æŸ ï¼Œå¹¶å°½é‡é™ä½çº¿é•¿å’Œé€šå­”æ•°ã€‚\nç°ä»£ VLSI ä¸»æµçš„å¸ƒçº¿ç­–ç•¥ä¸ºåŒºåŸŸå¸ƒçº¿ ï¼Œå¸ƒçº¿è¿‡ç¨‹ä¸­ä¾æ®å…¨å±€å¸ƒçº¿ç½‘æ ¼å°†æ•´ä¸ªèŠ¯ç‰‡çš„å¸ƒçº¿åŒºåŸŸåˆ†å‰²æˆå¤šä¸ªè¯¦ç»†å¸ƒçº¿çª—å£ï¼ˆdetail routing windowï¼‰ï¼Œæ¯ä¸ªè¯¦ç»† å¸ƒ çº¿ çª— å£ å¯ ç”± m Ã— n çš„ GCell ç»„ æˆï¼ˆ ä¸€ èˆ¬ å–m = nï¼‰ï¼Œæ›´å¤§çš„è¯¦ç»†å¸ƒçº¿çª—å£ä¼šå¯¼è‡´æ›´å¤§çš„æ—¶é—´å’Œå†…å­˜å¼€é”€ï¼Œä½†å¯ä»¥æ”¹å–„å¸ƒçº¿çš„è´¨é‡ã€‚\nè¯¦ç»†å¸ƒçº¿çš„å¸ƒçº¿å›¾ ï¼Œå³å¯»è·¯ç®—æ³•çš„æœç´¢ç©ºé—´ï¼Œä¸»è¦æœ‰ä¸¤ç§æ„å»ºâ½…å¼ï¼šåŸºäºç½‘æ ¼çš„ï¼ˆgrid-basedï¼‰å’Œæ— ç½‘æ ¼çš„ï¼ˆgridlessï¼‰ ã€‚\næ— ç½‘æ ¼å¸ƒçº¿å…è®¸é‡‘å±çº¿æ”¾ç½®åœ¨å¸ƒçº¿åŒºåŸŸçš„ä»»æ„ä½ç½®ä¸Š ï¼Œå…·å¤‡è¾ƒé«˜çš„å¸ƒçº¿çµæ´»æ€§ã€‚å…¶åœ¨æ¯ä¸ªé‡‘å±å±‚ä¸Š ï¼Œä½¿ç”¨æ ‘ç»“æ„åˆ†å‰²é‡‘å±å±‚ä¸Šçš„å‡ ä½•å½¢çŠ¶[27]ï¼Œéšåä½¿ç”¨ç“¦ç‰‡ç»“æ„[28]æˆ–è¿æ¥å›¾[29]æ„å»ºè·¯å¾„æœç´¢ç®—æ³•çš„æœç´¢ç©ºé—´ã€‚ ç”±äºæ— ç½‘æ ¼å¸ƒçº¿ç®—æ³•ä¼šäº§ç”Ÿè¾ƒå¤§çš„æ—¶é—´å¼€é”€ ï¼Œå¤§éƒ¨åˆ†å¸ƒçº¿ç®—æ³•éƒ½ä½¿ç”¨å¸ƒçº¿ç½‘æ ¼æ„å»ºæœç´¢ç©ºé—´ã€‚\nä¸¾ä¾‹ # ç®—æ³• # å¤§å¤šæ•°æ˜¯ä¸²è¡Œç®—æ³•ï¼Œä¸ºäº†å¼¥è¡¥çº¿ç½‘é¡ºåºå¯¹å¸ƒçº¿ç»“æœçš„å½±å“,ä¸²è¡Œå¸ƒçº¿é€šå¸¸é‡‡ç”¨æ‹†çº¿é‡å¸ƒçš„æ–¹å¼è¿›ä¸€æ­¥ç²¾ç‚¼å¸ƒçº¿ç»“æœ,å¯å¿«é€Ÿè·å¾—è´¨é‡è¾ƒå¥½çš„å¸ƒçº¿æ–¹æ¡ˆ\nè¯¦ç»†å¸ƒçº¿ç®—æ³•åœ¨ç»™å®šå¸ƒçº¿ç½‘æ ¼ä¸­æ‰¾åˆ°ä¸€ä¸ªåˆæ³•çš„å¸ƒçº¿è·¯å¾„\næœ€çŸ­è·¯å¾„é—®é¢˜\nææ°ç®—æ³• # è€æ—§\nAæ˜Ÿç®—æ³• # ææ°ç®—æ³•çš„åŠ é€Ÿç‰ˆæœ¬\nGDRouter # æå‡ºä¸€ä¸ªç»“åˆæ€»ä½“å¸ƒçº¿æ–¹æ³•å’Œè¯¦ç»†å¸ƒçº¿æ–¹æ³•çš„å¸ƒçº¿å™¨,ä»è€Œè·å¾—åŒ…å«æ€»ä½“å¸ƒçº¿å’Œè¯¦ç»†å¸ƒçº¿çš„å®Œæ•´å¸ƒçº¿ç»“æœã€‚\nAlgorithms and Data Structures forFast and Good VLSl Routing # ä¸€ä¸ªè¯¦ç»†å¸ƒçº¿å™¨ï¼ŒåŒ…å«å¿«é€Ÿç½‘ç»œå’Œå½¢çŠ¶ç½‘ç»œç»“æ„ä¸¤ç§æ•°æ®ç»“æ„\nDetailed routing algorithms for advancedtechnology nodes # æœ€çŸ­è·¯å¾„ç®—æ³•æœªèƒ½å¯»æ‰¾å‡ºåˆç†çš„å¸ƒçº¿æ–¹æ¡ˆæ—¶,æå‡ºäº†ä¸€ç§å¤šæ ‡ç­¾çš„æœ€çŸ­è·¯å¾„ç®—æ³•ï¼Œç”¨äºè®¡ç®—ä¸€äº›ä¸è¿åè®¾è®¡è§„åˆ™çš„è·¯å¾„ã€‚\nMCFRoute\u0026amp; A_Multicommodity_Flow-Based_Detailed_Router_With_Efficient_Acceleration_Techniques # è®¾è®¡äº†ä¸€ç§åŸºäºå¤šå•†å“æµæ¨¡å‹çš„å¹¶è¡Œè¯¦ç»†å¸ƒçº¿ç®—æ³•,åŒæ—¶å¯¹å¤šä¸ªçº¿ç½‘è¿›è¡Œå¸ƒçº¿ã€‚ä½†æ˜¯è¿™ç±»ç®—æ³•å¹¶æœªè€ƒè™‘åˆ°æ—¶å»¶ä¼˜åŒ–é—®é¢˜ä¸”æ—¶é—´å¤æ‚åº¦é«˜ã€‚\nè½¨é“åˆ†é…é—®é¢˜ # æ˜¯å…¨å±€å¸ƒçº¿ä¸è¯¦ç»†å¸ƒçº¿çš„ä¸­é—´æ­¥éª¤\nå…¨å±€å¸ƒçº¿ç”Ÿæˆçš„å¸ƒçº¿ç»“æœä»…ä»…å®Œæˆäº† GCell çº§çš„è¿æ¥ ï¼Œè¿æ¥çš„è·¯å¾„è¢«ç§°ä¸ºçº¿æ®µï¼ˆsegmentï¼‰ã€‚åœ¨è½¨é“åˆ†é…é˜¶æ®µä¸­ ï¼Œsegment ç‰¹æŒ‡æ²¡æœ‰å‡ ä½•å½¢çŠ¶åŠä½ç½®ä¿¡æ¯çš„çº¿æ®µ ï¼Œåªè¡¨ç¤º GCell é—´çš„è¿æ¥å…³ç³»ã€‚è€Œè½¨é“åˆ†é…ç®—æ³•ä¸­è€ƒè™‘å…¶å®é™…å‡ ä½•å½¢çŠ¶ ï¼Œæ›´è´´ è¿‘è¯¦ç»†å¸ƒçº¿ä¸­é‡‘å±çº¿çš„çº¿æ®µè¢«ç§°ä½œ iroute\nåœ¨å…¨å±€å¸ƒçº¿ç½‘æ ¼ä¸­ ï¼Œæ°´å¹³ï¼ˆ ç«–ç›´ ï¼‰â½…å‘çš„ä¸€è¡Œï¼ˆåˆ—ï¼‰GCell å…±åŒæ„æˆä¸€ä¸ªé¢æ¿ï¼ˆpanelï¼‰ï¼Œå…¶â½…å‘ä¸å¯¹åº”å¸ƒçº¿å±‚çš„ä¼˜å…ˆèµ°çº¿â½…å‘ä¸€è‡´ï¼Œå¦‚å›¾ 4 æ‰€ç¤ºã€‚æ¯ä¸ªé¢æ¿ç”±å¤šæ¡å¸ƒçº¿**è½¨é“ï¼ˆtrackï¼‰**æ„æˆ ï¼Œè½¨é“çš„æ•°é‡ä¸å…¨å±€å¸ƒçº¿è¾¹çš„å®¹é‡ç›¸åŒã€‚å°†æ‰€æœ‰çº¿ç½‘çš„ iroute éƒ½åˆ†é…è‡³è½¨é“ä¸Š ï¼Œå¹¶ä¿è¯ä¸€ä¸ªé¢æ¿å†…ä¸åŒçº¿ç½‘çš„å„ä¸ª iroute åœ¨åŒä¸€è½¨é“ä¸Šæ²¡æœ‰é‡å ï¼Œæ˜¯è½¨é“åˆ†é…â¼¯ä½œçš„ä¸»è¦ä»»åŠ¡\nåˆ°æœ€ä¼˜çš„è½¨é“åˆ†é…ç­–ç•¥è¢«è¯æ˜æ˜¯NPéš¾é—®é¢˜\nä¼˜åŒ–ç›®æ ‡ # æœ€å°é‡å ä»£ä»·ï¼Œ æœ€å°çº¿é•¿\nä¸¾ä¾‹ # å‚è€ƒ # Negotiation-based_track_assignment_considering_local_nets # TraPL # éš¾ç‚¹ä¸æŒ‘æˆ˜ # åå‡ å¹´æ¥,ç‰©ç†è®¾è®¡æ˜¯é›†æˆç”µè·¯ä¸­å‘å±•é€Ÿåº¦æœ€å¿«å’Œè‡ªåŠ¨åŒ–ç¨‹åº¦æœ€é«˜çš„é¢†åŸŸä¹‹ä¸€ã€‚éšç€é›†æˆç”µè·¯çš„ç‰¹å¾å°ºå¯¸ä¸æ–­å‡å°,è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯çš„å·¥è‰ºå’Œç”µè·¯è§„æ¨¡ä»¥æ‘©å°”å®šå¾‹ç»å†äº†å·¨å¤§çš„è¿›æ­¥,ç”µè·¯è®¾è®¡ä¸­ä¸æ–­å¢é•¿çš„å¤æ‚æ€§è¿›ä¸€æ­¥æ‰©å¤§äº†ç‰©ç†è®¾è®¡ä¸­è‡ªåŠ¨åŒ–è®¾è®¡é—®é¢˜çš„éš¾åº¦,å¹¶åŒæ—¶è¿æ¥ä¸€ç³»åˆ—æ–°çš„æŒ‘æˆ˜ã€‚\nåœ¨SRCå‘å¸ƒçš„â€œPhysical Design CAD Top10 Needs\u0026rsquo;â€ä¸­æŒ‡å‡ºçš„å½“å‰ç‰©ç†è®¾è®¡äºŸå¾…è§£å†³çš„åå¤§é—®é¢˜ä¸­ï¼Œå¸ƒçº¿é—®é¢˜ä½å±…å‰åˆ—ï¼Œåœ¨èŠ¯ç‰‡å°ºå¯¸å’Œå®¹é‡ä¸Šï¼Œå¸ƒçº¿å·¥ä½œéœ€è¦ç»•çº¿çš„ç”µè·¯èŠ¯ç‰‡è§„æ¨¡è¾¾åˆ°æˆåƒä¸Šä¸‡ä¸ªå¤§æ¨¡å—å’Œå‡ ç™¾ä¸‡ä¸ªå°æ¨¡å—ï¼ŒåŒæ—¶è¦æ±‚åœ¨åˆç†å¯è¡Œçš„æ—¶é—´å†…å®Œæˆå¸ƒçº¿å·¥ä½œã€‚åŒæ—¶ï¼ŒVLSIç‰©ç†è®¾è®¡ä¸­çš„å…¶ä»–ä¸€äº›éœ€æ±‚ï¼Œå¦‚å®šæ—¶å’Œäº’è¿çº¿åˆ†æï¼Œéƒ½å¯¹å¸ƒçº¿ç»“æœçš„è´¨é‡æœ‰å¾ˆé«˜çš„è¦æ±‚ã€‚\nåœ¨ç”µè·¯è§„æ¨¡å˜å¤§ï¼Œå°ºåº¦å‡å°ï¼Œå¤æ‚åº¦é£™å‡çš„ä»Šå¤©ï¼Œå†³å®šè¾¹æƒæˆä¸ºäº†ä¸€ä¸ªååˆ†é‡è¦çš„é—®é¢˜ï¼Œéšç€å¾…ä¼˜åŒ–æŒ‡æ ‡çš„å¢å¤šï¼Œå‡†ç¡®ç®—æ³•çš„æ—¶é—´ç©ºé—´å¤æ‚åº¦å‡é€æ¸æ¥åˆ°äº†ä¸€ä¸ªä¸å¯æ¥å—çš„åœ°æ­¥ï¼ˆæ¯•ç»è¿™æ˜¯ä¸€ä¸ªNP-Hardé—®é¢˜ï¼‰ï¼Œå› æ­¤ä¸šç•Œä¸»æµçš„å‘å±•æ–¹å‘æ˜¯ä½¿ç”¨è¿‘ä¼¼ç®—æ³•ã€‚å…³äºSteineræœ€å°æ ‘çš„ç ”ç©¶éå¸¸å¤šï¼Œç›®å‰çš„ç†è®ºæœ€ä¼˜è§£æ˜¯ Geosteiner ç®—æ³•\néšç€é›†æˆç”µè·¯è®¾è®¡å·¥è‰ºçš„ä¸æ–­å‘å±•,å…è®¸ç»•çº¿çš„å¸ƒçº¿å±‚æ•°éšä¹‹å¢åŠ ,å¤§å¹…åº¦å‡å°‘äº†äº’è¿çº¿å®½åº¦å’Œäº’è¿çº¿é—´è·,ä»è€Œæé«˜äº†é›†æˆç”µè·¯çš„æ€§èƒ½å’Œå¯†åº¦ã€‚äºæ˜¯,å¤šå±‚æ€»ä½“å¸ƒçº¿åº”è¿è€Œç”Ÿ\nåœ¨ç°åœ¨çš„ VLSIè®¾è®¡ä¸­,éšç€åˆ¶ç¨‹æŠ€æœ¯çš„å‘å±•,çº³ç±³ç­‰çº§CMOSç”µè·¯çš„ç”µæ™¶ä½“å¯†åº¦å‰§çƒˆå¢åŠ ,ç”µè·¯æ—¶å»¶é—®é¢˜è¶Šçªå‡º,æ—¶åºæ”¶æ•›è¶Šå›°éš¾,æœ€ç»ˆä¸¥é‡å½±å“èŠ¯ç‰‡çš„æ€§èƒ½å’Œäº§é‡ã€‚å½“å‰,äº’è¿çº¿å»¶è¿Ÿè¶…è¶Šé—¨å»¶è¿Ÿå˜æˆå½±å“ç”µè·¯æ€§èƒ½çš„ä¸»è¦å› ç´ ,å¹¶ä¸”æ€»ä½“å¸ƒçº¿ç»“æœç›´æ¥å½±å“èŠ¯ç‰‡é¢ç§¯ã€é€Ÿåº¦ã€å¯åˆ¶é€ æ€§ã€åŠŸç‡å’Œå®Œæˆè®¾è®¡å‘¨æœŸæ‰€éœ€çš„è¿­ä»£æ¬¡æ•°,å› æ­¤å…¶åœ¨å†³å®šç”µè·¯æ€§èƒ½æ–¹é¢èµ·ç€é‡è¦ä½œç”¨\nè¾ƒé•¿çš„å¸ƒçº¿ä¼šå¯¼è‡´æ˜æ˜¾çš„ä¿¡å·å»¶è¿Ÿå¹¶å¯¼è‡´æ›´å¤§çš„åŠ¨æ€åŠŸè€—ã€‚**è¿‡å¤šçš„é€šå­”ä¼šé™ä½èŠ¯ç‰‡çš„å¯é æ€§ã€‚**ç”µçº¿é—´éš”çš„å·®å¼‚ä¼šå¼•èµ·ç”µçŸ­è·¯æˆ–è€…æ–­è·¯è€Œé™ä½æˆå“ç‡ã€‚ç‰©ç†è®¾è®¡æ˜¯äººå·¥è®¾è®¡ä¸­è€—æ—¶æœ€é•¿å’Œé”™è¯¯ç‡æœ€é«˜çš„è®¾è®¡è¿‡ç¨‹ä¹‹ä¸€ã€‚å®ƒä¹Ÿæ˜¯è¿‘å¹´æ¥ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–(Electronic Design Automation,EDA)å·¥å…·ä¸­å‘å±•æœ€å¿«å’Œè‡ªåŠ¨åŒ–ç¨‹åº¦æœ€é«˜çš„é¢†åŸŸä¹‹ä¸€ã€‚éšç€åˆ¶é€ å·¥è‰ºçš„å‘å±•,å®ƒä¹Ÿæ˜¯å—åˆ°å½±å“æœ€å¤§ã€é¢ä¸´çš„æœºé‡å’ŒæŒ‘æˆ˜æœ€å¤šçš„é¢†åŸŸä¹‹ä¸€.\nç‰¹å¾å°ºå¯¸è¿›å…¥çº³ç±³çº§å,å™¨ä»¶çš„å°ºå¯¸å˜å¾—è¶Šæ¥è¶Šå°,äº’è¿çº¿çš„çº¿å®½è¶Šæ¥è¶Šç»†ã€å¯†åº¦è¶Šæ¥è¶Šå¤§ã€‚äº’è¿çº¿å˜å°é€Ÿåº¦èµ¶ä¸ä¸Šå™¨ä»¶,é•¿åº¦ä¹Ÿè¿…é€Ÿå¢åŠ ,äº’è¿çº¿çš„å»¶è¿Ÿè¿œè¶…è¿‡é—¨çš„å»¶è¿Ÿï¼Œå åˆ°çº¿ç½‘æ€»å»¶è¿Ÿçš„ 60%~70%ã€‚\né›†æˆåº¦çš„å¢å¤§ä½¿å¾—äº’è¿çº¿é¢ç§¯ä¸æ–­å¢åŠ ,çº¦å èŠ¯ç‰‡æ€»é¢ç§¯çš„30%~40%ã€‚ä¸ºäº†é™ä½èŠ¯ç‰‡å¤§å°,å¸ƒçº¿é‡‘å±å±‚çš„æ•°é‡ä¹Ÿåœ¨ä¸æ–­å¢åŠ ã€‚ç›®å‰æœ€å¤§å¸ƒçº¿å±‚æ•°å·²è¾¾åˆ°13å±‚,é¢„è®¡ 2028 å¹´ä¼šè¾¾åˆ° 17 å±‚ã€‚\nä¸ºäº†ç¼©çŸ­å¼€å‘å‘¨æœŸ,IPå¤ç”¨æ˜¾å¾—è¶Šæ¥è¶Šé‡è¦ã€‚è¿™ä½¿å¾—å¸ƒçº¿åŒºåŸŸçš„éšœç¢æ•°é‡ä¸æ–­å¢å¤š,å¯†åº¦å¢å¤§,å½¢çŠ¶ä¹Ÿæ›´åŠ å¤æ‚ã€‚æ­¤å¤–,åˆ©ç”¨éšœç¢å†…èµ„æºå¸ƒçº¿å¯å¤§å¤§ç¼©çŸ­äº’è¿çº¿é•¿åº¦ã€å‡å°å¸ƒçº¿é¢ç§¯å’Œæé«˜èŠ¯ç‰‡æ€§èƒ½ã€‚å½“çº¿ç½‘éšœç¢å†…éƒ¨åˆ†è¾ƒå¤§æ—¶,å¯¼è‡´è¾“å‡ºç«¯çš„ç”µå‹è½¬æ¢é€Ÿç‡è¿‡å¤§,å¼•å‘å™ªéŸ³å’ŒåŠŸç‡é—®é¢˜,å¹¶å½±å“ä¿¡å·å®Œæ•´æ€§ã€‚è¿™ä½¿å¾—åœ¨å¸ƒçº¿è¿‡ç¨‹ä¸­éœ€è¦è¿›ä¸€æ­¥è€ƒè™‘ç»•éšœé—®é¢˜å’Œä¿¡å·å®Œæ•´æ€§é—®é¢˜\nç°ä»£è®¾è®¡ä¸­äº’è¿ç»“æ„å’Œç½‘æ ¼çš„é«˜ä½“ç§¯ä¸å¤æ‚æ€§å¯¹å¯å¸ƒçº¿æ€§é€ æˆäº†ä¸¥é‡çš„æŒ‘æˆ˜ã€‚å¿«é€Ÿæ‹¥å¡åˆ†æå¯¹äºåœ¨è®¾è®¡çš„æ—©æœŸé˜¶æ®µè§£å†³å¯å¸ƒçº¿æ€§é—®é¢˜å˜å¾—è‡³å…³é‡è¦,ä¾‹å¦‚ï¼Œåœ¨å¸ƒå±€æœŸä¸æ€»ä½“å¸ƒçº¿ä¸€èµ·ã€‚åœ¨ç°ä»£è®¾è®¡ä¸­,ä¸€äº›æ–°çš„å› ç´ å¯¼è‡´äº†å¸ƒçº¿æ‹¥å¡,åŒ…æ‹¬é‡‘å±å±‚ä¹‹é—´æ˜æ˜¾ä¸åŒçš„å¯¼çº¿å°ºå¯¸å’Œé—´è·ã€å±‚é—´é€šå­”çš„å°ºå¯¸ã€å„ç§å½¢å¼çš„å¸ƒçº¿æ‹¥å¡(ä¾‹å¦‚,ä¿ç•™ç»™ç”µç½‘ã€æ—¶é’Ÿçº¿ç½‘æˆ–èŠ¯ç‰‡ç³»ç»Ÿä¸­çš„JPå—),ç”±äºå¼•è„šå¯†åº¦å’Œæ€»ä½“å•å…ƒå†…çš„å¸ƒçº¿å¯¼è‡´çš„å±€éƒ¨æ‹¥å¡å’Œä½äºè¾ƒé«˜é‡‘å±å±‚çš„è™šæ‹Ÿå¼•è„šã€‚ç„¶è€Œ,æ—©æœŸçš„è¯„ä¼°æŠ€æœ¯éƒ½æ²¡æœ‰å…¨é¢åœ°æ•æ‰åˆ°è¿™äº›æ–°çš„æ‹¥å¡æºã€‚\nå¸ƒçº¿é—®é¢˜å·²ç»è¢«è¯æ˜æ˜¯ä¸€ä¸ª NP å®Œå…¨é—®é¢˜ï¼Œå› æ­¤ ï¼Œä¸ºå¸ƒçº¿é—®é¢˜å¯»æ‰¾å…¨å±€æœ€ä¼˜è§£ä¸å…·å¤‡å¯è¡Œæ€§ å¦å¤– ï¼Œå¸ƒçº¿è¿‡ç¨‹å—åˆ¶é€ â¼¯è‰ºåˆ¶çº¦ ï¼Œå­˜åœ¨ç€å¾ˆå¤šçº¦æŸå’Œé™åˆ¶ ï¼Œè¿™ä¹Ÿä»¤å¸ƒçº¿çš„å¤æ‚åº¦è¿›ä¸€æ­¥æå‡\nIn advanced technology nodes, detailed routing has to deal with complicated design rules and large problem sizes, making its performance more sensitive to the order of nets to be routed.\nè¿·å®«å¸ƒçº¿ï¼ˆå¯»è·¯ç®—æ³•ï¼‰ # ææ°ç®—æ³•ï¼ˆè¿·å®«å¸ƒçº¿ç®—æ³•ï¼‰ # è¯¥ç®—æ³•ä»æºç‚¹å¼€å§‹ ï¼Œä¾æ¬¡è®¿é—®ç½‘æ ¼å„â½…å‘ä¸Šçš„ç›¸é‚»èŠ‚ç‚¹ ï¼Œå¹¶ä¸ºè¯¥èŠ‚ç‚¹æ ‡è®°ä»æºç‚¹åˆ°è¯¥ç‚¹çš„å·²çŸ¥å¸ƒçº¿ä»£ä»·ã€‚å¯¹æ¯ä¸ªè®¿é—®åˆ°çš„èŠ‚ç‚¹é‡å¤ç›¸åŒçš„è¿‡ç¨‹ã€‚è¿™ä¼šåœ¨æ•´ä¸ªå¸ƒçº¿å›¾ä¸­äº§ç”Ÿä¸€ä¸ªè¿ç»­æ‰©æ•£çš„æ³¢ ï¼Œå½“è¿™ä¸ªæ³¢æ‰©æ•£åˆ°äº†ç›®æ ‡ç‚¹ ï¼Œå³ç›®æ ‡èŠ‚ç‚¹è¢«ä»–çš„ç›¸é‚»èŠ‚ç‚¹è®¿é—®åˆ°æ—¶ ï¼Œå°±æ‰¾åˆ°äº†è¿™æ ·ä¸€æ¡è·¯å¾„è¿é€šæºç‚¹ä¸ç›®æ ‡ç‚¹ã€‚éšåç®—æ³•è¿›å…¥è·¯å¾„å›æº¯é˜¶æ®µ ï¼Œä»ç›®æ ‡ç‚¹å¼€å§‹ ï¼Œç›´åˆ°å›æº¯åˆ°æºç‚¹ï¼Œæ­¤æ—¶å°±ç”Ÿæˆäº†ä¸€æ¡æœ€ä¼˜è·¯å¾„\nè¿™ç±»æ–¹æ³•éƒ½æ˜¯æ¯æ¬¡ä»çº¿ç½‘ï¼ˆnets)ä¸­é€‰æ‹©ä¸€æ¡æ‹†æˆä¸¤ç«¯çº¿ç½‘æ¥è¿›è¡Œå¸ƒçº¿ï¼Œæ•ˆæœå–å†³äºå¸ƒçº¿é¡ºåºã€‚å¦å¤–ï¼Œç®—æ³•æœªè€ƒè™‘çº¦æŸï¼ˆå¯å¸ƒæ€§ã€æ‹¥å¡ã€é—´è·ï¼‰ï¼Œè€Œè¿™äº›çº¦æŸéƒ½æœ‰æ»åæ€§ï¼Œéœ€è¦çº¿ç½‘å…¨éƒ¨å¸ƒçº¿å®Œæˆåï¼Œæ‰èƒ½ä½“ç°ã€‚å› æ­¤åŸºäºä»¥ä¸Šæ–¹æ³•çš„å·¥ä½œæ›´å¤šåœ¨é¡ºåºå¸ƒçº¿ï¼ˆsequential routing)å‰æœŸå°±è€ƒè™‘å„ç§çº¦æŸ[1-5]ã€‚\nA*ç®—æ³• # ï¼ˆå¯¹ææ°ç®—æ³•çš„æ”¹è¿›ï¼ŒåŠ é€Ÿäº†ææ°ç®—æ³•æ”¶æ•›ï¼‰\nBFS Dijkstra çº¿æœç´¢ç®—æ³• # Mikami ç­‰åœ¨ 1968å¹´æå‡ºäº†ç¬¬1ä¸ªä½¿ç”¨çº¿æ®µä»£æ›¿èŠ‚ç‚¹æœç´¢çš„è·¯å¾„æœç´¢ç®—æ³•\u0026ndash;çº¿æœç´¢ç®—æ³•ã€‚è¯¥ç®—æ³•ä»¥æºç‚¹å’Œç›®æ ‡ç‚¹ä¸ºåŸºç‚¹,é¦–å…ˆä»ä¸¤ä¸ªåŸºç‚¹å„å¼•å‡ºä¸¤æ¡ç›¸äº’å‚ç›´çš„ç›´çº¿,å½“ç›´çº¿é‡åˆ°éšœç¢ç‰©æˆ–å¸ƒçº¿åŒºåŸŸè¾¹ç•Œæ—¶,ä¼šåœ¨å½“å‰çš„ç›´çº¿ä¸Šé€‰å–æ–°çš„åŸºç‚¹å¹¶æ²¿å‚ç›´æ–¹å‘ç”Ÿæˆä¸€æ¡æ–°çš„ç›´çº¿,ç›´åˆ°ä»æºç‚¹å’Œç›®æ ‡ç‚¹å»¶ä¼¸å‡ºçš„å¤šçº§ç›´çº¿å‘ç”Ÿç›¸äº¤,åˆ™æ‰¾åˆ°äº†ä¸€æ¡è·¯å¾„è¿é€šæºç‚¹å’Œç›®æ ‡ç‚¹ã€‚ç”±äºå…¶å¹¶æ²¡æœ‰éå†æ‰€æœ‰çš„æœç´¢ç©ºé—´,æ‰€ä»¥çº¿æœç´¢ç®—æ³•å¹¶ä¸èƒ½ä¿è¯æ‰¾åˆ°æœ€ä¼˜è§£ã€‚ Hetze1åœ¨ 2002å¹´æå‡ºçš„Hetze1ç®—æ³•å°†ä»¥çº¿æ®µä»£æ›¿èŠ‚ç‚¹è¿›è¡Œæœç´¢çš„æ€æƒ³ä¸Aç®—æ³•ç»“åˆ,åœ¨ä¿è¯æ‰¾åˆ°æœ€ä¼˜è§£çš„æƒ…å†µä¸‹å…·å¤‡æ¯”Aç®—æ³•æ›´å¿«çš„æ±‚è§£é€Ÿåº¦ã€‚\nå¤šæºå¤šæ±‡è¿·å®«å¸ƒçº¿ # å¤šæºå¤šæ±‡è¿·å®«å¸ƒçº¿å°†åŒä¸€å­æ ‘ä¸­çš„æ‰€æœ‰ç½‘æ ¼ç‚¹è§†ä¸ºæºç‚¹,å°†å¦ä¸€ä¸ªå­æ ‘ä¸­çš„æ‰€æœ‰ç½‘æ ¼ç‚¹è§†ä¸ºæ±‡ç‚¹\nå¹¶è¡Œç®—æ³• # å¤šå•†å“æµç®—æ³•(multi commodity flow, MCF)\nå»ºæ¨¡ä¸ºæ•´æ•°çº¿æ€§è§„åˆ’ï¼ˆinteger linear programmingï¼ŒILPï¼‰\nç”±å•†å“çš„æºç‚¹å’Œç›®æ ‡ç‚¹ä»¥åŠå•†å“æµç»çš„è·¯å¾„ç»„æˆã€‚éšåå°†æ•´ä¸ªå¸ƒçº¿åŒºåŸŸå»ºæ¨¡æˆä¸€ä¸ªä¸‰ç»´çš„å¸ƒçº¿ç½‘æ ¼,ç½‘æ ¼ç‚¹å¯ä»¥ä½œä¸ºå•†å“æµçš„æµç»ç‚¹,ç‚¹ä¸é‚»è¿‘ç‚¹ä¹‹é—´çš„çº¿æ®µç§°ä½œè¾¹ã€‚ åœ¨ILP é—®é¢˜çš„æ¨¡å‹ä¸­,ç½‘æ ¼çš„ç‚¹å’Œè¾¹ä½œä¸ºå˜é‡ç”¨è¾¹å’Œç‚¹çš„æµé‡è¡¨ç¤ºçº¿ç½‘å¯¹è¾¹å’Œç‚¹çš„ä½¿ç”¨æƒ…å†µï¼Œå®¹é‡ä»£è¡¨è¾¹å’Œç‚¹ä¸ŠåŒæ—¶æµç»çš„æœ€å¤§çš„çº¿ç½‘æ•°é‡(åœ¨è¯¦ç»†å¸ƒçº¿ä¸­ä¸€èˆ¬å–1)ã€‚ç›®æ ‡å‡½æ•°ä¸ºè¾¹ä¸Šæ‰€æœ‰çº¿ç½‘çš„æµé‡ä¸å…¶ç›¸åº”å¸ƒçº¿ä»£ä»·çš„ç§¯çš„ç´¯åŠ å’Œã€‚åœ¨çº¦æŸæ¡ä»¶ä¸‹æœ€å°åŒ–ç›®æ ‡å‡½æ•°å¯ä»¥è·å¾—å¸ƒçº¿çš„æœ€çŸ­çº¿é•¿ã€‚å…¶çº¦æŸä¸»è¦åŒ…å«å„ä¸ªçº¿ç½‘åœ¨ç‚¹æˆ–è¾¹ä¸Šçš„æµé‡ä¹‹å’Œä¸è¶…è¿‡ç‚¹æˆ–è¾¹çš„å®¹é‡çº¦æŸã€åŸºäºæµé‡å®ˆæ’å®šå¾‹çš„è¿é€šæ€§çº¦æŸç­‰ã€‚\næ•´æ•°çº¿æ€§è§„åˆ’ # è¿™ç±»æ–¹æ³•å¯ä»¥ç›´æ¥å¯¹æ‰€æœ‰çº¿ç½‘å¸ƒçº¿ï¼ˆConcurrent Approachï¼‰ï¼Œå¹¶è€ƒè™‘äº¤å‰ã€æ‹¥å¡ç­‰çº¦æŸã€‚ç®—æ³•æå‰ç”Ÿæˆç«¯ç‚¹ä¹‹é—´å¯èƒ½çš„èµ°çº¿æ–¹æ¡ˆï¼Œå¹¶ç”¨ä¸€0-1å˜é‡ xij è¡¨ç¤ºæ˜¯å¦é€‰æ‹©æœ¬æ–¹æ¡ˆã€‚é—®é¢˜éšåè½¬åŒ–ä¸ºå¸¦çº¦æŸçš„çº¿æ€§æ•´æ•°è§„åˆ’é—®é¢˜\nç‰¹ç‚¹ # ï‚´ Standard techniques to solve IP. ï‚´ No net ordering. Give global optimum. ï‚´ Can be extremely slow, especially for large problems. ï‚´ To make it faster, a fewer choices of routing trees for each net can be used. May make the problem infeasible or give a bad solution. ï‚´ Determining a good set of choices of routing trees is a hard problem by itself.\nHierarchical Approach # Hierarchical Approach reduces global routing to routing problems on a 2x2 grid\nå…ˆå°†ç½‘æ ¼åˆ’åˆ†ä¸ºç²—ç½‘æ ¼ï¼Œæ‰¾åˆ°ç²—ç½‘æ ¼é—´çš„å¸ƒçº¿ï¼Œç„¶åå°†ç½‘æ ¼ç»†åŒ–ï¼Œå¯¹æ¯ä¸ªå­æ¨¡å—é€’å½’æ±‚è§£ï¼Œæ¯æ¬¡æ±‚è§£è§„æ¨¡å‡æå°\nåŸºäºSteinerçš„ç®—æ³• # This technique can be used in global or detailed routing problems\nå¯¹äºæŸäº›å¤šç«¯net, ä¸€èˆ¬éƒ½é‡‡ç”¨æœ€å°æ–¯å¦çº³ï¼ˆsteiner)ç”Ÿæˆæ ‘æ–¹æ³•ã€‚æ¯”å¦‚éµå®ˆæ°´å¹³å‚ç›´èµ°çº¿çš„Rectilinear Steiner Minimal Tree.ä¸€èˆ¬ç”Ÿæˆæ ‘ç®—æ³•ç®—æ³•éå¸¸å¤šï¼Œæ¯”å¦‚Kruskalï¼Œprime, spanning-graph[7],edge-substitution. å¦å¤–è€ƒè™‘å®é™…å¸ƒçº¿ä¸­å…è®¸45ï¼Œ60åº¦èµ°çº¿ï¼Œä¹Ÿæœ‰å¯¹åº”å…«å‘æ–¯å¦çº³æœ€å°ç”Ÿæˆæ ‘ï¼ˆoctilinear steiner)æ–¹æ³•[8].\nå®šä¹‰ # Steiner Node :\nFor a multi-pin net, we can construct a spanning tree to connect all the pins together\nSteiner Tree: A tree connecting all pins and some additional nodes (Steiner nodes).\nGrid graph:\nä¼˜åŒ–ç®—æ³• # å¸ƒçº¿ä»æ•°å­¦çš„è§’åº¦æ¥çœ‹æ˜¯ä¸€ä¸ªæœ‰çº¦æŸçš„æœ€ä¼˜åŒ–é—®é¢˜ã€‚çº¿ç½‘æ˜¯æŒ‡å…·æœ‰ç›¸åŒç”µä½çš„ä¸€ç»„å¼•è„šï¼Œå¾ˆæ˜¾ç„¶ï¼Œè¿™äº›å¼•è„šéœ€è¦è¢«è¿æ¥åœ¨ä¸€èµ·ï¼Œä½†ç”µè·¯æ¿ä¸Šæœ‰ç€å„ç§çº¦æŸï¼Œä»£è¡¨æ€§çš„ä¾¿æ˜¯ä¸€ç³»åˆ—çš„åŒ¹é…è§„åˆ™ï¼ˆæ¯”å¦‚å¯¹ä¸€éƒ¨åˆ†ç‰ˆå›¾è®¾è®¡åˆå­¦è€…æ¥è¯´å ªç§°è«åå…¶å¦™çš„æ’æŒ‡ç»“æ„æˆ–é‡å¿ƒåŒ¹é…å’Œçƒ­åŒ¹é…ï¼‰ï¼Œå› æ­¤è¿™æ˜¯ä¸€ä¸ªååˆ†å…¸å‹çš„å¤æ‚æœ€ä¼˜åŒ–é—®é¢˜ã€‚\nä¼˜åŒ–æŒ‡æ ‡ # ä¸€èˆ¬æ¥è¯´ï¼Œæœ€ä¼˜åŒ–çš„ä¸»è¦æŒ‡æ ‡æ˜¯çº¿é•¿ï¼Œä½†åœ¨RFè®¾è®¡ä¸­ï¼Œçº¿ä¸å™¨ä»¶çš„è·ç¦»ç­‰å…¶å®ƒå› ç´ å°†å› ä¸ºäº’æ„Ÿæ•ˆåº”å’Œä¸€äº›éçº¿æ€§æ•ˆåº”å˜å¾—å¼‚å¸¸é‡è¦ã€‚VLSIæ€»ä½“å¸ƒçº¿é—®é¢˜æœ€åˆä»¥çº¿é•¿æœ€å°åŒ–ä¸ºä¼˜åŒ–ç›®æ ‡,ä½†éšç€åˆ¶é€ å·¥è‰ºçš„ä¸æ–­å‘å±•å’ŒèŠ¯ç‰‡ç‰¹å¾å°ºå¯¸çš„ä¸æ–­ç¼©å°,äº’è¿çº¿å»¶è¿Ÿå¯¹èŠ¯ç‰‡æ€§èƒ½çš„å½±å“è¶Šæ¥è¶Šå¤§,å› æ­¤,æ—¶å»¶å’Œä¸²æ‰°ç­‰ä¼˜åŒ–ç›®æ ‡ä¹Ÿéœ€è¦åœ¨æ€»ä½“å¸ƒçº¿é—®é¢˜ä¸­è€ƒè™‘ã€‚åŒæ—¶,å½±å“åˆ°èŠ¯ç‰‡çš„å¯å¸ƒæ€§å’Œå¯åˆ¶é€ æ€§çš„å› ç´ ,åŒ…æ‹¬æº¢å‡ºæ•°ã€æ‹¥æŒ¤åº¦ã€é€šå­”æ•°ç­‰ä¼˜åŒ–ç›®æ ‡,ä¹Ÿæ˜¯å½“ä»Šæ€»ä½“å¸ƒçº¿å·¥ä½œéœ€è¦ä¼˜åŒ–çš„æŒ‡æ ‡ã€‚\nçº¿é•¿ï¼šçº¿é•¿å½±å“äº†èŠ¯ç‰‡çš„åˆ¶é€ æˆæœ¬ ï¼Œä¸”çº¿é•¿è¶Šé•¿ ï¼Œçº¿ç½‘çš„æ—¶å»¶ä¸ç”µå®¹è¶Šå¤§ ï¼Œè¿™ä¼šä½¿èŠ¯ç‰‡çš„ç¨³å®šæ€§ä¸‹é™ã€åŠŸè€—å¢é«˜\nå¸ƒé€šç‡ï¼šå®Œæˆè¿çº¿/å®é™…è¿çº¿æ•°\né€šå­”æ•°é‡ï¼šè¶Šå°‘è¶Šå¥½ï¼Œviaå…·æœ‰æ›´å¤§å»¶æ—¶ï¼Œè¿˜ä¼šå¢åŠ èŠ¯ç‰‡åˆ¶é€ å¤±è´¥ç‡\nä¸²æ‰°å’Œæ—¶å»¶ï¼šçº¿ç½‘é—´çš„ç”µå®¹ç”µæ„Ÿç­‰ç°è±¡ä¼šåœ¨çº¿ç½‘é—´äº§ç”Ÿä¸²æ‰° ï¼Œå¢å¤§æ—¶å»¶ã€‚å› æ­¤å¸ƒçº¿ç®—æ³•è¦å¯¹æ—¶å»¶æ•æ„Ÿçº¿ç½‘åŠå…³é”®çº¿ç½‘åšå‡ºç‰¹æ®Šè®¾è®¡ï¼Œä»¥é™ä½èŠ¯ç‰‡çš„æ€»æ—¶å»¶ï¼Œæé«˜èŠ¯ç‰‡ç¨³å®šæ€§\næœ¯è¯­ # (1)ç½‘è¡¨:N={N,Nã€‚,ï¼Œâ€¦},å…¶ä¸­æ¯ä¸ªçº¿ç½‘Nï¼Œæ˜¯ä¸€ä¸ªå¼•çº¿ç«¯çš„é›†åˆ,å±äºåŒä¸€ä¸ªçº¿ç½‘çš„å¼•çº¿ç«¯å°†ç”±å¸ƒçº¿å·¥å…·æŠŠå®ƒä»¬è¿æ¥åœ¨ä¸€èµ·,è¿™é‡Œçš„ç½‘è¡¨åˆ™æ˜¯æä¾›ç”µè·¯çš„äº’è¿ä¿¡æ¯ã€‚ (2)å¸ƒçº¿å®¹é‡:æŒ‡è€ƒè™‘è®¾è®¡è§„åˆ™ã€å¸ƒçº¿åŒºåŸŸçš„å¤§å°å’Œçº¿ç½‘çš„å®½åº¦,å¸ƒçº¿åŒºåŸŸå†…çš„æœ€å¤§èµ°çº¿æ•°ã€‚ (3)æ‹¥æŒ¤åº¦:éœ€è¦çš„å¸ƒçº¿èµ„æºä¸å¯ç”¨çš„å¸ƒçº¿èµ„æºä¹‹é—´çš„æ¯”å€¼ã€‚ (4)æº¢å‡ºè¾¹:è‹¥ä¸€æ¡è¾¹çš„å¸ƒçº¿èµ„æºéœ€æ±‚é‡å¤§äºå¯ç”¨çš„å¸ƒçº¿èµ„æº,åˆ™è¯¥è¾¹è¢«ç§°ä¸ºæº¢å‡ºè¾¹ã€‚ (5)æ€»ä½“å¸ƒçº¿å›¾(GRG):åœ¨è¿›è¡Œæ€»ä½“å¸ƒçº¿ä¹‹å‰,æ ¹æ®ç”µè·¯çš„å‡ ä½•ç‰¹å¾å’Œç”µè·¯ç»“æ„,ç”¨ç½‘æ ¼å°†æ•´ä¸ªèŠ¯ç‰‡æŒ‰è¡Œå’Œåˆ—åˆ’åˆ†ä¸ºè‹¥å¹²ç§°ä¸ºæ€»ä½“å¸ƒçº¿å•å…ƒçš„åŒºåŸŸ,å¹¶é€šè¿‡æ€»ä½“å¸ƒçº¿å™¨æŒ‡å®šGRCä»¥è¿æ¥çº¿ç½‘ã€‚ç”±ç½‘æ ¼çº¿åŠå…¶äº¤ç‚¹æ‰€æ„æˆçš„å›¾çš„å¯¹å¶å›¾ç§°ä¸ºæ€»ä½“å¸ƒçº¿å›¾ã€‚ (6)å±€éƒ¨çº¿ç½‘:è‹¥ä¸€ä¸ªçº¿ç½‘æ‰€éœ€è¦è¿æ¥çš„æ‰€æœ‰å¼•è„šå‡åœ¨åŒä¸€ä¸ªGRCä¸­,åˆ™ç§°è¯¥çº¿ç½‘ä¸ºå±€éƒ¨çº¿ç½‘ã€‚ (7)å…¨å±€çº¿ç½‘:è‹¥ä¸€ä¸ªçº¿ç½‘æ‰€éœ€è¦è¿æ¥çš„éƒ¨åˆ†æˆ–å…¨éƒ¨å¼•è„šåˆ†å¸ƒåœ¨ä¸åŒGRCä¸­,åˆ™ç§°è¯¥çº¿ç½‘ä¸ºå…¨å±€çº¿ç½‘ã€‚ (8)è®¾è®¡è§„åˆ™çº¦æŸ:ç›®å‰å¸ƒçº¿é—®é¢˜ä¸­å­˜åœ¨ä¸€äº›åŸºæœ¬è®¾è®¡è§„åˆ™çº¦æŸ(DesignRules Constraint,DRC)è¿åæƒ…å†µ,åŒ…æ‹¬å¼€è·¯ã€çŸ­è·¯ã€ç›¸é‚»é‡‘å±çº¿çš„é—´è·ä¸è¶³ç­‰ã€‚ (9)3Dæ€»ä½“å¸ƒçº¿å’Œ2.5Dæ€»ä½“å¸ƒçº¿:å¤šå±‚æ€»ä½“å¸ƒçº¿ç±»å‹åˆ†ä¸º3Då’Œ 2.5D æ€»ä½“å¸ƒçº¿ä¸¤ç§ã€‚ â‘  3Dæ€»ä½“å¸ƒçº¿:å¯¹äºå¤šå±‚å¸ƒçº¿,é‡‡ç”¨3Då¸ƒçº¿ç›´æ¥åœ¨ç«‹ä½“çš„æ€»ä½“å¸ƒçº¿å›¾è¿›è¡Œå¸ƒçº¿,è¿™æ ·å¾—åˆ°çš„æ€»ä½“å¸ƒçº¿æ–¹æ¡ˆè™½ç„¶æ¯”2.5Dæ¥å¾—æ›´å‡†ç¡®ä¸”èƒ½å–å¾—å¤šä¸ªæ›´å¥½çš„æ€§èƒ½æŒ‡æ ‡,ä½†ä¼šå¸¦æ¥å·¨å¤§çš„æ—¶é—´å’Œç©ºé—´å¤æ‚åº¦ã€‚ç”±äºEDAè®¾è®¡çš„åŸåˆ™æ˜¯ç®€å•ã€å¿«é€Ÿã€åˆç†,æ‰€ä»¥3Då¸ƒçº¿çš„ç ”ç©¶ä¸èƒ½ä»¤äººååˆ†æ»¡æ„ã€‚ â‘¡ 2.5Dæ€»ä½“å¸ƒçº¿:æ˜¯å°†å¤šå±‚å¸ƒçº¿ä¸­å„å±‚çš„å¸ƒçº¿èµ„æºã€å¼•è„šç­‰æ˜ å°„åˆ°å¹³é¢ä¸Šï¼Œå°†3Då¸ƒçº¿è½¬åŒ–æˆå¹³é¢å¸ƒçº¿,è¿™æ ·è¿›è¡Œå¹³é¢æ€»ä½“å¸ƒçº¿å¯å‡å°‘æ—¶é—´ç©ºé—´å¤æ‚åº¦,åœ¨å¹³é¢ä¸Šå®Œæˆæ€»ä½“å¸ƒçº¿å,å†é€šè¿‡å±‚åˆ†é…å°†å¸ƒçº¿ç»“æœè¿˜åŸåˆ°3Då¸ƒçº¿,åŒæ—¶ç»´æŒå¹³é¢å¸ƒçº¿è·å¾—çš„æº¢å‡ºæ•°ä¸”ä¼˜åŒ–é€šå­”æ•°ã€‚\næ ‡å‡† # LEF # lefdefref.pdf (ispd.cc)\nTools # Glogal Router # CUGR # CUGR is a detailed routability-driven global router and its solution quality is solely determined by the final detailed routing results\nDAC paper\ngithub\nDetail Router # Tritonroute # from openRoad\nincluding pin access analysis, track assignment, initial detailed routing, search and repair, and a DRC engine.\ngithub\nå½“å‰ç ”ç©¶æ–¹æ³• # ç»“åˆAIï¼šæ¯”å¦‚ä½¿ç”¨AIæ¨¡å‹é¢„æµ‹æ‹¥å¡ç‡ï¼Œåœ¨é¡ºåºå¸ƒçº¿æ—©æœŸé˜¶æ®µå‡å°‘æ‹¥å¡ï¼Œé™ä½æ—¶é—´ã€‚æ¯”å¦‚åˆ©ç”¨å¼ºåŒ–å­¦ä¹ ï¼Œè‡ªè¡Œå­¦ä¹ èµ°çº¿è¿‡ç¨‹ã€‚\nå¸ƒçº¿-æ‹†çº¿ï¼šæœ‰ç‚¹ç±»ä¼¼å¯¹æŠ—ç”Ÿæˆç½‘ç»œ**(GAN)**æ€æƒ³ã€‚Alpha-PD-Routeræœ‰ä¸¤ä¸ªç©å®¶ï¼Œå¸ƒçº¿å™¨ï¼ˆrouterï¼‰å’Œæ‹†çº¿å™¨ï¼ˆcleanerï¼‰ã€‚å¸ƒçº¿å™¨ä»¥æ€»çº¿é•¿ä¸ºç›®æ ‡å¸ƒçº¿ï¼Œè€Œæ‹†çº¿å™¨åˆ™æ‹†çº¿é‡å¸ƒï¼Œä»¥ä½¿å¸ƒçº¿å™¨å¸ƒçº¿æ›´å®¹æ˜“ä¸ºç›®æ ‡ï¼Œå¦‚æ­¤å¾€å¤ä¸‹å»ã€‚\nç›¸å…³ç«èµ› # [ISPD24 Contest: GPU/ML-Enhanced Large Scale Global Routing | ISPD24_contest (liangrj2014.github.io)]( https://liangrj2014.github.io/ISPD24_contest/#:~:text=Global routing is a critical component)\n[ISPD 2008 Global Routing Contest]( https://www.ispd.cc/contests/08/ispd08rc.html#:~:text=Continuing the tradition of spirited competition,)\n[ISPD 2007 Global Routing Contest]( https://ispd.cc/contests/07/contest.html#:~:text=Continuing the tradition of spirited competition,)\n[Initial Detailed Routing Contest at ISPD 2018]( https://www.ispd.cc/contests/18/#:~:text=This proposed contest focuses on the)\n[Initial Detailed Routing Contest at ISPD 2019]( https://ispd.cc/contests/19/#:~:text=Detailed routing can be divided into)\nè¯„ä»·æ ‡å‡† Connectivity constraints LEF routing rules Routing preference metrics å‚è€ƒ # å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç®—æ³•è®¾è®¡ç®€ä»‹ - çŸ¥ä¹ (zhihu.com)\nè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç®—æ³•ç»¼è¿° (sciengine.com)\néæ›¼å“ˆé¡¿ç»“æ„ä¸‹è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç†è®ºä¸ç®—æ³•-ç›®å½•ï¼Œç¬¬ä¸€ç« ç»ªè®º\néæ›¼å“ˆé¡¿ç»“æ„ä¸‹è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿ç†è®ºä¸ç®—æ³•-ç¬¬ä¸‰ç« Xç»“æ„Steineræœ€å°æ ‘ç®—æ³•\nè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿è®¾è®¡ç†è®ºä¸ç®—æ³•-ç›®å½•ï¼Œç¬¬ä¸€ç« ç»ªè®º\nè¶…å¤§è§„æ¨¡é›†æˆç”µè·¯å¸ƒçº¿è®¾è®¡ç†è®ºä¸ç®—æ³•\n"},{"id":18,"href":"/zh/docs/Digtal/Routing/routing2/","title":"Routing2","section":"Physical design","content":" ç®€ä»‹ # GR \u0026amp; DR # Routing is a critical yet complex phase in the implementation process of integrated circuits (ICs), often necessitating considerable time and effort. Given its complexity, the routing process is typically divided into two stages: global routing and detailed routing. Global routing, the initial stage, establishes coarse-grained wire paths for signal nets, thereby providing valuable guidance for the subsequent detailed routing stage, enhancing its efficiency. Detailed routing, on the other hand, focuses on identifying valid physical paths, primarily within the routing guides set by global routing, while taking into account design rule constraints\nRouting is usually divided into global routing (GR) and detailed routing (DR) â€“citeâ€“\u0026gt; C. J. Alpert, D. P. Mehta, and S. S. Sapatnekar, Handbook of Algorithms for Physical Design Automation. CRC press, 2008. Routing is usually divided into global routing (GR) and detailed routing (DR) [2]. Global routing serves as a fast routing planning to generate guidance for detailed routing to reduce the search space of each net. Detailed routing then takes the guidance as input and finishes the physical wiring to connect pins in each net. Global routing is also used for routability estimation at early design stages like placement [3â€“9]. With growing design scales and complexity, it becomes increasingly challenging for global routing to resolve routing overflow within a short time. Therefore, the quality and efficiency of global routing is critical to design closure, as it impacts both its proceeding and succeeding design stages.\nbackground # è¾“å…¥ # è¾“å‡º # ä¼˜åŒ–æŒ‡æ ‡ # çº¦æŸ # çº¿ç½‘è¿æ¥æ­£ç¡®æ€§ å¸ƒçº¿éšœç¢ ç‰ˆå›¾è®¾è®¡è§„åˆ™ ï¼šé‡‘å±çº¿çš„æœ€å°å®½åº¦ï¼ˆmin-widthï¼‰ï¼›é‡‘å±çº¿é—´åŠé‡‘å±çº¿ä¸å¸ƒçº¿éšœç¢é—´çš„æœ€å°çº¿é—´è·ï¼ˆmin-spacingï¼‰ï¼›ä¸€æ¡é‡‘å±çº¿çš„æœ€å°é¢ç§¯ï¼ˆmin-areaï¼‰ï¼Œå½“é‡‘å±çº¿çš„å®½åº¦å›ºå®šä¸ºæœ€å°å®½åº¦æ—¶ ï¼Œæœ€å°é¢ç§¯çº¦æŸä¹Ÿè¢«ç§°ä½œæœ€å°é•¿åº¦çº¦æŸ Global Router # æ¦‚å¿µ # ç”šè‡³ä¸éœ€è¦è€ƒè™‘å¤§éƒ¨åˆ†å‡ ä½•çº§é—®é¢˜ ï¼Œå…¶å¸ƒçº¿æ¨¡å‹çš„å»ºæ¨¡è¾ƒä¸ºç®€å• ï¼Œå³ä½¿åœ¨å…·æœ‰æ•°ä»¥ä¸‡è®¡çš„åŒºåŸŸçš„èŠ¯ç‰‡ç‰ˆå›¾ä¸Šå¸ƒçº¿ï¼Œä¹Ÿåªäº§ç”Ÿè¾ƒä½çš„æ—¶é—´å¼€é”€\nroutes every net with only two pins under design constraints turns out to be an NP-complete problem â€“citeâ€“\u0026gt; M. Kramer and J. Van Leeuwen. The complexity of wirerouting and finding minimum area layouts for arbitrary vlsi circuits. Adv. Comput. Res, 2:129â€“146, 1984 term # net order: ä¸²è¡Œ\nOF: over flow\nconjointlyï¼š å¹¶è¡Œ\nguide: åœ¨GRä¸­å°±æ˜¯å¸ƒçº¿é€šè·¯ï¼ŒGRæœ€ç»ˆçš„è¾“å‡ºç»“æœ\npreferred routing direction : æ¯”å¦‚ç¬¬ä¸€å±‚æ°´å¹³ä¼˜å…ˆï¼Œç¬¬äºŒå±‚å‚ç›´ä¼˜å…ˆ\nchallenge # advance GR are GPU-Accelerate-based nowï¼Œmain challenge are:\nGPU memory is limited This requires memory-efficient solutions that can minimize CPU-GPU communication while maximizing GPU utilization large designs have more nets with bigger routing graphs, providing many new parallelization opportunities that are not yet explored æŠ€æœ¯æ–¹å‘ # DP base-layer assignment\nCUGR, InstantGR start use GPU accelarate RL-based\nslow ç†è®ºä¸ŠDRVä¼šå¾ˆå° generative model\nsuch as: CNN-based, PRNet, Hub Router Actually, global routing is a combinatorial problem and can be formulated as a 0-1 integer linear programming (0-1 ILP) problem it is still NP-complete å¦ä¸€ç§åˆ†ç±»ï¼šæ¥è‡ª HeLEM-GR\ngrid models\n2D\nMany routers such as FastRoute 4.0 [10], BoxRouter 2.0 [11], NCTU-GR 2.0 [12], and SPRoute 2.0 [13] are based on 2D grids (a.k.a 2D routers), which perform layer assignment after routing all nets on the 2D space\n3D\nOther routers such as FGR [14] and CUGR [15] try to directly route on 3D grids to simultaneously determine the routing paths and layers for each net\nhybrid\ngenerates initial routing results on 2D grids and then refines it on 3D grids. TritonRoute-WXL routing kernels\nLeeâ€™s algorithm [17] is the basic maze routing kernel in many routers, but it is very time-consuming. routing schemes\né—®é¢˜å»ºæ¨¡ # 3d method:\n2D method:\ngcell å®šä¹‰åœ¨.def æ–‡ä»¶ä¸­\nè¾“å…¥\nè¾“å‡º\nçº¦æŸ\nä¼˜åŒ–æŒ‡æ ‡\nå…¨å±€å¸ƒçº¿è¦åœ¨ç»™å®šå¸ƒçº¿èµ„æºçš„æƒ…å†µä¸‹ ï¼Œä¼˜åŒ–çº¿é•¿ã€é€šå­”æ•°åŠå…³é”®çº¿ç½‘æ—¶å»¶ç­‰ç›®æ ‡å‡½æ•°\nçº¿é•¿ã€é€šå­”æ•°ã€æº¢å‡ºæ•°é‡ã€è¿è¡Œæ—¶é—´\nFasterRoute4.1 in OpenROAD # ç»“æ„ # fastroute # FastRouteCore # vector\u0026lt;FrNet*\u0026gt; nets_; vector\u0026lt;StTree\u0026gt; sttrees_; // the Steiner trees run() gen_brk_RSMT() for (const int\u0026amp; netID : net_ids_) rsmt = stt_builder_-\u0026gt;makeSteinerTree(â€¦) Tree tree = pdr::primDijkstra(x, y, drvr_index, alpha, logger_); flute_-\u0026gt;flutes(x, y, s, accuracy) steinerTreeVisualization getOverflow2Dmaze() getOverflow2Dmaze fluteNormal(rsmt) layerAssignment() StTreeVisualization()//2d or 3d getOverflow2D routeLAll convertToMazeroute // debug mode Rectilinear Steiner Tree before overflow iterations SteinerTreeBuilder # FrNet # odb::dbNet* db_net_;\nvector\u0026lt;int\u0026gt; pin_x_;\nvector\u0026lt;int\u0026gt; pin_y_;\nvector\u0026lt;int\u0026gt; pin_l_;//layer\nfloat slack_;\nstd::unique_ptr\u0026lt;std::vector\u0026lt;int\u0026gt;\u0026gt; edge_cost_per_layer_;\nvoid addPin(int x, int y, int layer)\nStTree # vector\u0026lt;TreeNode\u0026gt; nodes // The nodes (pin and Steiner nodes) in the tree. vector\u0026lt;TreeEdge\u0026gt; edges TreeNode # int16_t x, y; // position in the grid graph int nbr[3]; // three neighbors int edge[3]; // three adjacent edges TreeEdge # stt # Flute # initLUTï¼ˆï¼‰\nä¸»è¦æ˜¯è¯»å–.datæ–‡ä»¶ flute()\nflutes()\nflutes_RDP flutes_ALLD SteinerTreeBuilder # unique_ptr\u0026lt;flt::Flute\u0026gt; flute_ Tree # int deg; // degreeStTree int length; // total wirelength vector\u0026lt;Branch\u0026gt; branch; // array of tree branches void printTree(utl::Logger* logger) const; int branchCount() const { return branch.size(); } Branch # int x, y; // starting point of the branch int n; // index of neighbor odb # dbNet pdr # Tree primDijkstra(const vector\u0026amp; x,const vector\u0026amp; y, const int driver_index, const float alpha, Logger* logger) ListGraph graph get_nearest_neighbors buildSpanningTree steinerize makeTree makeTreeRecursive lemon # ListGraph # CUGR # cuhk-eda/cu-gr: CUGR, VLSI Global Routing Tool Developed by CUHK\ninstall # #è¿˜æ˜¯åœ¨dockerè·‘æŠŠï¼ŒæœåŠ¡å™¨ä¸Šçš„boostç‰ˆæœ¬æ€»æ˜¯æä¸å¥½ã€‚ã€‚ã€‚ apt update apt install git apt install vim apt install build-essential apt install -y build-essential gcc g++ apt install cmake apt install -y libboost-all-dev curl -O https://repo.anaconda.com/miniconda/Miniconda3-latest-Linux-x86_64.sh #yes, opt/miniconda3, yes source ~/.bashrc git clone https://github.com/cuhk-eda/cu-gr cd cu-gr scripts/build.py -o release æŠ¥é”™ï¼š\nCMake Error at /usr/local/lib/cmake/Boost-1.80.0/BoostConfig.cmake:141 (find_package): Could not find a configuration file for package \u0026ldquo;boost_filesystem\u0026rdquo; that exactly matches requested version \u0026ldquo;1.80.0\u0026rdquo;.\nThe following configuration files were considered but not accepted:\n/usr/lib/x86_64-linux-gnu/cmake/boost_filesystem-1.74.0/boost_filesystem-config.cmake, version: 1.74.0 /lib/x86_64-linux-gnu/cmake/boost_filesystem-1.74.0/boost_filesystem-config.cmake, version: 1.74.0\nCall Stack (most recent call first): /usr/local/lib/cmake/Boost-1.80.0/BoostConfig.cmake:262 (boost_find_component) /usr/local/share/cmake-3.24/Modules/FindBoost.cmake:594 (find_package) CMakeLists.txt:39 (find_package)\nfix:\nå¯ä»¥ä½¿ç”¨ä»¥ä¸‹å‘½ä»¤æ¥æŸ¥çœ‹ç³»ç»Ÿä¸Šå®‰è£…çš„ Boost ç‰ˆæœ¬ï¼š\ndpkg-query -s libboost-all-dev | grep Version # å¯¹äº Debian/Ubuntu ç³»ç»Ÿ\r#å¦‚æœæ‚¨å·²ç»å®‰è£…äº† Boost 1.74.0ï¼Œåˆ™éœ€è¦å‡çº§åˆ° Boost 1.80.0 ç‰ˆæœ¬ã€‚\rtar -xvf boost_1_80_0.tar.bz2\rcd boost_1_80_0\r./bootstrap.sh\r./b2\rsudo ./b2 install\rcmake -DBOOST_ROOT =/usr/local/ æŠ¥é”™ï¼š\nCMake Error: Invalid value used with \u0026ndash;target Usage: cmake \u0026ndash;build [options] [\u0026ndash; [native-options]] cmake \u0026ndash;build \u0026ndash;preset [options] [\u0026ndash; [native-options]] Options:\n= Project binary directory to be built.\r--preset , --preset=\r= Specify a build preset.\r--list-presets\r= List available build presets.\r--parallel [], -j []\r= Build in parallel using the given number of jobs.\rIf is omitted the native build tool's\rdefault number is used.\rThe CMAKE_BUILD_PARALLEL_LEVEL environment variable\rspecifies a default parallel level when this option\ris not given.\r--target ..., -t ...\r= Build instead of default targets.\r--config = For multi-configuration tools, choose .\r--clean-first = Build target 'clean' first, then build.\r(To clean only, use --target 'clean'.)\r--resolve-package-references={on|only|off}\r= Restore/resolve package references during build.\r--verbose, -v = Enable verbose output - if supported - including\rthe build commands to be executed.\r-- = Pass remaining options to the native tool.\rcmake --build build --target -- -j 6\rfix:\nscripts/build.py -o release -t iccad19gr#cu-gr, github å†™çš„æœ‰é—®é¢˜ scripts/build.py -o release -t route#cu-gr2 run # æŒ‰ç…§ä»–è¯´çš„ï¼Œä¸è¿‡è¦è‡ªå·±æŠŠiccad19çš„benchmarkæ”¾åˆ°toys/iccad2019c/ä¸‹\nFastRoute # install # #in a new ubuntu:22.04 container apt install build-essential apt install gcc apt install libboost-all-dev apt install cmake apt install tcl-dev apt install swig apt install git apt install bison apt install flex git clone --recursive https://github.com/The-OpenROAD-Project/FastRoute4-lefdef cd FastRoute/ cmake . make PARALLEL=nthreads debug # /root/FastRoute-master/third_party/OpenDB/include/opendb/ZInterface.h:38:10: fatal error: tcl.h: No such file or directory 38 | #include \u0026lt;tcl.h\u0026gt; | ^~~~~~~ compilation terminated.\n#cmake ä¸­åŠ ä¸Šä»¥ä¸‹ä¸¤å¥ include_directories(/usr/include/tcl8.6) link_directories(/usr/lib) CUGR 2.0 # InstantGR # model # database # layer db::net database_cuda # cudb::net flute.hpp # readLUT robin_hood.h # ä¸€ä¸ªé«˜æ€§èƒ½çš„å“ˆå¸Œè¡¨å®ç°åº“ å¼€æº è¿™ä¸ªåº“åœ¨é«˜æ€§èƒ½è®¡ç®—åœºæ™¯ï¼ˆå¦‚æœ¬é¡¹ç›®çš„é›†æˆç”µè·¯å¸ƒçº¿ï¼‰ä¸­ç‰¹åˆ«æœ‰ç”¨ï¼Œå› ä¸ºå®ƒèƒ½æä¾›æ›´å¿«çš„æŸ¥æ‰¾å’Œæ’å…¥æ“ä½œï¼ŒåŒæ—¶ä¿æŒè¾ƒä½çš„å†…å­˜å ç”¨ã€‚ ä¸»è¦ä¼˜åŠ¿ï¼š æ¯”æ ‡å‡†åº“çš„ std::unordered_map æ€§èƒ½æ›´å¥½ å†…å­˜ä½¿ç”¨æ›´é«˜æ•ˆ ç¼“å­˜å‹å¥½çš„è®¾è®¡ å¼€æ”¾å¯»å€æ³•è§£å†³å†²çª æ”¯æŒå¼‚æ„æŸ¥æ‰¾ flow # å¼€å¯æ—¶é’Ÿ\nprogram_start = std::chrono::high_resolution_clock::now();\nread input files\nread()\nè¾“å…¥ï¼š cap_file_name[]: å®¹é‡æ–‡ä»¶çš„è·¯å¾„\nnet_file_name[]: ç½‘ç»œæ–‡ä»¶çš„è·¯å¾„\nè¾“å‡ºï¼š ä»£ç å°†è¯»å–çš„æ•°æ®å­˜å‚¨åœ¨ç±»çš„æˆå‘˜å˜é‡ä¸­ï¼š\nlayers[]: å­˜å‚¨æ¯å±‚çš„ä¿¡æ¯\ncapacity[][][]: 3Dæ•°ç»„å­˜å‚¨å®¹é‡ä¿¡æ¯\nnets: å­˜å‚¨æ‰€æœ‰ç½‘ç»œä¿¡æ¯\nå…¶ä»–ç›¸å…³çš„ç½‘æ ¼å’Œåæ ‡æ˜ å°„ä¿¡æ¯\nreadLUT(\u0026quot;POWV9.dat\u0026quot;, \u0026quot;POST9.dat\u0026quot;)\nbuild_cuda_database() cudaç›¸å…³å˜é‡åˆå§‹åŒ–\nå…ˆå¤„ç†å•pinçš„netï¼ˆæœ‰ä¸€äº›ä¸¤ä¸ªpiné‡å ï¼ŒäºŒç»´å˜æˆå•ä¸ªpinï¼‰\nè®¾ç½®ä¸¤ä¸ªæ ¸å‡½æ•°cudaå…±äº«å†…å­˜å¤§å°\ncudaFuncSetAttribute\nå…·ä½“æœ‰ä»€ä¹ˆç”¨ï¼Ÿ\nå¯¹éå•Pinçš„net(nets2route)è¿›è¡ŒFLUTEå»ºç«‹MSRT\nFLUTE:\nnet.construct_rsmt() my_flute(unordered_set \u0026amp;pos)` flute::flute(cnt, x.data(), y.data(), 3); æœ€åå¤„ç†å¾—åˆ°æ°´å¹³å’Œå‚ç›´segments\nsort, å¯¹éå•Pinçš„net(nets2route)è¿›è¡Œæ ¹æ®hpwlä»å°åˆ°å¤§æ’åº\ngenerate_batches_rsmt(nets2route)\nsort, å¯¹æ¯ä¸ªbatchæ ¹æ®netæ•°é‡ä»å°åˆ°å¤§æ’åº //è¿™ä¸ªæœ‰ä»€ä¹ˆç”¨ï¼Ÿ\nå¯ä»¥é—®é—®\næ ¹æ®sortåçš„batchesï¼Œé‡æ–°å¯¹æ¯ä¸ªnetä¾æ¬¡æ’åˆ—åˆ°nets2route\nDFSè·å–DAGå›¾ï¼šRouting DAG,\nå¾—åˆ°ä¸€ä¸ªsegmentæ’åº\nå¯¹æ¯ä¸€ä¸ªbatch, å¼€å¯L_shape\nLshape_route_cuda\u0026lt;\u0026lt;\u0026lt;BLOCK_NUM(batches[i].size()), THREAD_NUM\u0026gt;\u0026gt;\u0026gt; (batches[i].size(), batch_cnt_sum[i], node_cnt_sum, nodes, par_nodes, dist, from, layer_range, global_timestamp);\ninstall # compile directly\ndebug # contest # ISPD 07 # ISPD 08 # ICCAD 19 Contest Problem C: GR use Real world design and evaluate by DRouter # 2019 CAD Contest @ ICCAD\nä¹Ÿç»™äº†åç«¯è¯¦ç»†å¸ƒçº¿å™¨DrCu,å’Œç”¨äºè¯„ä¼°ç»“æœçš„è„šæœ¬\nç”¨çš„ ISPD2018/19 çš„æ•°æ®\nè¾“å…¥ï¼š\nè¾“å‡ºï¼š\nispd24çš„æ¯”èµ›æ˜¯è¦viaçš„\nevaluate:\nISPDâ€™24 Contest: GPU/ML-Enhanced Large Scale Global Routing Contest # background:\ndata\nevaluateï¼š\nå’Œ ICCAD19 å¾ˆåƒ\nscale è¶Šå¤§æƒé‡è¶Šå¤§\né™åˆ¶ï¼š\næœ€å¥½ç»“æœï¼š\nè¶Šå°è¶Šå¥½\ndesign WL cost via cost overflow cost raw score runtime /s median runtime /s scaled score Ariane133_51 9335109 3060400 10369862 22765372 4 11 22100882 Ariane133_68 9443754 2981836 7825647 20251238 8 12 20014313 BlackParrot 58347098 19740536 35450029 113537664 27 70.5 110393434 Nvdla 21345766 4630872 23933347 49909986 4 20 47592238 MemPool-Tile 8407884 3425828 3569040 15402753 3 10 14867672 MemPool-Group 262817992 76146200 70345580 409309772 81 375 391210938 MemPool-Cluster 1094650057 268335040 300359611 1663344708 478 2048 1593513066 Tera-Cluster 12190406272 1542639724 6705414754 20438460750 4310 4584 20402113329 issue:\nISPD25 Contest: Performance-Driven Large Scale Global Routing # Background # ISPD2024 ç«èµ›è™½ç„¶ç®€åŒ–çš„è¾“å…¥/è¾“å‡ºæ ¼å¼å’Œè¯„ä¼°æŒ‡æ ‡æé«˜äº†æ¥è‡ªä¸åŒèƒŒæ™¯çš„å‚ä¸è€…å¯¹æ¯”èµ›çš„å¯è®¿é—®æ€§ï¼Œä½†å®ƒä»¬å¯èƒ½ä¼šåœ¨æ€§èƒ½å»ºæ¨¡ä¸­å¼•å…¥ä¸å‡†ç¡®æ€§ã€‚ISPD2024 ç«èµ›ä¸­ä½¿ç”¨çš„è¾“å…¥æ–‡ä»¶ ç¼ºå°‘æ—¶åºå’ŒåŠŸç‡ä¿¡æ¯ã€‚ä»…åŸºäºå¸¦å®½å’Œè·¯ç”±æº¢å‡ºçš„æŒ‡æ ‡ä¸èƒ½å‡†ç¡®åœ°æ¨¡æ‹Ÿå®šæ—¶æ€§èƒ½å’ŒåŠŸè€—ã€‚ä¾‹å¦‚ï¼Œæœ€å°åŒ–æ€»é•¿åº¦å¹¶ä¸ä¸€å®šä¼šå‡å°‘æ—¶é—´å…³é”®è·¯å¾„ä¸Šçš„å»¶è¿Ÿã€‚Wires on different metal layers exhibit varying resistance, resulting in different delays and power consumption. Additionally, the impact of vias on delays is difficult to model with simple metrics. Inter-wire coupling capacitance can also cause significant discrepancies between actual and nominal timing responses and power consumption\nProblem Formulation # In global routing, a 3D routing space is defined using global routing cells (GCells), created by a regular grid of horizontal and vertical lines. This configuration results in the formation of a grid graph where each GCell is treated as a vertex and edges connect adjacent GCells within the same layer (GCell edges) or between GCells in neighboring layers (via edges). The global router needs to establish a concrete path for each net within the grid graph and optimize the routability, timing and power.\nFor each testcase, the global router starts with a placed design, and generates a global routing solution. The global routing solution is evaluated by OpenROAD, which reports timing, power, and routing congestion. Additionally, the runtime and memory efficiency of the global router are critical factors.\næ–‡ä»¶ # è¾“å…¥\nFor each testcase, two sets of input files are provided: industry-standard files and simplified files.\nThe industry-standard files include DEF, LEF, LIB, and SDC files. The DEF file contains definitions for CORE, ROW, TRACKS, and GCELLGRID, along with placed COMPONENTS and unrouted NETS. Similar to the ICCAD2019 global routing contest, GCells are specified using the definition from the DEF GCELLGRID section. The LEF file includes MACRO definitions and technology information. The LIB files offer timing and power data for library cells, while the SDC files provide timing constraints. These files serve as the raw input, allowing contestants to perform the most accurate routing resource and performance modeling.\nFor each circuit, we also provide a set of simplified input files, which include a routing resource file (with a .cap extension) and a net information file (with a .net extension). The routing resource file follows the same format as used in the ISPD2024 contest, while the net information file is an extended version of the one used in ISPD2024. The routing resource file offers a detailed representation of the GCell grid graph and its available routing resources. The net information file provides the access points for all the pins within each net, along with the pin names and pre-routing stage slack estimates. These slack estimates provide a rough timing view of the circuit and enable contestants to perform net-based timing optimization. The simplified input files enable contestants to quickly engage with the contest and facilitate framing global routing challenges as mathematical optimization problems.\nè¾“å‡º é•œåƒä½¿ç”¨ï¼š\ndocker run -it ispd25:latest /bin/bash\t#å¯åŠ¨ Detail Router # æ¦‚å¿µ # é—®é¢˜å»ºæ¨¡ # Contest # ISPD-2018 # ISPD-2019 # ç®—æ³• # æœ€å°æ ‘ç®—æ³• # çŸ© å½¢ æœ€ å° æ–¯ å¦ çº³ æ ‘ï¼ˆrectilinear steiner minimal treeï¼ŒRSMTï¼‰ ä¸€èˆ¬ä¼šå…ˆåŸºäº Pin ç”Ÿæˆæœ€å°æ ‘ï¼Œåˆ†è§£æœ€å°æ ‘ä¸º 2-Pin(ä¸¤ç«¯å£) wire ç„¶åå†è¿›è¡Œåç»­å¤„ç†\nRSMT å’Œ RMST çš„åŒºåˆ«\nåœ¨å›¾è®ºå’Œè®¡ç®—å‡ ä½•ä¸­ï¼ŒRSMTï¼ˆRectilinear Steiner Minimum Treeï¼‰å’Œ RMSTï¼ˆRectilinear Minimum Spanning Treeï¼‰æ˜¯ä¸¤ç§ä¸åŒçš„æ ‘ç»“æ„ï¼Œä¸»è¦ç”¨äºè§£å†³ä¸åŒç±»å‹çš„æœ€å°æ ‘é—®é¢˜ã€‚ä»¥ä¸‹æ˜¯å®ƒä»¬ä¹‹é—´çš„ä¸»è¦åŒºåˆ«ï¼š\n1. å®šä¹‰ # RSMTï¼ˆRectilinear Steiner Minimum Treeï¼‰ RSMT æ˜¯ä¸€ç§æœ€å°ç”Ÿæˆæ ‘ï¼Œå…è®¸åœ¨æ ‘ä¸­æ·»åŠ é¢å¤–çš„ç‚¹ï¼ˆç§°ä¸º Steiner ç‚¹ï¼‰ï¼Œä»¥å‡å°‘è¿æ¥ç»™å®šç»ˆç«¯ï¼ˆèŠ‚ç‚¹ï¼‰æ‰€éœ€çš„æ€»è¾¹é•¿ã€‚RSMT çš„ç›®æ ‡æ˜¯æœ€å°åŒ–è¿æ¥æ‰€æœ‰ç»ˆç«¯çš„æ€»è·¯å¾„é•¿åº¦ï¼Œä½¿ç”¨çš„æ˜¯çŸ©å½¢è·ç¦»ï¼ˆL1 è·ç¦»æˆ–æ›¼å“ˆé¡¿è·ç¦»ï¼‰ã€‚ RMSTï¼ˆRectilinear Minimum Spanning Treeï¼‰ RMST æ˜¯ä¸€ç§æœ€å°ç”Ÿæˆæ ‘ï¼Œè¿æ¥ç»™å®šçš„ç»ˆç«¯èŠ‚ç‚¹ï¼Œä½†ä¸å…è®¸æ·»åŠ é¢å¤–çš„ç‚¹ã€‚RMST çš„ç›®æ ‡æ˜¯æ‰¾åˆ°è¿æ¥æ‰€æœ‰ç»ˆç«¯çš„æœ€å°è¾¹é•¿æ ‘ï¼ŒåŒæ ·ä½¿ç”¨çŸ©å½¢è·ç¦»ã€‚ 2. é¢å¤–ç‚¹çš„ä½¿ç”¨ # RSMT å…è®¸åœ¨æ ‘ä¸­æ·»åŠ é¢å¤–çš„ Steiner ç‚¹ï¼Œè¿™äº›ç‚¹å¯ä»¥å¸®åŠ©ä¼˜åŒ–è·¯å¾„ï¼Œå‡å°‘æ€»è¾¹é•¿ã€‚ RMST ä»…ä½¿ç”¨ç»™å®šçš„ç»ˆç«¯èŠ‚ç‚¹ï¼Œä¸å…è®¸æ·»åŠ é¢å¤–çš„ç‚¹ï¼Œå› æ­¤å¯èƒ½ä¼šå¯¼è‡´è¾ƒé•¿çš„è¿æ¥è·¯å¾„ã€‚ 3. åº”ç”¨åœºæ™¯ # RSMT é€šå¸¸ç”¨äºæ›´å¤æ‚çš„ç½‘ç»œè®¾è®¡é—®é¢˜ï¼Œä¾‹å¦‚ VLSI è®¾è®¡å’Œç”µè·¯å¸ƒå±€ï¼Œå…¶ä¸­éœ€è¦ä¼˜åŒ–è¿æ¥ä»¥å‡å°‘å¸ƒçº¿é•¿åº¦å’Œæé«˜æ•ˆç‡ã€‚ RMST æ›´å¸¸ç”¨äºç®€å•çš„ç½‘ç»œè¿æ¥é—®é¢˜ï¼Œé€‚ç”¨äºéœ€è¦åœ¨ç»™å®šèŠ‚ç‚¹ä¹‹é—´å»ºç«‹æœ€å°è¿æ¥çš„åœºæ™¯ã€‚ 4. è®¡ç®—å¤æ‚æ€§ # è®¡ç®— RSMT é€šå¸¸æ¯” RMST æ›´å¤æ‚ï¼Œå› ä¸ºéœ€è¦è€ƒè™‘å¦‚ä½•æœ‰æ•ˆåœ°é€‰æ‹© Steiner ç‚¹ä»¥ä¼˜åŒ–æ ‘çš„ç»“æ„ã€‚ RMST çš„è®¡ç®—ç›¸å¯¹ç®€å•ï¼Œå› ä¸ºåªéœ€è¿æ¥ç»™å®šçš„ç»ˆç«¯èŠ‚ç‚¹ã€‚ ç›¸å…³æ–‡çŒ®\nFLUTE # ä»‹ç» # é—®é¢˜é˜è¿°\nä¸€ä¸ªå¸¸è§çš„steiner treeç®—æ³• 9ç«¯æœ€å¿«ï¼Œ9ç«¯ä¸€æ ·ä¹Ÿæ˜¯æ¬¡ä¼˜è§£ åŸºäºæŸ¥æ‰¾è¡¨ è¯ç”Ÿä¸2004 ICCAD, ISPD 05 å’Œ TCAD 07 æœ‰ç›¸å…³ä¼˜åŒ– ç‰ˆæœ¬ä¿¡æ¯\nåŸºæœ¬å®šä¹‰ # Degree\nDegree of a net is the number of pins in it\nHanan grid\nåªè€ƒè™‘èŠ‚ç‚¹æ˜¯4ä¸ªæ–¹å‘\nWL\nPOWV\nä½¿ç”¨WVçš„å¥½å¤„\nposition sequence\nyæ–¹å‘æ˜¯1~4\nposition sequenceä»x=0å¼€å§‹æ•°\nflow # POWVs Generation ï¼š boundary compaction # Net Breaking for High degree Net\nFor nets with degree \u0026gt; D, recursively break net until degree \u0026lt;= D\nç¬¬ä¸€æ­¥\næŸ¥çœ‹æ»¡è¶³1ï¼Œ3è±¡é™ æˆ–è€…2ï¼Œ4è±¡é™çš„æƒ…å†µ\nè¿˜ä¸èƒ½æ‹†æˆ9degreeä»¥ä¸‹çš„è¯ï¼Œä½¿ç”¨Net Breaking Heuristicï¼š\nA score for each direction and each pinï¼š\nfor Pin_r in Net:\nS1:\nS2:\nS3:\nS4:\nAccuracy Control Scheme # æ–‡ä»¶ä»‹ç» # flute.[ch]\næŸ¥æ‰¾è¡¨\nPOWV9.dat \u0026ndash; The lookup-table of optimal POWVs up to degree 9. POST9.dat \u0026ndash; The lookup-table for optimal Steiner tree up to degree 9. (Note that it is formerly called PORT9.dat.) TCAD 07 æœ‰ç›¸å…³ä¼˜åŒ–ï¼ˆnet breaking and merging techniquesï¼‰\nflute_mst.c \u0026ndash; The net breaking and merging techniques described in the VLSIDAT 08 paper. dist.[ch], dl.[ch], err.[ch], heap.[ch], mst2.[ch], neighbors.[ch], global.h \u0026ndash; Utility functions used by flute_mst.c evaluate\nflute-net.c â€“ A program to evaluate the wirelength of a net. It takes input from stdin as a list of points. rand-pts.c \u0026ndash; A program to generate a list of random points. bookshelf\nflute-ckt.c \u0026ndash; A program to find FLUTE and half-perimeter wirelength of a circuit in bookshelf format. memAlloc.[ch] \u0026ndash; Functions for flute-ckt.c to allocate memory. ibm01/ibm01.* \u0026ndash; ibm01 bookshelf files that can be read by flute-ckt.c å®éªŒç»“æœ # æ¨¡å‹ # è¾“å…¥\nç»“æ„\nè¾“å‡º\nå‚è€ƒ # pdfs.semanticscholar.org/01a6/716144fcd0b88f607e718b78c909bfca415e.pdf FLUTE æ¨¡å¼å¸ƒçº¿ # å•è°ƒ\nFastRoute 4.0 çš„ 3-bend Routing\nè¿·å®«ç®—æ³• # æ¦‚å¿µ # ææ°ç®—æ³• # æœ‰ç‚¹åƒ BFS\nA*ç®—æ³• # å¾€å¾€æ˜¯ä¸²è¡Œçš„ï¼Œæ…¢\nå¾€å¾€éœ€è¦å¤šä¸ª pin çš„è¿çº¿æ‹†æˆä¸€å¯¹ä¸€å¯¹ï¼Œå¯¼è‡´ï¼š\nçº¿æœç´¢ç®—æ³• # Hetzel ç®—æ³•\npattern + maze # çº¿åºé€‰æ‹© # å¯¹äºä¸²è¡Œå¸ƒçº¿ç®—æ³•, å¸ƒçº¿é¡ºåºå¯¹æœ€ç»ˆå¸ƒçº¿è´¨é‡çš„å½±å“å¾ˆå¤§\nä»¥ä¸Šå‡ ç§å¯å‘å¼çš„çº¿åºé€‰æ‹©ç­–ç•¥å¾€å¾€ä¸èƒ½å®Œå…¨é¿å…æº¢å‡ºã€‚æ‹†çº¿é‡å¸ƒï¼ˆrip-up and rerouteï¼‰ ç­–ç•¥åœ¨åˆæ¬¡å¸ƒçº¿å®Œæˆå ï¼Œå¯¹å‘ç”Ÿæº¢å‡ºçš„æ‹¥å¡åŒºåŸŸçš„çº¿ç½‘è¿›è¡Œæ‹†é™¤ ï¼Œå¹¶è¿­ä»£åœ° è°ƒæ•´çº¿åºå¤šæ¬¡é‡æ–°å¸ƒçº¿ ï¼Œç›´åˆ°æº¢å‡ºä¸å†å‡å°‘ ï¼Œæˆ–è¾¾åˆ°è¿è¡Œæ—¶é—´é™åˆ¶ä¸ºæ­¢ã€‚\næ‹†çº¿é‡å¸ƒ # rip-up and reroute\nå±‚åˆ†é… # å¹¶è¡Œå¸ƒçº¿ç®—æ³• # æ•´æ•°çº¿æ€§è§„åˆ’ # çº¿æ€§è§„åˆ’ # æ•°æ®é›† # æ–‡ä»¶å®šä¹‰ # "},{"id":19,"href":"/zh/docs/Digtal/Synthesis/synthesis/","title":"Synthesis","section":"Physical design","content":" åŸºæœ¬æ¦‚å¿µ # é€»è¾‘å‡½æ•°:äºŒçº§é€»è¾‘å’Œå¤šçº§é€»è¾‘ã€‚äºŒçº§é€»è¾‘åˆåŒ…å«ä¸¤ç§ è§„èŒƒå¼ï¼Œåˆ†åˆ«ç§°ä¸ºä¸æˆ–ä¸¤çº§è§„èŒƒå½¢å¼(sum-of-products two-level form, SOP)å’Œæˆ– ä¸ä¸¤çº§è§„èŒƒå½¢å¼(product-of-sums form, POS)[19]ã€‚å…¶ä¸­æˆ–ä¸å½¢å¼çš„ç¬¬ä¸€çº§å‡ä¸ºæˆ– é¡¹ï¼Œç¬¬äºŒçº§å‡ä¸ºä¸é¡¹ï¼Œè€Œä¸æˆ–å½¢å¼åˆšå¥½ç›¸åã€‚\nAIG\nAnd-Inverter Graphs)çš„æ–‡ä»¶æ ¼å¼çš„ä»£ç§°\nASCIIæ ¼å¼çš„AIGæ–‡ä»¶ç¬¬ä¸€è¡Œç”±å­—ç¬¦ä¸²aag å¼€å§‹ï¼Œaagæ˜¯ASCII AIGçš„ç¼©å†™ï¼›ç„¶åæ˜¯ä»¥ç©ºæ ¼åˆ†éš”5ä¸ªéè´Ÿæ•´æ•°ï¼Œåˆ†åˆ«ç”±M, I, L, O, A è¡¨ç¤ºã€‚\nM = æœ€å¤§å˜é‡ä¸‹æ ‡ maximum variable index I = è¾“å…¥ä¸ªæ•° number of inputs L = é”å­˜å™¨ä¸ªæ•° number of latches O = è¾“å‡ºä¸ªæ•° number of outputs A = ä¸é—¨ä¸ªæ•° number of AND gate\naag 3 2 0 1 1 2 input 0 4 input 1 6 output 0 6 2 4 AND gate 0 1\u0026amp;2\nç›¸å…³æ–‡ä»¶æ ¼å¼ # .aiger # é€»è¾‘ç»¼åˆæ­¥éª¤ # ç¬¬ä¸€æ­¥ (Translation)ï¼š # è½¬æ¢è¿‡ç¨‹ï¼Œå°†RTLæè¿°è½¬æ¢æˆä¸ºæœªä¼˜åŒ–çš„é—¨çº§å¸ƒå°”æè¿°(å¦‚ä¸é—¨ï¼Œæˆ–é—¨ï¼Œè§¦å‘å™¨ï¼Œé”å­˜å™¨ç­‰)ã€‚\nç¬¬äºŒæ­¥ (Logic Optimization)ï¼š # å¸ƒå°”ä¼˜åŒ–è¿‡ç¨‹ï¼Œå°†ä¸€ä¸ªéä¼˜åŒ–çš„å¸ƒå°”æè¿°è½¬åŒ–æˆä¸€ä¸ªä¼˜åŒ–çš„å¸ƒå°”æè¿°çš„è¿‡ç¨‹ã€‚\nNPå®Œå…¨é—®é¢˜, å¸¸ç”¨å¯å‘å¼ç®—æ³•å»æ±‚è§£, é€šå¸¸è®¡ç®—æœºå†…å®ç°çš„ç®—æ³•æ˜¯Quine-McCluskeyç®—æ³•, ä½†æ˜¯å®é™…ä¸Šè¿˜æœ‰è®¸å¤šè¡¨ç¤ºå½¢å¼å¦‚ESOPï¼ˆEäº’æ–¥æˆ–ç§¯ä¹‹å’Œè¡¨ç¤ºå¼ï¼‰å’ŒCDECï¼ˆæ¡ä»¶è§£ç å™¨ï¼‰\nå¯¹äºè¿™äº›å¤šçº§çš„ç›´æ¥ä¼˜åŒ–ï¼Œç”¨ä¸éå›¾AIGæ¥æè¿°ç»„åˆé€»è¾‘ç”µè·¯ï¼Œåˆ©ç”¨AIGçš„æœ‰å‘æ— ç¯å›¾çš„ç‰¹æ€§ï¼Œä¸€ç³»åˆ—é«˜æ•ˆç®—æ³•å¯ä»¥ç”¨äºå¹³è¡¡ã€é‡å†™å’Œé‡æ„è¿™äº›AIGï¼Œä»è€Œæœ€å°åŒ–ç”µè·¯ã€‚åŸºäºAIGæœ‰ä¸€ä¸ªä¸»è¦çš„å¥½å¤„æ˜¯ï¼Œç°åœ¨å¤§å¤šæ˜¯çš„ASICè®¾è®¡ä¸FPGAè®¾è®¡ï¼Œéƒ½æ˜¯åŸºäºæ ‡å‡†å•å…ƒæˆ–è€…LUTå®ç°çš„ï¼Œå¾€å¾€æœ‰ç‰¹å®šçš„è¾“å…¥è¾“å‡ºå¼•è„šæ•°ç›®é™åˆ¶ï¼ŒAIGå¯ä»¥å¾ˆå¥½æŠŠè¿™ä¸ªé™åˆ¶åæ˜ åœ¨ç®—æ³•ä¹‹ä¸­ã€‚\næ—¶åºé€»è¾‘ä¼˜åŒ–ï¼ˆSequential Logic Optimizationï¼‰\nè€Œè€ƒè™‘æ—¶åºé—®é¢˜ï¼Œé€»è¾‘ç»¼åˆä¸­ä¸»è¦éœ€è¦å¤„ç†ä¸å¯„å­˜å™¨ã€ çŠ¶æ€æœºã€æ—¶é’Ÿç›¸å…³çš„é—®é¢˜ã€‚æ—¶åºç”µè·¯ä¼šæœ‰æ—¶é’Ÿé¢‘ç‡é™åˆ¶ï¼Œå¯¹ç»„åˆé€»è¾‘çš„æ•´ä½“å»¶æ—¶æœ‰æœ€å¤§æœ€å°å€¼é™åˆ¶ã€‚é‡å®šæ—¶ç®—æ³•ä¼šç§»åŠ¨å¯„å­˜å™¨åœ¨DAGç½‘è¡¨çš„ä½ç½®ï¼Œå°†æ•´ä¸ªç½‘è¡¨æ‹†åˆ†æˆç¬¦åˆè®¾è®¡é™åˆ¶ï¼Œåˆé€‚çš„Retimingå°†æœ‰åˆ©äºå®ç°æ›´åŠ é«˜é¢‘ç‡çš„æ•°å­—ç”µè·¯ã€‚æœ‰çš„Retimingç®—æ³•ä¾§é‡äºç¼©çŸ­æ—¶é’Ÿå‘¨æœŸï¼Œæœ‰çš„åˆ™ä¾§é‡å‡å°‘å¯„å­˜å™¨æ•°ç›®ï¼Œå¦‚æœå˜æ¢å¯„å­˜å™¨çš„ä½ç½®ï¼Œä¼šå½±å“åˆ°éƒ¨åˆ†æ§åˆ¶é€»è¾‘ï¼Œæ‰€ä»¥å…¶å®æœ‰ä¸€äº›çº¦æŸæ¡ä»¶çš„ï¼Œè¿™äº›çº¦æŸæ¡ä»¶å¤§å¤šå¯ä»¥è½¬åŒ–ä¸ºSATï¼ˆå¸ƒå°”å¯æ»¡è¶³æ€§ï¼‰é—®é¢˜å¹¶ä¸”åˆ©ç”¨SATä¸“ç”¨æ±‚è§£å™¨æ±‚è§£\nç¬¬ä¸‰æ­¥ (Mapping)ï¼š # é—¨çº§æ˜ å°„è¿‡ç¨‹ï¼Œå–å‡ºç»ä¼˜åŒ–çš„å¸ƒå°”æè¿°ï¼Œåˆ©ç”¨ä»å·¥è‰ºåº“ä¸­å¾—åˆ°çš„é€»è¾‘å’Œå®šæ—¶çš„ä¿¡æ¯ç”Ÿæˆé—¨çº§ç½‘è¡¨ï¼Œç¡®ä¿å¾—åˆ°çš„é—¨çº§ç½‘è¡¨èƒ½è¾¾åˆ°è®¾è®¡çš„æ€§èƒ½å’Œé¢ç§¯è¦æ±‚ã€‚\næ ‡å‡†å•å…ƒåº“æ˜¯ä¸€ç»„ç›¸å¯¹å®Œå–„çš„ã€ç¬¦åˆæŸç§ç”Ÿäº§æˆ–è®¾è®¡å·¥è‰ºæ ‡å‡†çš„æ ‡å‡†å•å…ƒ. å¸¸è§çš„æ ‡å‡†å•å…ƒæœ‰åŸºæœ¬é€»è¾‘é—¨ï¼ˆANDã€ORã€NOTã€XOR\u0026hellip;ï¼‰ã€Flip-Flopå¯„å­˜å™¨ã€MUXå¤šè·¯é€‰æ‹©å™¨åŠ æ³•å™¨ã€æ—¶é’Ÿå•å…ƒã€å»¶æ—¶ç¼“å†²ï¼ˆDelay Bufferï¼‰\nè¿™æ ·æ˜ å°„çš„ç›®æ ‡é€šå¸¸æ˜¯ä¼˜åŒ–é¢ç§¯ã€å»¶è¿ŸæŒ‡æ ‡ï¼Œå®ç°è¿™ä¸€ç›®æ ‡é€šå¸¸æ˜¯æŠŠé—®é¢˜è½¬åŒ–ä¸ºæœ‰å‘æ— ç¯å›¾è¦†ç›–é—®é¢˜ã€‚å¯¹äºå¤æ‚çš„è®¾è®¡ç½‘è¡¨ï¼Œè¿™ä¸ªé—®é¢˜åŒæ ·æ˜¯NP-hard\nå¦‚æœæ¨¡æ¿å’Œè®¾è®¡ç½‘è¡¨éƒ½æ˜¯æ ‘ï¼Œåˆ™è¯¥é—®é¢˜å¯ä»¥é€šè¿‡åŠ¨æ€è§„åˆ’é«˜æ•ˆè§£å†³ï¼Œæ‰€ä»¥ä¸€ç§è§£å†³æ–¹æ¡ˆå°±æ˜¯æŠŠå›¾åŠ¨æ€åˆ’åˆ†æˆæ£®æ—ã€åŒæ—¶ç»“åˆåŸºäºæ ‘çš„ç®—æ³•ï¼Œæ¥è§£å†³ç›¸å¯¹å¤æ‚å›¾çš„æ˜ å°„\nå·¥å…· # å¼€æº # Yosys\nYosysæ˜¯Verilog RTLåˆæˆçš„ç»¼åˆï¼Œç”¨ä½œä¸‰ä¸ªVTRå‰ç«¯ä¹‹ä¸€ï¼Œç”¨äºæ‰§è¡Œé€»è¾‘ç»¼åˆã€ç»†åŒ–å’Œå°†Verilogç¡¬ä»¶æè¿°è¯­è¨€ï¼ˆHDLï¼‰çš„å­é›†è½¬æ¢ä¸ºBLIFç½‘è¡¨ã€‚Yosysçš„è®¾è®¡æ˜¯å¯æ‰©å±•çš„ï¼Œå› æ­¤æ˜¯å®ç°ä¸“é—¨ä»»åŠ¡çš„å®šåˆ¶ç»¼åˆå·¥å…·çš„è‰¯å¥½åŸºç¡€ã€‚\n"},{"id":20,"href":"/zh/docs/Digtal/Verify/verify/","title":"Verify","section":"Physical design","content":" èƒŒæ™¯ # éšç€é›†æˆç”µè·¯æŠ€æœ¯çš„è¿…é€Ÿå‘å±•ï¼Œç”µè¿ç§»ï¼ˆElectromigration, EMï¼‰å’Œçƒ­è¿ç§»ï¼ˆThermomigration, TMï¼‰å·²ç»æˆä¸ºå½±å“ç°ä»£é›†æˆç”µè·¯äº’è¿çº¿å¯é æ€§çš„ä¸¤å¤§ä¸»è¦é—®é¢˜ã€‚åœ¨ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆElectronic Design Automation, EDAï¼‰çš„åç«¯è®¾è®¡ä¸­ï¼Œç‰©ç†éªŒè¯ç¯èŠ‚éœ€è¦å¯¹EMå’ŒTMäº§ç”Ÿçš„åº”åŠ›è¿›è¡Œè¯„ä¼°ï¼Œä»¥ç¡®ä¿ç”µè·¯ç¬¦åˆå¯é æ€§è§„èŒƒã€‚ä¼ ç»Ÿçš„åº”åŠ›è®¡ç®—æ–¹æ³•ä¾èµ–äºå¤æ‚çš„åå¾®åˆ†æ–¹ç¨‹ï¼ˆPDEï¼‰æ±‚è§£ï¼Œä¸ä»…è®¡ç®—é‡å¤§ã€è€—æ—¶é•¿ï¼Œè€Œä¸”åœ¨å¤„ç†å¤§è§„æ¨¡ç”µè·¯æ—¶å¾€å¾€éš¾ä»¥ä¿è¯ç²¾åº¦ã€‚\nç”µè¿ç§»ï¼ˆElectromigration, EMï¼‰ # ç”±äºç”µå­æµåŠ¨å¼•èµ·çš„ç°è±¡ å½“å¯¼çº¿ä¸­ç”µå­å¿«é€Ÿç§»åŠ¨æ—¶ï¼Œç”µå­ä¸é‡‘å±åŸå­é—´çš„åŠ¨é‡äº¤æ¢ä¼šå¯¼è‡´é‡‘å±åŸå­ä»é˜´æå‘é˜³æè¿ç§»ã€‚éšç€æ—¶é—´çš„æ¨ç§»ï¼Œè¿™ç§è¿ç§»ä¼šå¯¼è‡´å¯¼çº¿ä¸­çš„ç©ºæ´ï¼ˆvoidsï¼‰æˆ–çªèµ·ï¼ˆhillocksï¼‰ï¼Œè¿™ç§é‡‘å±çš„åˆ†å¸ƒä¸å‡å¯¼è‡´äº†åº”åŠ›çš„äº§ç”Ÿã€‚å½“åº”åŠ›è¾¾åˆ°ä¸€å®šé˜ˆå€¼æ—¶ï¼Œä¼šå¯¼è‡´å¯¼çº¿æ–­è£‚æˆ–çŸ­è·¯ï¼Œä»è€Œå½±å“ç”µè·¯çš„å¯é æ€§ï¼Œæœ€ç»ˆå¼•å‘ç”µè·¯å¤±æ•ˆã€‚ VLSI: è¿™ç§ç°è±¡åœ¨å°å°ºå¯¸å¯¼çº¿å’Œé«˜ç”µæµå¯†åº¦æ¡ä»¶ä¸‹å°¤ä¸ºæ˜¾è‘—ï¼Œç‰¹åˆ«æ˜¯åœ¨çº³ç±³å°ºåº¦çš„VLSIç³»ç»Ÿä¸­ã€‚ çƒ­è¿ç§»ï¼ˆThermomigration, TMï¼‰ # ç”±å¯¼çº¿ä¸­çš„æ¸©åº¦æ¢¯åº¦å¼•èµ· å½“å¯¼çº¿çš„ä¸åŒåŒºåŸŸå­˜åœ¨æ¸©åº¦å·®å¼‚æ—¶ï¼Œé«˜æ¸©åŒºçš„é‡‘å±åŸå­ä¼šå‘ä½æ¸©åŒºç§»åŠ¨ï¼Œè¿™åŒæ ·ä¼šå¯¼è‡´å¯¼çº¿ä¸­çš„åº”åŠ›ç§¯ç´¯å’Œææ–™å˜å½¢ VLSI: éšç€åŠå¯¼ä½“å·¥è‰ºçš„è¿›æ­¥ï¼Œé›†æˆç”µè·¯çš„åŠŸç‡å¯†åº¦é€æ¸å¢å¤§ï¼Œçƒ­æ•ˆåº”è¶Šæ¥è¶Šä¸¥é‡ï¼Œçƒ­è¿ç§»é—®é¢˜æˆä¸ºå½±å“å¯¼çº¿å¯é æ€§çš„é‡è¦å› ç´ ã€‚ ç›¸å…³ç ”ç©¶ # EMGraph-First GNN-DAC-2021-GNN-University of California # background # éšç€VLSIæŠ€æœ¯è¿›å…¥çº³ç±³çº§ï¼ŒEMå·²æˆä¸ºå½±å“èŠ¯ç‰‡å¯é æ€§çš„é‡è¦é—®é¢˜ã€‚ç”µè¿ç§»ä¸»è¦é€šè¿‡åº”åŠ›æ¥è¿›è¡Œæè¿°ã€‚ä¼ ç»Ÿçš„ç”µè¿ç§»åˆ†ææ–¹æ³•ä¾èµ–äºå¤æ‚çš„ç‰©ç†æ¨¡å‹å’Œæ•°å€¼æ±‚è§£ï¼Œå¦‚æœ‰é™å…ƒæ³•ï¼Œä½†è¿™äº›æ–¹æ³•è®¡ç®—æˆæœ¬é«˜ä¸”éš¾ä»¥æ‰©å±•è‡³å¤§è§„æ¨¡äº’è¿ç»“æ„ã€‚ ç°æœ‰çš„ç”Ÿæˆå¯¹æŠ—ç½‘ç»œï¼ˆGANï¼‰åœ¨å›ºå®šå°ºå¯¸çš„å›¾åƒä¸Šè¿›è¡Œé¢„æµ‹ï¼Œä½†ä¸èƒ½å¾ˆå¥½åœ°é€‚åº”å¤æ‚å’ŒåŠ¨æ€å˜åŒ–çš„å¤šæ®µäº’è¿ç”µè·¯ç»“æ„é’ˆå¯¹è¿™ä¸€é—®é¢˜ã€‚EMGraphå°†å¤šæ®µäº’è¿ç”µè·¯ç»“æ„å»ºæ¨¡æˆå›¾ç»“æ„ï¼Œåœ¨èŠ‚ç‚¹å’Œè¾¹ä¸ŠåŒæ—¶è¿›è¡ŒEMåº”åŠ›é¢„æµ‹ï¼Œæœ‰æ•ˆåœ°åœ¨å¤šæ®µäº’è¿ç»“æ„ä¸Šè¿›è¡Œç”µè¿ç§»åˆ†æã€‚ contribution # transferable knowledg first GNN in EM A novel graph convolution-decoder structure is employed Task # node-edge regression for EM stress\ndata # æ•°æ®ç”±COMSOL,SPICE(ç”Ÿæˆç”µæµå¯†åº¦)ç”Ÿæˆ\nresulting dataset contains 2500 unique designs ï¼ˆ2125/375ï¼‰\nFeature\nnodeï¼šèŠ‚ç‚¹ä»£è¡¨ç”µè·¯ä¸­çš„è¿æ¥ç‚¹ node_feature: æ—¶é—´ï¼ˆä»€ä¹ˆæ—¶é—´ï¼Ÿï¼‰ edge: å¯¼çº¿æ®µ edge_feature: ç”µæµå¯†åº¦Jã€é•¿åº¦Lã€å®½åº¦Wå’Œæ—¶é—´t(è€åŒ–æ—¶é—´) label is five sampling pointsâ€™s stress\nmultisegment interconnectï¼š åªæœ‰ä¸¤ä¸¤è¿æ¥ï¼Ÿ\næœ‰å‘å›¾ï¼Ÿ\nchallenges # stress ranges from -2e+9 to 2e+9 Pa. Data rescale to -1 to 1 using min-max normalization method. impact the accuracy at the smaller ones as they may be considered noises by the model ç„¶è€Œï¼Œè¿™ç§é…ç½®å®é™…ä¸Šæœ‰åˆ©äºæˆ‘ä»¬çš„ç›®æ ‡ï¼Œå› ä¸ºå¤§åº”åŠ›ç‚¹æ˜¯å¯èƒ½å¯¼è‡´å¯é æ€§é—®é¢˜çš„åœ°æ–¹ï¼Œéœ€è¦æ›´é«˜çš„å‡†ç¡®æ€§ both node and edge features the accuracy of stress should be high. GCN is low model # åŸºäºGraphSage\nå…¶å·ç§¯ç”±ä¸¤éƒ¨åˆ†ç»„æˆ\nå°†å…¶é‚»åŸŸèŠ‚ç‚¹å’Œè¿é€šè¾¹çš„ä¿¡æ¯èšåˆåˆ°ä¸€ä¸ªèŠ‚ç‚¹ä¸­ å°†ä¸¤ä¸ªç«¯èŠ‚ç‚¹çš„ä¿¡æ¯èšåˆåˆ°å¯¹åº”çš„è¾¹å½“ä¸­ æ•´ä½“æ¡†æ¶\nNode and edge decoder ï¼š\nnode2,3æ€ä¹ˆå®ç°èšåˆåˆ°1çš„ï¼Ÿ\nexperiment # env:\ndgl pytorch Linux server 2 Xeon E5-2699v4 2.2 GHz Nvidia Titan RTX GPU setting:\n5 layers with number of hidden features set to 8, 16, 32, 64 and 128 respectively. node and edge decoders: [128, 256, 1024, 256, 64, 1] and [128, 256, 1024, 256, 64, 5] Adam optimizer batch size is set to 32 learn rate = 10-4 cross validation technique root-mean-square error (RMSE) ä¸åŸºäºæœ‰é™å…ƒæ³•ï¼ˆSOTAï¼‰çš„ä¼ ç»Ÿè§£ææ–¹æ³•å’ŒGANæ–¹æ³•ç›¸æ¯” EMGraphé¢„æµ‹çš„å¹³å‡è¯¯å·®ä¸º1.5% EMGraphçš„æ¨ç†é€Ÿåº¦æå¤§æå‡ã€‚å…¶æ¨ç†æ—¶é—´ä¸º0.27æ¯«ç§’ï¼Œæ˜¯GANæ–¹æ³•çš„14å€ï¼Œä¼ ç»Ÿæ•°å€¼æ–¹æ³•çš„265å€ã€‚ å¯è§†åŒ– å¤§å›¾çŸ¥è¯†è¿ç§» question # æ–¹å‘æ˜¯æ€ä¹ˆå®šçš„ï¼Œæ€ä¹ˆæœ‰å¤šé©±åŠ¨çš„ -EM\u0026amp;TM+Attention-DATE-2024-SEU+CUHK # background # éšç€VLSIæŠ€æœ¯çš„è¿›æ­¥ï¼ŒEMé—®é¢˜å˜å¾—è¶Šæ¥è¶Šä¸¥é‡ï¼Œè€ŒTMï¼ˆç”±æ¸©åº¦æ¢¯åº¦å¼•å‘çš„åŸå­æ‰©æ•£ï¼‰è¿›ä¸€æ­¥åŠ å‰§äº†EMåº”åŠ›çš„å½±å“ã€‚ä¼ ç»Ÿæ–¹æ³•å¦‚æ•°å€¼æ¨¡æ‹Ÿï¼ˆå¦‚COMSOLè½¯ä»¶ï¼‰è®¡ç®—å¤æ‚ä¸”è€—æ—¶ï¼Œå› æ­¤è®ºæ–‡æå‡ºä¸€ç§åŸºäºå›¾å­¦ä¹ çš„è§£å†³æ–¹æ¡ˆã€‚\nboundary junctions connect to standard cells.\nVertical branches are typically connected to boundary junctions at one end\nHorizontal branches are influenced by internal junction nodes at both ends\næ¸©åº¦æ¢¯åº¦çš„å¼•å…¥æ”¹å˜äº†åŸå­è¿åŠ¨çš„çŠ¶æ€ã€‚ä¸ä»…è€ƒè™‘ç”µç£æ•ˆåº”ç›¸æ¯”ï¼Œå®ƒåœ¨å¤šæ®µäº’è¿å†…å¸¦æ¥äº†æ˜æ˜¾ä¸åŒçš„åº”åŠ›åˆ†å¸ƒ.å¦‚(b)\nsoftware COMSOL predicts the hydrostatic stress in each segment by solving Korhonenâ€™s PDE : ä¸€ä¸ªåå¾®åˆ†æ–¹ç¨‹\nWhen employing traditional methods, the temperature term significantly escalates the overall solutionâ€™s complexity, especially when simulating stress in large-scale multi-segment interconnects.\ntask # node-edge regression for EM and TM stress\ncontribution # first TM\u0026amp;EM prediction use GNN an enhanced GAT: customized alternating aggregation method data # æ„å›¾æ–¹æ³•ä¸EMGraphä¸­æ‰€æè¿°æ–¹æ³•ç›¸åŒ\nç›¸æ¯”ä¸Šä¸€ç¯‡EMGraph, é™¤äº†æ¸©åº¦TE, è¿˜å¤šäº†CE, å’ŒCN\nè¿™é‡Œçš„å›¾ç»“æ„å’ŒEMGraphæ˜¯æœ‰ç‚¹ä¸ä¸€æ ·çš„ï¼Œè¿™é‡Œåªæœ‰ä¸€æ¡é•¿æ°´å¹³çº¿\nMin-Max normalization method to (0, 1) model # æ•´ä½“è¿˜æ˜¯å’ŒEMGraphä¸€æ ·çš„\nGAT based.èŠ‚ç‚¹ç‰¹å¾çš„æ›´æ–°æ˜¯é€šè¿‡ä¸€ä¸ªæ³¨æ„åŠ›æœºåˆ¶æ¥å®Œæˆçš„\næ¨¡å‹ä¼šè®¡ç®—æ¯ä¸ªèŠ‚ç‚¹ä¸å…¶é‚»å±…èŠ‚ç‚¹åŠç›¸è¿è¾¹ä¹‹é—´çš„æ³¨æ„åŠ›æƒé‡ï¼Œæ ¹æ®è¿™äº›æƒé‡æ¥èšåˆé‚»å±…èŠ‚ç‚¹å’Œè¾¹çš„ç‰¹å¾ï¼Œä»è€Œæ›´æ–°å½“å‰èŠ‚ç‚¹çš„åµŒå…¥è¡¨ç¤ºã€‚è¿™æ ·ä¸€æ¥ï¼ŒèŠ‚ç‚¹ä¸ä»…èƒ½å¤Ÿæ¥æ”¶ç›¸é‚»èŠ‚ç‚¹çš„ä¿¡æ¯ï¼Œè¿˜èƒ½èå…¥è¿æ¥è¾¹çš„ç‰¹å¾ï¼Œä»è€Œå®ç°æ›´ç²¾ç»†çš„åº”åŠ›é¢„æµ‹ã€‚\nè®¾è®¡äº†ä¸“é—¨çš„è¾¹èšåˆæœºåˆ¶: åŒå‘äº¤æ›¿èšåˆ\nexperiment # env:\nan Intel Xeon CPU with 2.20GHz 4 NVIDIA Tesla V100 GPUs ç²¾åº¦å¯¹æ¯”å®éªŒ å°¤å…¶æ˜¯åœ¨200æ®µä»¥å†…çš„äº’è¿ç»“æ„ä¸­ï¼Œå…¶å¹³å‡è¯¯å·®ç‡ä¸åˆ°0.9%\né€Ÿåº¦å¯¹æ¯”\nç›¸æ¯”äºCOMSOLè½¯ä»¶ï¼Œæœ¬æ–‡æ¨¡å‹åœ¨ç”µè¿ç§»å’Œçƒ­è¿ç§»åº”åŠ›çš„é¢„æµ‹ä¸­å®ç°äº†é«˜è¾¾9037å€çš„é€Ÿåº¦æå‡ã€‚\næ³›åŒ–èƒ½åŠ› in VLSI\nä¸ºäº†è¿›ä¸€æ­¥éªŒè¯æ¨¡å‹åœ¨VLSIä¸Šçš„é€‚ç”¨æ€§ï¼Œè®ºæ–‡ä½¿ç”¨äº†OpenRoadä¸­çš„ç”µæºç½‘æ ¼ç”µè·¯è¿›è¡Œæµ‹è¯•ï¼Œæœ€å¤§ç”µè·¯åŒ…å«10,807æ®µå¯¼çº¿ã€‚å®éªŒç»“æœè¡¨æ˜ï¼Œåœ¨è¿™äº›å¤§è§„æ¨¡ç”µè·¯ä¸­ï¼Œæœ¬æ–‡æ¨¡å‹ä¾ç„¶èƒ½å¤Ÿä¿æŒä¸åˆ°**1.1%**çš„è¯¯å·®ç‡ï¼Œå¹¶ä¸”åœ¨åº”åŠ›é¢„æµ‹é€Ÿåº¦ä¸Šå®ç°äº†9037å€çš„æå‡\nå‚è€ƒ # ä¸“é¢˜è§£è¯» | GNNåœ¨EDAåç«¯è®¾è®¡ç‰©ç†éªŒè¯ç¯èŠ‚ä¸­éªŒè¯åº”åŠ›çš„åº”ç”¨ "},{"id":21,"href":"/zh/docs/example/collapsed/3rd-level/4th-level/","title":"4th Level","section":"3rd Level","content":" 4th Level of Menu # Caesorum illa tu sentit micat vestes papyriferi # Inde aderam facti; Theseus vis de tauri illa peream. Oculos uberaque non regisque vobis cursuque, opus venit quam vulnera. Et maiora necemque, lege modo; gestanda nitidi, vero? Dum ne pectoraque testantur.\nVenasque repulsa Samos qui, exspectatum eram animosque hinc, aut manes, Assyrii. Cupiens auctoribus pariter rubet, profana magni super nocens. Vos ius sibilat inpar turba visae iusto! Sedes ante dum superest extrema.\n"},{"id":22,"href":"/zh/docs/example/collapsed/3rd-level/","title":"3rd Level","section":"Collapsed","content":" 3rd Level of Menu # Nefas discordemque domino montes numen tum humili nexilibusque exit, Iove. Quae miror esse, scelerisque Melaneus viribus. Miseri laurus. Hoc est proposita me ante aliquid, aura inponere candidioribus quidque accendit bella, sumpta. Intravit quam erat figentem hunc, motus de fontes parvo tempestate.\niscsi_virus = pitch(json_in_on(eupViral), northbridge_services_troubleshooting, personal( firmware_rw.trash_rw_crm.device(interactive_gopher_personal, software, -1), megabit, ergonomicsSoftware(cmyk_usb_panel, mips_whitelist_duplex, cpa))); if (5) { managementNetwork += dma - boolean; kilohertz_token = 2; honeypot_affiliate_ergonomics = fiber; } mouseNorthbridge = byte(nybble_xmp_modem.horse_subnet( analogThroughputService * graphicPoint, drop(daw_bit, dnsIntranet), gateway_ospf), repository.domain_key.mouse(serverData(fileNetwork, trim_duplex_file), cellTapeDirect, token_tooltip_mashup( ripcordingMashup))); module_it = honeypot_driver(client_cold_dvr(593902, ripping_frequency) + coreLog.joystick(componentUdpLink), windows_expansion_touchscreen); bashGigabit.external.reality(2, server_hardware_codec.flops.ebookSampling( ciscNavigationBacklink, table + cleanDriver), indexProtocolIsp); "},{"id":23,"href":"/zh/docs/example/hidden/","title":"Hidden","section":"Example Site","content":" This page is hidden in menu # Quondam non pater est dignior ille Eurotas # Latent te facies # Lorem markdownum arma ignoscas vocavit quoque ille texit mandata mentis ultimus, frementes, qui in vel. Hippotades Peleus pennas conscia cuiquam Caeneus quas.\nPater demittere evincitque reddunt Maxime adhuc pressit huc Danaas quid freta Soror ego Luctus linguam saxa ultroque prior Tatiumque inquit Saepe liquitur subita superata dederat Anius sudor Cum honorum Latona # O fallor in sustinui iussorum equidem. Nymphae operi oris alii fronde parens dumque, in auro ait mox ingenti proxima iamdudum maius?\nreality(burnDocking(apache_nanometer), pad.property_data_programming.sectorBrowserPpga(dataMask, 37, recycleRup)); intellectualVaporwareUser += -5 * 4; traceroute_key_upnp /= lag_optical(android.smb(thyristorTftp)); surge_host_golden = mca_compact_device(dual_dpi_opengl, 33, commerce_add_ppc); if (lun_ipv) { verticalExtranet(1, thumbnail_ttl, 3); bar_graphics_jpeg(chipset - sector_xmp_beta); } Fronde cetera dextrae sequens pennis voce muneris # Acta cretus diem restet utque; move integer, oscula non inspirat, noctisque scelus! Nantemque in suas vobis quamvis, et labori!\nvar runtimeDiskCompiler = home - array_ad_software; if (internic \u0026gt; disk) { emoticonLockCron += 37 + bps - 4; wan_ansi_honeypot.cardGigaflops = artificialStorageCgi; simplex -= downloadAccess; } var volumeHardeningAndroid = pixel + tftp + onProcessorUnmount; sector(memory(firewire + interlaced, wired)); "},{"id":24,"href":"/zh/docs/mydocs/sub0/subsub0/hello/","title":"Hello","section":"Subsub0","content":"asdasd\ndsd\ns d s d s d\n"},{"id":25,"href":"/zh/docs/mydocs/sub0/subsub1/hello/","title":"Hello","section":"Subsub1","content":"ddddsaaaaaaa\n"},{"id":26,"href":"/zh/docs/mydocs/sub1/b/","title":"B","section":"Sub1","content":"bbb\n"}]