// Seed: 750655817
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output logic id_0
);
  assign id_0 = id_2;
  logic id_3, id_4;
  initial
    while (id_2)
      if (id_2) @(1 or id_3) id_3 <= id_4;
      else begin
        repeat (1'b0) begin
          $display(1, id_4, id_2, id_4);
          begin
            id_4 <= 1 == 1;
          end
        end
        id_3 = (id_3);
        id_3 <= "";
      end
  reg id_5, id_6;
  initial @(posedge id_3 or id_4 or 1) assign id_6 = id_6;
  tri0 id_7 = {1{1}};
  always_comb begin
    id_5 <= id_4;
  end
  assign id_4 = 1;
  final @(posedge id_4) $display;
  module_0();
endmodule
