#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026e38b6cac0 .scope module, "testb" "testb" 2 3;
 .timescale -9 -9;
v0000026e38a62ab0_0 .var "a", 0 0;
v0000026e38a62b50_0 .var "b", 0 0;
v0000026e38a93c50_0 .var "c", 0 0;
v0000026e38a93a70_0 .var "d", 0 0;
v0000026e38a93b10_0 .net "x", 0 0, L_0000026e38b69890;  1 drivers
v0000026e38a93610_0 .net "y", 0 0, L_0000026e38a62c80;  1 drivers
v0000026e38a936b0_0 .net "z", 0 0, L_0000026e38a63240;  1 drivers
S_0000026e38b6cc50 .scope module, "u1" "xorgate" 2 7, 3 1 0, S_0000026e38b6cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0000026e38a63240 .functor XOR 1, L_0000026e38b69890, L_0000026e38a62c80, C4<0>, C4<0>;
v0000026e38b6af10_0 .net "in1", 0 0, L_0000026e38b69890;  alias, 1 drivers
v0000026e38a96cf0_0 .net "in2", 0 0, L_0000026e38a62c80;  alias, 1 drivers
v0000026e38a633a0_0 .net "out1", 0 0, L_0000026e38a63240;  alias, 1 drivers
S_0000026e38b6cde0 .scope module, "u2" "andgate" 2 8, 3 13 0, S_0000026e38b6cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0000026e38b69890 .functor AND 1, v0000026e38a62ab0_0, v0000026e38a62b50_0, C4<1>, C4<1>;
v0000026e38a95a30_0 .net "in1", 0 0, v0000026e38a62ab0_0;  1 drivers
v0000026e38a95ad0_0 .net "in2", 0 0, v0000026e38a62b50_0;  1 drivers
v0000026e38a95b70_0 .net "out1", 0 0, L_0000026e38b69890;  alias, 1 drivers
S_0000026e38a95c10 .scope module, "u3" "orgate" 2 9, 3 25 0, S_0000026e38b6cac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0000026e38a62c80 .functor OR 1, v0000026e38a93c50_0, v0000026e38a93a70_0, C4<0>, C4<0>;
v0000026e38a95da0_0 .net "in1", 0 0, v0000026e38a93c50_0;  1 drivers
v0000026e38a95e40_0 .net "in2", 0 0, v0000026e38a93a70_0;  1 drivers
v0000026e38a62a10_0 .net "out1", 0 0, L_0000026e38a62c80;  alias, 1 drivers
    .scope S_0000026e38b6cac0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e38a62ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e38a62b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e38a93c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026e38a93a70_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000026e38b6cac0;
T_1 ;
    %delay 4, 0;
    %load/vec4 v0000026e38a62ab0_0;
    %inv;
    %store/vec4 v0000026e38a62ab0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026e38b6cac0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000026e38a62b50_0;
    %inv;
    %store/vec4 v0000026e38a62b50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026e38b6cac0;
T_3 ;
    %delay 6, 0;
    %load/vec4 v0000026e38a93c50_0;
    %inv;
    %store/vec4 v0000026e38a93c50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026e38b6cac0;
T_4 ;
    %delay 7, 0;
    %load/vec4 v0000026e38a93a70_0;
    %inv;
    %store/vec4 v0000026e38a93a70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026e38b6cac0;
T_5 ;
    %vpi_call 2 22 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "xor_tb.v";
    "xor.v";
