

================================================================
== Vitis HLS Report for 'decision_function_102'
================================================================
* Date:           Thu Jan 23 13:41:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_30_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_30_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 26 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_48_val_read, i18 87452" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1945 = icmp_slt  i18 %x_7_val_read, i18 6833" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1945' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1946 = icmp_slt  i18 %x_48_val_read, i18 88358" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1946' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1947 = icmp_slt  i18 %x_14_val_read, i18 35" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1947' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1948 = icmp_slt  i18 %x_16_val_read, i18 105" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1948' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1949 = icmp_slt  i18 %x_7_val_read, i18 6920" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1949' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1950 = icmp_slt  i18 %x_33_val_read, i18 897" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1950' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1951 = icmp_slt  i18 %x_13_val_read, i18 493" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1951' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1952 = icmp_slt  i18 %x_47_val_read, i18 65428" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1952' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1953 = icmp_slt  i18 %x_49_val_read, i18 17533" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1953' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1954 = icmp_slt  i18 %x_1_val_read, i18 236826" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1954' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1955 = icmp_slt  i18 %x_29_val_read, i18 6297" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1955' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1956 = icmp_slt  i18 %x_7_val_read, i18 7348" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1956' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1957 = icmp_slt  i18 %x_12_val_read, i18 258667" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1957' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1958 = icmp_slt  i18 %x_23_val_read, i18 11" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1958' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1959 = icmp_slt  i18 %x_7_val_read, i18 6172" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1959' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1960 = icmp_slt  i18 %x_5_val_read, i18 29611" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1960' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1961 = icmp_slt  i18 %x_25_val_read, i18 280" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1961' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1962 = icmp_slt  i18 %x_15_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1962' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1963 = icmp_slt  i18 %x_37_val_read, i18 3" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1963' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1964 = icmp_slt  i18 %x_50_val_read, i18 83383" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1964' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1965 = icmp_slt  i18 %x_33_val_read, i18 509" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1965' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1966 = icmp_slt  i18 %x_44_val_read, i18 15" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1966' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1967 = icmp_slt  i18 %x_27_val_read, i18 11338" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1967' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1968 = icmp_slt  i18 %x_18_val_read, i18 1052" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1968' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1969 = icmp_slt  i18 %x_36_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1969' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1970 = icmp_slt  i18 %x_48_val_read, i18 88275" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1970' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1971 = icmp_slt  i18 %x_39_val_read, i18 1171" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1971' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_1972 = icmp_slt  i18 %x_44_val_read, i18 34" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1972' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_1973 = icmp_slt  i18 %x_45_val_read, i18 189" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1973' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln86_1974 = icmp_slt  i18 %x_30_val_read, i18 313" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1974' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1945, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_931 = xor i1 %icmp_ln86_1945, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_931" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_2198 = and i1 %icmp_ln86_1947, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_2198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_369)   --->   "%xor_ln104_933 = xor i1 %icmp_ln86_1947, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_369 = and i1 %and_ln102, i1 %xor_ln104_933" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_2199 = and i1 %icmp_ln86_1948, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_2199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_370)   --->   "%xor_ln104_934 = xor i1 %icmp_ln86_1948, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_370 = and i1 %and_ln104, i1 %xor_ln104_934" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_2202 = and i1 %icmp_ln86_1951, i1 %and_ln102_2198" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_2202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_937 = xor i1 %icmp_ln86_1951, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_2203 = and i1 %icmp_ln86_1952, i1 %and_ln104_369" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_2203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%xor_ln104_938 = xor i1 %icmp_ln86_1952, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_2204 = and i1 %icmp_ln86_1953, i1 %and_ln102_2199" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_2204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%xor_ln104_939 = xor i1 %icmp_ln86_1953, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_2205 = and i1 %icmp_ln86_1954, i1 %and_ln104_370" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_2205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%xor_ln104_940 = xor i1 %icmp_ln86_1954, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%and_ln102_2210 = and i1 %icmp_ln86_1959, i1 %and_ln102_2202" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_2210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2211 = and i1 %icmp_ln86_1960, i1 %xor_ln104_937" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2212 = and i1 %and_ln102_2211, i1 %and_ln102_2198" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%and_ln102_2213 = and i1 %icmp_ln86_1961, i1 %and_ln102_2203" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%and_ln102_2214 = and i1 %icmp_ln86_1962, i1 %xor_ln104_938" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%and_ln102_2215 = and i1 %and_ln102_2214, i1 %and_ln104_369" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%and_ln102_2216 = and i1 %icmp_ln86_1963, i1 %and_ln102_2204" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%and_ln102_2217 = and i1 %icmp_ln86_1964, i1 %xor_ln104_939" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%and_ln102_2218 = and i1 %and_ln102_2217, i1 %and_ln102_2199" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1902)   --->   "%and_ln102_2219 = and i1 %icmp_ln86_1965, i1 %and_ln102_2205" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%and_ln102_2220 = and i1 %icmp_ln86_1966, i1 %xor_ln104_940" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%and_ln102_2221 = and i1 %and_ln102_2220, i1 %and_ln104_370" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%xor_ln117 = xor i1 %and_ln102_2210, i1 1" [firmware/BDT.h:117]   --->   Operation 87 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_2202, i1 %and_ln102_2212" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%select_ln117 = select i1 %and_ln102_2202, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%select_ln117_1891 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%zext_ln117_211 = zext i2 %select_ln117_1891" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%or_ln117_1773 = or i1 %and_ln102_2198, i1 %and_ln102_2213" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1892 = select i1 %and_ln102_2198, i3 %zext_ln117_211, i3 4" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1892' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln117_1774 = or i1 %and_ln102_2198, i1 %and_ln102_2203" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1774' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%select_ln117_1893 = select i1 %or_ln117_1773, i3 %select_ln117_1892, i3 5" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%or_ln117_1775 = or i1 %or_ln117_1774, i1 %and_ln102_2215" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1894 = select i1 %or_ln117_1774, i3 %select_ln117_1893, i3 6" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1894' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%select_ln117_1895 = select i1 %or_ln117_1775, i3 %select_ln117_1894, i3 7" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%zext_ln117_212 = zext i3 %select_ln117_1895" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%or_ln117_1776 = or i1 %and_ln102, i1 %and_ln102_2216" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1896 = select i1 %and_ln102, i4 %zext_ln117_212, i4 8" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1896' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_1777 = or i1 %and_ln102, i1 %and_ln102_2204" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1777' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%select_ln117_1897 = select i1 %or_ln117_1776, i4 %select_ln117_1896, i4 9" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%or_ln117_1778 = or i1 %or_ln117_1777, i1 %and_ln102_2218" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1898 = select i1 %or_ln117_1777, i4 %select_ln117_1897, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1898' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_1779 = or i1 %and_ln102, i1 %and_ln102_2199" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%select_ln117_1899 = select i1 %or_ln117_1778, i4 %select_ln117_1898, i4 11" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1902)   --->   "%or_ln117_1780 = or i1 %or_ln117_1779, i1 %and_ln102_2219" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1900 = select i1 %or_ln117_1779, i4 %select_ln117_1899, i4 12" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1900' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_1781 = or i1 %or_ln117_1779, i1 %and_ln102_2205" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1781' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1902)   --->   "%select_ln117_1901 = select i1 %or_ln117_1780, i4 %select_ln117_1900, i4 13" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%or_ln117_1782 = or i1 %or_ln117_1781, i1 %and_ln102_2221" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1902 = select i1 %or_ln117_1781, i4 %select_ln117_1901, i4 14" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1902' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%select_ln117_1903 = select i1 %or_ln117_1782, i4 %select_ln117_1902, i4 15" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1904)   --->   "%zext_ln117_213 = zext i4 %select_ln117_1903" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1904 = select i1 %icmp_ln86, i5 %zext_ln117_213, i5 16" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1904' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 118 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_2197 = and i1 %icmp_ln86_1946, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_2197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_368)   --->   "%xor_ln104_932 = xor i1 %icmp_ln86_1946, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_368 = and i1 %xor_ln104_932, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_2200 = and i1 %icmp_ln86_1949, i1 %and_ln102_2197" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_2200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_371)   --->   "%xor_ln104_935 = xor i1 %icmp_ln86_1949, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_371 = and i1 %and_ln102_2197, i1 %xor_ln104_935" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_2201 = and i1 %icmp_ln86_1950, i1 %and_ln104_368" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_372)   --->   "%xor_ln104_936 = xor i1 %icmp_ln86_1950, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_372 = and i1 %and_ln104_368, i1 %xor_ln104_936" [firmware/BDT.h:104]   --->   Operation 128 'and' 'and_ln104_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%and_ln102_2206 = and i1 %icmp_ln86_1955, i1 %and_ln102_2200" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_2206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1908)   --->   "%xor_ln104_941 = xor i1 %icmp_ln86_1955, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.12ns)   --->   "%and_ln102_2207 = and i1 %icmp_ln86_1956, i1 %and_ln104_371" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_2207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1912)   --->   "%xor_ln104_942 = xor i1 %icmp_ln86_1956, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.12ns)   --->   "%and_ln102_2208 = and i1 %icmp_ln86_1957, i1 %and_ln102_2201" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_2208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1916)   --->   "%xor_ln104_943 = xor i1 %icmp_ln86_1957, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.12ns)   --->   "%and_ln102_2209 = and i1 %icmp_ln86_1958, i1 %and_ln104_372" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_2209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_944 = xor i1 %icmp_ln86_1958, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1906)   --->   "%and_ln102_2222 = and i1 %icmp_ln86_1967, i1 %and_ln102_2206" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1908)   --->   "%and_ln102_2223 = and i1 %icmp_ln86_1968, i1 %xor_ln104_941" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1908)   --->   "%and_ln102_2224 = and i1 %and_ln102_2223, i1 %and_ln102_2200" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1910)   --->   "%and_ln102_2225 = and i1 %icmp_ln86_1969, i1 %and_ln102_2207" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1912)   --->   "%and_ln102_2226 = and i1 %icmp_ln86_1970, i1 %xor_ln104_942" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1912)   --->   "%and_ln102_2227 = and i1 %and_ln102_2226, i1 %and_ln104_371" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1914)   --->   "%and_ln102_2228 = and i1 %icmp_ln86_1971, i1 %and_ln102_2208" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1916)   --->   "%and_ln102_2229 = and i1 %icmp_ln86_1972, i1 %xor_ln104_943" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1916)   --->   "%and_ln102_2230 = and i1 %and_ln102_2229, i1 %and_ln102_2201" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1918)   --->   "%and_ln102_2231 = and i1 %icmp_ln86_1973, i1 %and_ln102_2209" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2232 = and i1 %icmp_ln86_1974, i1 %xor_ln104_944" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2233 = and i1 %and_ln102_2232, i1 %and_ln104_372" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1906)   --->   "%or_ln117_1783 = or i1 %icmp_ln86, i1 %and_ln102_2222" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln117_1784 = or i1 %icmp_ln86, i1 %and_ln102_2206" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1784' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1906)   --->   "%select_ln117_1905 = select i1 %or_ln117_1783, i5 %select_ln117_1904, i5 17" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1908)   --->   "%or_ln117_1785 = or i1 %or_ln117_1784, i1 %and_ln102_2224" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1906 = select i1 %or_ln117_1784, i5 %select_ln117_1905, i5 18" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1906' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln117_1786 = or i1 %icmp_ln86, i1 %and_ln102_2200" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1786' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1908)   --->   "%select_ln117_1907 = select i1 %or_ln117_1785, i5 %select_ln117_1906, i5 19" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1910)   --->   "%or_ln117_1787 = or i1 %or_ln117_1786, i1 %and_ln102_2225" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1908 = select i1 %or_ln117_1786, i5 %select_ln117_1907, i5 20" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1908' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln117_1788 = or i1 %or_ln117_1786, i1 %and_ln102_2207" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1788' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1910)   --->   "%select_ln117_1909 = select i1 %or_ln117_1787, i5 %select_ln117_1908, i5 21" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1912)   --->   "%or_ln117_1789 = or i1 %or_ln117_1788, i1 %and_ln102_2227" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1910 = select i1 %or_ln117_1788, i5 %select_ln117_1909, i5 22" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1910' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln117_1790 = or i1 %icmp_ln86, i1 %and_ln102_2197" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1790' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1912)   --->   "%select_ln117_1911 = select i1 %or_ln117_1789, i5 %select_ln117_1910, i5 23" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1914)   --->   "%or_ln117_1791 = or i1 %or_ln117_1790, i1 %and_ln102_2228" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1912 = select i1 %or_ln117_1790, i5 %select_ln117_1911, i5 24" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1912' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.12ns)   --->   "%or_ln117_1792 = or i1 %or_ln117_1790, i1 %and_ln102_2208" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1792' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1914)   --->   "%select_ln117_1913 = select i1 %or_ln117_1791, i5 %select_ln117_1912, i5 25" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1916)   --->   "%or_ln117_1793 = or i1 %or_ln117_1792, i1 %and_ln102_2230" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1914 = select i1 %or_ln117_1792, i5 %select_ln117_1913, i5 26" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1914' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln117_1794 = or i1 %or_ln117_1790, i1 %and_ln102_2201" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1794' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1916)   --->   "%select_ln117_1915 = select i1 %or_ln117_1793, i5 %select_ln117_1914, i5 27" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1918)   --->   "%or_ln117_1795 = or i1 %or_ln117_1794, i1 %and_ln102_2231" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1916 = select i1 %or_ln117_1794, i5 %select_ln117_1915, i5 28" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1916' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns)   --->   "%or_ln117_1796 = or i1 %or_ln117_1794, i1 %and_ln102_2209" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1796' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1918)   --->   "%select_ln117_1917 = select i1 %or_ln117_1795, i5 %select_ln117_1916, i5 29" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1797 = or i1 %or_ln117_1796, i1 %and_ln102_2233" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1918 = select i1 %or_ln117_1796, i5 %select_ln117_1917, i5 30" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_1918' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1919 = select i1 %or_ln117_1797, i5 %select_ln117_1918, i5 31" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4088, i5 1, i12 81, i5 2, i12 4082, i5 3, i12 1270, i5 4, i12 439, i5 5, i12 3959, i5 6, i12 3966, i5 7, i12 94, i5 8, i12 93, i5 9, i12 3932, i5 10, i12 4020, i5 11, i12 141, i5 12, i12 63, i5 13, i12 3738, i5 14, i12 3561, i5 15, i12 16, i5 16, i12 563, i5 17, i12 3714, i5 18, i12 4016, i5 19, i12 909, i5 20, i12 3741, i5 21, i12 2898, i5 22, i12 3986, i5 23, i12 3400, i5 24, i12 3782, i5 25, i12 4075, i5 26, i12 4084, i5 27, i12 116, i5 28, i12 255, i5 29, i12 3887, i5 30, i12 3397, i5 31, i12 3938, i12 0, i5 %select_ln117_1919" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 180 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_48_val_read', firmware/BDT.h:86) on port 'x_48_val' (firmware/BDT.h:86) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [50]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [82]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2198', firmware/BDT.h:102) [88]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2202', firmware/BDT.h:102) [100]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [142]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1891', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1892', firmware/BDT.h:117) [147]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1893', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1894', firmware/BDT.h:117) [151]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1895', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1896', firmware/BDT.h:117) [155]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1897', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1898', firmware/BDT.h:117) [159]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1899', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1900', firmware/BDT.h:117) [163]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1901', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1902', firmware/BDT.h:117) [167]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1903', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1904', firmware/BDT.h:117) [171]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2197', firmware/BDT.h:102) [85]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2200', firmware/BDT.h:102) [94]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2206', firmware/BDT.h:102) [108]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1784', firmware/BDT.h:117) [172]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1906', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1907', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1908', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1909', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1910', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1911', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1912', firmware/BDT.h:117) [187]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1913', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1914', firmware/BDT.h:117) [191]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1915', firmware/BDT.h:117) [193]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1916', firmware/BDT.h:117) [195]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1917', firmware/BDT.h:117) [197]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1918', firmware/BDT.h:117) [199]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1919', firmware/BDT.h:117) [200]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [201]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
