{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644769773515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644769773515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 19:29:33 2022 " "Processing started: Sun Feb 13 19:29:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644769773515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1644769773515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_pipeline -c fft_pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_pipeline -c fft_pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1644769773515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1644769773896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_fft_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fft_pipeline " "Found entity 1: test_fft_pipeline" {  } { { "Testbench/test_fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_controller_and_agu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_controller_and_agu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_controller_and_agu " "Found entity 1: test_controller_and_agu" {  } { { "Testbench/test_controller_and_agu.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_controller_and_agu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Verilog/rom.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Verilog/ram.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_re b_re fft_pipeline.v(464) " "Verilog HDL Declaration information at fft_pipeline.v(464): object \"B_re\" differs only in case from object \"b_re\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 464 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1644769781343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_img b_img fft_pipeline.v(465) " "Verilog HDL Declaration information at fft_pipeline.v(465): object \"B_img\" differs only in case from object \"b_img\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 465 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1644769781343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft_pipeline.v(501) " "Verilog HDL Declaration information at fft_pipeline.v(501): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 501 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1644769781344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft_pipeline.v(503) " "Verilog HDL Declaration information at fft_pipeline.v(503): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 503 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1644769781344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fft_pipeline.v 9 9 " "Found 9 design units, including 9 entities, in source file verilog/fft_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pipeline " "Found entity 1: fft_pipeline" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "2 agu " "Found entity 2: agu" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "3 rotate " "Found entity 3: rotate" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem_bank " "Found entity 4: mem_bank" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "5 dual_port_ram_single_clock " "Found entity 5: dual_port_ram_single_clock" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "6 data_path " "Found entity 6: data_path" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_rom " "Found entity 7: my_rom" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "8 butterfly " "Found entity 8: butterfly" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""} { "Info" "ISGN_ENTITY_NAME" "9 controller " "Found entity 9: controller" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD test_fft_pipeline2.v(10) " "Verilog HDL Declaration information at test_fft_pipeline2.v(10): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "Testbench/test_fft_pipeline2.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1644769781347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_fft_pipeline2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fft_pipeline2 " "Found entity 1: test_fft_pipeline2" {  } { { "Testbench/test_fft_pipeline2.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644769781347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1644769781347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_pipeline " "Elaborating entity \"fft_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1644769781436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agu agu:agu " "Elaborating entity \"agu\" for hierarchy \"agu:agu\"" {  } { { "Verilog/fft_pipeline.v" "agu" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fft_pipeline.v(154) " "Verilog HDL assignment warning at fft_pipeline.v(154): truncated value with size 32 to match size of target (3)" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1644769781449 "|fft_pipeline|agu:agu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate agu:agu\|rotate:rot1 " "Elaborating entity \"rotate\" for hierarchy \"agu:agu\|rotate:rot1\"" {  } { { "Verilog/fft_pipeline.v" "rot1" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "Verilog/fft_pipeline.v" "controller" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "Verilog/fft_pipeline.v" "dp" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_bank data_path:dp\|mem_bank:mem_bank0 " "Elaborating entity \"mem_bank\" for hierarchy \"data_path:dp\|mem_bank:mem_bank0\"" {  } { { "Verilog/fft_pipeline.v" "mem_bank0" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_single_clock data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram " "Elaborating entity \"dual_port_ram_single_clock\" for hierarchy \"data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram\"" {  } { { "Verilog/fft_pipeline.v" "ram" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom data_path:dp\|my_rom:rom " "Elaborating entity \"my_rom\" for hierarchy \"data_path:dp\|my_rom:rom\"" {  } { { "Verilog/fft_pipeline.v" "rom" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1644769781508 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "F:/Program/Quartus/FFT1024_pipeline/ " "Can't open VHDL or Verilog HDL file \"F:/Program/Quartus/FFT1024_pipeline/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Design Software" 0 -1 1644769781510 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 fft_pipeline.v(430) " "Net \"rom.data_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1644769781512 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 fft_pipeline.v(430) " "Net \"rom.waddr_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1644769781512 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 fft_pipeline.v(430) " "Net \"rom.we_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1644769781512 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_path:dp\|my_rom:rom " "Can't elaborate user hierarchy \"data_path:dp\|my_rom:rom\"" {  } { { "Verilog/fft_pipeline.v" "rom" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 398 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1644769781513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg " "Generated suppressed messages file F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1644769781538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644769781544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 13 19:29:41 2022 " "Processing ended: Sun Feb 13 19:29:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644769781544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644769781544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644769781544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1644769781544 ""}
