
Modifying /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/config/modelsim.ini
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling package RISCV_CORE_CONFIG
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity registerfile
-- Compiling architecture registerfile_arch of registerfile
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity decode
-- Compiling architecture decode_arch of decode
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity fetch
-- Compiling architecture fetch_arch of fetch
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity pc_counter
-- Compiling architecture pc_counter_arch of pc_counter
Modifying /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/config/modelsim.ini
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Compiling package RISCV_CORE_CONFIG_BENCH
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd(13): Library vunit_lib not found.
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd(14): near "context": syntax error
Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd(13): Library vunit_lib not found.
** Error: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd(14): near "context": syntax error

Total Errors :	4
Total Warnings :	0
