$date
	Sun Jan 23 16:08:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BITXOR $end
$var wire 1 ! rangexor $end
$var reg 1 " clk $end
$var reg 3 # idx [2:0] $end
$var reg 2 $ inst [1:0] $end
$var reg 1 % reset $end
$var reg 1 & val $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
b0 $
b0 #
1"
0!
$end
#5
0"
#10
1"
0%
#15
0"
#20
1"
1&
#25
0"
#30
1"
0&
#35
0"
#40
1"
b100 #
1&
#45
0"
#50
1"
b111 #
0&
b11 $
#55
0"
#60
1"
b1 $
#65
0"
#70
1"
b11 #
b11 $
#75
0"
#80
1!
1"
b1 $
#85
0"
#90
0!
1"
b100 #
1&
b11 $
#95
0"
#100
1!
1"
b1 $
#105
0"
#110
0!
1"
b101 #
b0 $
#115
0"
#120
1"
b110 #
#125
0"
#130
1"
b0 #
#135
0"
#140
1"
b11 #
0&
b11 $
#145
0"
#150
1"
b1 $
#155
0"
#160
1"
b111 #
1&
b11 $
#165
0"
#170
1!
1"
b1 $
#175
0"
#180
1"
