Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sun Oct  4 22:08:56 2015
| Host             : cascade.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : 
| Design           : adau1761_test
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 16.598 (Junction temp exceeded!) |
| Dynamic (W)              | 15.326                           |
| Device Static (W)        | 1.272                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     1.320 |     1136 |       --- |             --- |
|   LUT as Logic          |     1.190 |      520 |     53200 |            0.98 |
|   CARRY4                |     0.044 |       17 |     13300 |            0.13 |
|   Register              |     0.043 |      210 |    106400 |            0.20 |
|   F7/F8 Muxes           |     0.029 |      126 |     53200 |            0.24 |
|   BUFG                  |     0.012 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.002 |        1 |     17400 |           <0.01 |
|   Others                |     0.000 |      203 |       --- |             --- |
| Signals                 |     4.153 |     1364 |       --- |             --- |
| Block RAM               |     3.321 |    132.5 |       140 |           94.64 |
| MMCM                    |     4.414 |        1 |         4 |           25.00 |
| I/O                     |     2.118 |       18 |       200 |            9.00 |
| Static Power            |     1.272 |          |           |                 |
| Total                   |    16.598 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     8.987 |       8.606 |      0.381 |
| Vccaux    |       1.800 |     2.707 |       2.607 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.982 |       0.981 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.438 |       0.262 |      0.176 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| adau1761_test                           |    15.326 |
|   Inst_adau1761_izedboard               |     1.412 |
|     Inst_i2c                            |     1.197 |
|       Inst_adau1761_configuraiton_data  |     0.642 |
|       Inst_i3c2                         |     0.555 |
|     Inst_i2s_data_interface             |     0.092 |
|     i_ADAU1761_interface                |     0.035 |
|     i_i2s_sda_obuf                      |     0.000 |
|   file_src                              |     6.935 |
|     mem0                                |     2.454 |
|       U0                                |     2.454 |
|         inst_blk_mem_gen                |     2.454 |
|           gnativebmg.native_blk_mem_gen |     2.454 |
|             valid.cstr                  |     2.454 |
|               has_mux_b.B               |     0.641 |
|               ramloop[0].ram.r          |     0.217 |
|                 prim_init.ram           |     0.217 |
|               ramloop[10].ram.r         |     0.206 |
|                 prim_init.ram           |     0.206 |
|               ramloop[11].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[12].ram.r         |     0.312 |
|                 prim_init.ram           |     0.312 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[14].ram.r         |     0.087 |
|                 prim_init.ram           |     0.087 |
|               ramloop[15].ram.r         |     0.012 |
|                 prim_init.ram           |     0.012 |
|               ramloop[16].ram.r         |     0.019 |
|                 prim_init.ram           |     0.019 |
|               ramloop[17].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[18].ram.r         |     0.017 |
|                 prim_init.ram           |     0.017 |
|               ramloop[19].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[20].ram.r         |     0.009 |
|                 prim_init.ram           |     0.009 |
|               ramloop[21].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[22].ram.r         |     0.020 |
|                 prim_init.ram           |     0.020 |
|               ramloop[23].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[24].ram.r         |     0.008 |
|                 prim_init.ram           |     0.008 |
|               ramloop[25].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[26].ram.r         |     0.006 |
|                 prim_init.ram           |     0.006 |
|               ramloop[27].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[28].ram.r         |     0.006 |
|                 prim_init.ram           |     0.006 |
|               ramloop[29].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[30].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[31].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[32].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[33].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[34].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[35].ram.r         |     0.220 |
|                 prim_init.ram           |     0.220 |
|               ramloop[36].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[3].ram.r          |     0.214 |
|                 prim_init.ram           |     0.214 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |     0.217 |
|                 prim_init.ram           |     0.217 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[8].ram.r          |     0.214 |
|                 prim_init.ram           |     0.214 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     mem1                                |     3.038 |
|       U0                                |     3.038 |
|         inst_blk_mem_gen                |     3.038 |
|           gnativebmg.native_blk_mem_gen |     3.038 |
|             valid.cstr                  |     3.038 |
|               has_mux_b.B               |     0.643 |
|               ramloop[0].ram.r          |     0.257 |
|                 prim_init.ram           |     0.257 |
|               ramloop[10].ram.r         |     0.062 |
|                 prim_init.ram           |     0.062 |
|               ramloop[11].ram.r         |     0.200 |
|                 prim_init.ram           |     0.200 |
|               ramloop[12].ram.r         |     0.070 |
|                 prim_init.ram           |     0.070 |
|               ramloop[13].ram.r         |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[14].ram.r         |     0.012 |
|                 prim_init.ram           |     0.012 |
|               ramloop[15].ram.r         |     0.198 |
|                 prim_init.ram           |     0.198 |
|               ramloop[16].ram.r         |     0.027 |
|                 prim_init.ram           |     0.027 |
|               ramloop[17].ram.r         |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[18].ram.r         |     0.269 |
|                 prim_init.ram           |     0.269 |
|               ramloop[19].ram.r         |     0.058 |
|                 prim_init.ram           |     0.058 |
|               ramloop[1].ram.r          |     0.027 |
|                 prim_init.ram           |     0.027 |
|               ramloop[20].ram.r         |     0.053 |
|                 prim_init.ram           |     0.053 |
|               ramloop[21].ram.r         |     0.204 |
|                 prim_init.ram           |     0.204 |
|               ramloop[22].ram.r         |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[23].ram.r         |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[24].ram.r         |     0.080 |
|                 prim_init.ram           |     0.080 |
|               ramloop[25].ram.r         |     0.009 |
|                 prim_init.ram           |     0.009 |
|               ramloop[26].ram.r         |     0.009 |
|                 prim_init.ram           |     0.009 |
|               ramloop[27].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[28].ram.r         |     0.018 |
|                 prim_init.ram           |     0.018 |
|               ramloop[29].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[2].ram.r          |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[30].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[31].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[32].ram.r         |     0.024 |
|                 prim_init.ram           |     0.024 |
|               ramloop[33].ram.r         |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[34].ram.r         |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[35].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[36].ram.r         |     0.013 |
|                 prim_init.ram           |     0.013 |
|               ramloop[37].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[38].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[39].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[3].ram.r          |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[40].ram.r         |     0.016 |
|                 prim_init.ram           |     0.016 |
|               ramloop[41].ram.r         |     0.003 |
|                 prim_init.ram           |     0.003 |
|               ramloop[42].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[43].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[44].ram.r         |     0.010 |
|                 prim_init.ram           |     0.010 |
|               ramloop[45].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[46].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[47].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[48].ram.r         |     0.013 |
|                 prim_init.ram           |     0.013 |
|               ramloop[49].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[4].ram.r          |     0.200 |
|                 prim_init.ram           |     0.200 |
|               ramloop[50].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[51].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[52].ram.r         |     0.011 |
|                 prim_init.ram           |     0.011 |
|               ramloop[53].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[54].ram.r         |     0.015 |
|                 prim_init.ram           |     0.015 |
|               ramloop[55].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[56].ram.r         |     0.010 |
|                 prim_init.ram           |     0.010 |
|               ramloop[57].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[58].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[59].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[5].ram.r          |     0.026 |
|                 prim_init.ram           |     0.026 |
|               ramloop[60].ram.r         |     0.009 |
|                 prim_init.ram           |     0.009 |
|               ramloop[61].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[62].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[63].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[64].ram.r         |     0.018 |
|                 prim_init.ram           |     0.018 |
|               ramloop[65].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[66].ram.r         |     0.002 |
|                 prim_init.ram           |     0.002 |
|               ramloop[67].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[68].ram.r         |     0.012 |
|                 prim_init.ram           |     0.012 |
|               ramloop[69].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[6].ram.r          |     0.025 |
|                 prim_init.ram           |     0.025 |
|               ramloop[70].ram.r         |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[71].ram.r         |     0.013 |
|                 prim_init.ram           |     0.013 |
|               ramloop[72].ram.r         |     0.005 |
|                 prim_init.ram           |     0.005 |
|               ramloop[7].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[8].ram.r          |     0.203 |
|                 prim_init.ram           |     0.203 |
|               ramloop[9].ram.r          |     0.026 |
|                 prim_init.ram           |     0.026 |
|   i_clocking                            |     4.802 |
+-----------------------------------------+-----------+


