{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 11:16:26 2018 " "Info: Processing started: Tue Jan 16 11:16:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst6 inst6 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst6\" and destination register \"inst6\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X18_Y26_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst6~13 2 COMB LCCOMB_X18_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'inst6~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst6 inst6~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst6 3 REG LCFF_X18_Y26_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst6~13 inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst6 inst6~13 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst6 {} inst6~13 {} inst6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.183 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CLK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.712 ns) 2.338 ns inst 2 REG LCFF_X18_Y26_N17 4 " "Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLK inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.183 ns inst6 3 REG LCFF_X18_Y26_N21 4 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.183 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 66.89 % ) " "Info: Total cell delay = 2.129 ns ( 66.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 33.11 % ) " "Info: Total interconnect delay = 1.054 ns ( 33.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK inst inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.183 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CLK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.712 ns) 2.338 ns inst 2 REG LCFF_X18_Y26_N17 4 " "Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLK inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.618 ns) 3.183 ns inst6 3 REG LCFF_X18_Y26_N21 4 " "Info: 3: + IC(0.227 ns) + CELL(0.618 ns) = 3.183 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { inst inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 66.89 % ) " "Info: Total cell delay = 2.129 ns ( 66.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 33.11 % ) " "Info: Total interconnect delay = 1.054 ns ( 33.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK inst inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK inst inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst6 inst6~13 inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst6 {} inst6~13 {} inst6 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK inst inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} inst {} inst6 {} } { 0.000ns 0.000ns 0.827ns 0.227ns } { 0.000ns 0.799ns 0.712ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst6 {} } {  } {  } "" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst J CLK 4.100 ns register " "Info: tsu for register \"inst\" (data pin = \"J\", clock pin = \"CLK\") is 4.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.254 ns + Longest pin register " "Info: + Longest pin to register delay is 6.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns J 1 PIN PIN_AA10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 3; PIN Node = 'J'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 48 56 224 64 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.274 ns) + CELL(0.053 ns) 6.099 ns inst~13 2 COMB LCCOMB_X18_Y26_N16 1 " "Info: 2: + IC(5.274 ns) + CELL(0.053 ns) = 6.099 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 1; COMB Node = 'inst~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { J inst~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.254 ns inst 3 REG LCFF_X18_Y26_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.254 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~13 inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 15.67 % ) " "Info: Total cell delay = 0.980 ns ( 15.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.274 ns ( 84.33 % ) " "Info: Total interconnect delay = 5.274 ns ( 84.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { J inst~13 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.254 ns" { J {} J~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 5.274ns 0.000ns } { 0.000ns 0.772ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.244 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CLK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.618 ns) 2.244 ns inst 2 REG LCFF_X18_Y26_N17 4 " "Info: 2: + IC(0.827 ns) + CELL(0.618 ns) = 2.244 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { CLK inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 63.15 % ) " "Info: Total cell delay = 1.417 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.827 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { CLK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.827ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { J inst~13 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.254 ns" { J {} J~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 5.274ns 0.000ns } { 0.000ns 0.772ns 0.053ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { CLK inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.827ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 inst7 6.805 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"inst7\" is 6.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.228 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CLK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.712 ns) 2.338 ns inst 2 REG LCFF_X18_Y26_N17 4 " "Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLK inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.712 ns) 3.277 ns inst6 3 REG LCFF_X18_Y26_N21 4 " "Info: 3: + IC(0.227 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { inst inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.618 ns) 4.228 ns inst7 4 REG LCFF_X19_Y26_N17 3 " "Info: 4: + IC(0.333 ns) + CELL(0.618 ns) = 4.228 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { inst6 inst7 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.841 ns ( 67.19 % ) " "Info: Total cell delay = 2.841 ns ( 67.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 32.81 % ) " "Info: Total interconnect delay = 1.387 ns ( 32.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { CLK inst inst6 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.228 ns" { CLK {} CLK~combout {} inst {} inst6 {} inst7 {} } { 0.000ns 0.000ns 0.827ns 0.227ns 0.333ns } { 0.000ns 0.799ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.483 ns + Longest register pin " "Info: + Longest register to pin delay is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst7 1 REG LCFF_X19_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(1.988 ns) 2.483 ns Q3 2 PIN PIN_C13 0 " "Info: 2: + IC(0.495 ns) + CELL(1.988 ns) = 2.483 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'Q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst7 Q3 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { -72 720 896 -56 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 80.06 % ) " "Info: Total cell delay = 1.988 ns ( 80.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.495 ns ( 19.94 % ) " "Info: Total interconnect delay = 0.495 ns ( 19.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst7 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { inst7 {} Q3 {} } { 0.000ns 0.495ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { CLK inst inst6 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.228 ns" { CLK {} CLK~combout {} inst {} inst6 {} inst7 {} } { 0.000ns 0.000ns 0.827ns 0.227ns 0.333ns } { 0.000ns 0.799ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { inst7 Q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { inst7 {} Q3 {} } { 0.000ns 0.495ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst7 K CLK -0.642 ns register " "Info: th for register \"inst7\" (data pin = \"K\", clock pin = \"CLK\") is -0.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.228 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CLK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 144 32 200 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.712 ns) 2.338 ns inst 2 REG LCFF_X18_Y26_N17 4 " "Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.338 ns; Loc. = LCFF_X18_Y26_N17; Fanout = 4; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLK inst } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 288 352 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.712 ns) 3.277 ns inst6 3 REG LCFF_X18_Y26_N21 4 " "Info: 3: + IC(0.227 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 4; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { inst inst6 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 448 512 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.618 ns) 4.228 ns inst7 4 REG LCFF_X19_Y26_N17 3 " "Info: 4: + IC(0.333 ns) + CELL(0.618 ns) = 4.228 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { inst6 inst7 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.841 ns ( 67.19 % ) " "Info: Total cell delay = 2.841 ns ( 67.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 32.81 % ) " "Info: Total interconnect delay = 1.387 ns ( 32.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { CLK inst inst6 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.228 ns" { CLK {} CLK~combout {} inst {} inst6 {} inst7 {} } { 0.000ns 0.000ns 0.827ns 0.227ns 0.333ns } { 0.000ns 0.799ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.019 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns K 1 PIN PIN_B13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 64 56 224 80 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.773 ns) + CELL(0.272 ns) 4.864 ns inst7~13 2 COMB LCCOMB_X19_Y26_N16 1 " "Info: 2: + IC(3.773 ns) + CELL(0.272 ns) = 4.864 ns; Loc. = LCCOMB_X19_Y26_N16; Fanout = 1; COMB Node = 'inst7~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { K inst7~13 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.019 ns inst7 3 REG LCFF_X19_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.019 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst7~13 inst7 } "NODE_NAME" } } { "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" "" { Schematic "//vmware-host/Shared Folders/home/jikken/counter/Block1.bdf" { { 112 608 672 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 24.83 % ) " "Info: Total cell delay = 1.246 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.773 ns ( 75.17 % ) " "Info: Total interconnect delay = 3.773 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { K inst7~13 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { K {} K~combout {} inst7~13 {} inst7 {} } { 0.000ns 0.000ns 3.773ns 0.000ns } { 0.000ns 0.819ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { CLK inst inst6 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.228 ns" { CLK {} CLK~combout {} inst {} inst6 {} inst7 {} } { 0.000ns 0.000ns 0.827ns 0.227ns 0.333ns } { 0.000ns 0.799ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.019 ns" { K inst7~13 inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.019 ns" { K {} K~combout {} inst7~13 {} inst7 {} } { 0.000ns 0.000ns 3.773ns 0.000ns } { 0.000ns 0.819ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 16 11:16:29 2018 " "Info: Processing ended: Tue Jan 16 11:16:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
