module lfsr_8bit(
input clk,reset,
output reg [7:0] q
);
always@(posedge clk)
if (reset) q<=8'h1;
else q<={q[6:0],q[7]^,q[5]^q[4]^q[3]};
endmodule
