Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 29 23:20:42 2024
| Host         : LAPTOP-EJ06DPFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_advanced_timing_summary_routed.rpt -pb lab6_advanced_timing_summary_routed.pb -rpx lab6_advanced_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_advanced
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.458        0.000                      0                   70        0.189        0.000                      0                   70        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.458        0.000                      0                   70        0.189        0.000                      0                   70        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.250ns (27.793%)  route 3.248ns (72.207%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          1.159     9.686    B/u1/p_0_in
    SLICE_X1Y124         LUT4 (Prop_lut4_I2_O)        0.124     9.810 r  B/u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.810    B/u1/next_count[11]
    SLICE_X1Y124         FDCE                                         r  B/u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  B/u1/count_reg[11]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.029    15.268    B/u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.278ns (28.239%)  route 3.248ns (71.761%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          1.159     9.686    B/u1/p_0_in
    SLICE_X1Y124         LUT4 (Prop_lut4_I2_O)        0.152     9.838 r  B/u1/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.838    B/u1/next_count[12]
    SLICE_X1Y124         FDCE                                         r  B/u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  B/u1/count_reg[12]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_D)        0.075    15.314    B/u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.250ns (29.129%)  route 3.041ns (70.871%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.953     9.480    B/u1/p_0_in
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.604 r  B/u1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.604    B/u1/next_count[2]
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.669    15.010    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[2]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Setup_fdce_C_D)        0.081    15.323    B/u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.250ns (29.204%)  route 3.030ns (70.796%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.942     9.469    B/u1/p_0_in
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.593 r  B/u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.593    B/u1/next_count[0]
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.669    15.010    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[0]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Setup_fdce_C_D)        0.077    15.319    B/u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.243ns (29.013%)  route 3.041ns (70.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.953     9.480    B/u1/p_0_in
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.117     9.597 r  B/u1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.597    B/u1/next_count[3]
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.669    15.010    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[3]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Setup_fdce_C_D)        0.118    15.360    B/u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.242ns (29.071%)  route 3.030ns (70.929%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 r  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 f  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 f  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.942     9.469    B/u1/p_0_in
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.116     9.585 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.000     9.585    B/u1/next_trig
    SLICE_X2Y122         FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.669    15.010    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X2Y122         FDCE (Setup_fdce_C_D)        0.118    15.360    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.250ns (29.633%)  route 2.968ns (70.367%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.880     9.407    B/u1/p_0_in
    SLICE_X2Y124         LUT4 (Prop_lut4_I2_O)        0.124     9.531 r  B/u1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.531    B/u1/next_count[10]
    SLICE_X2Y124         FDCE                                         r  B/u1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  B/u1/count_reg[10]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)        0.077    15.316    B/u1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.274ns (30.031%)  route 2.968ns (69.969%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.880     9.407    B/u1/p_0_in
    SLICE_X2Y124         LUT4 (Prop_lut4_I2_O)        0.148     9.555 r  B/u1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.555    B/u1/next_count[13]
    SLICE_X2Y124         FDCE                                         r  B/u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  B/u1/count_reg[13]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDCE (Setup_fdce_C_D)        0.118    15.357    B/u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.250ns (29.683%)  route 2.961ns (70.317%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.873     9.399    B/u1/p_0_in
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.523 r  B/u1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.523    B/u1/next_count[14]
    SLICE_X2Y125         FDCE                                         r  B/u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  B/u1/count_reg[14]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y125         FDCE (Setup_fdce_C_D)        0.077    15.330    B/u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 B/u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.250ns (29.753%)  route 2.951ns (70.247%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.791     5.312    B/u1/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  B/u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  B/u1/count_reg[16]/Q
                         net (fo=3, routed)           0.823     6.654    B/u1/count[16]
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.153     6.807 f  B/u1/trig_i_10/O
                         net (fo=1, routed)           0.953     7.759    B/u1/trig_i_10_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I4_O)        0.331     8.090 r  B/u1/trig_i_8/O
                         net (fo=1, routed)           0.312     8.402    B/u1/trig_i_8_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124     8.526 r  B/u1/trig_i_3/O
                         net (fo=25, routed)          0.863     9.389    B/u1/p_0_in
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     9.513 r  B/u1/count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.513    B/u1/next_count[15]
    SLICE_X2Y125         FDCE                                         r  B/u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.666    15.007    B/u1/clk_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  B/u1/count_reg[15]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y125         FDCE (Setup_fdce_C_D)        0.081    15.334    B/u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.559     1.442    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  A/m0/pwm_0/count_reg[11]/Q
                         net (fo=16, routed)          0.137     1.720    A/m0/pwm_0/count_reg[11]
    SLICE_X14Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000     1.765    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y66         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     1.954    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.120     1.576    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.991%)  route 0.112ns (33.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     1.592 r  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.112     1.704    B/clk1/cnt_reg[2]
    SLICE_X5Y72          LUT6 (Prop_lut6_I3_O)        0.099     1.803 r  B/clk1/cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.803    B/clk1/cnt[5]_i_3_n_0
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092     1.556    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.187ns (50.617%)  route 0.182ns (49.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    B/clk1/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.182     1.788    B/clk1/cnt_reg[0]
    SLICE_X5Y72          LUT3 (Prop_lut3_I2_O)        0.046     1.834 r  B/clk1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    B/clk1/cnt[2]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.107     1.584    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  B/clk1/cnt_reg[5]/Q
                         net (fo=6, routed)           0.171     1.777    B/clk1/cnt_reg[5]
    SLICE_X4Y72          LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    B/clk1/cnt[0]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    B/clk1/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.569    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.665     1.549    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDCE (Prop_fdce_C_Q)         0.164     1.713 f  B/u1/count_reg[0]/Q
                         net (fo=2, routed)           0.175     1.888    B/u1/count[0]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.045     1.933 r  B/u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    B/u1/next_count[0]
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.937     2.065    B/u1/clk_IBUF_BUFG
    SLICE_X2Y122         FDCE                                         r  B/u1/count_reg[0]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X2Y122         FDCE (Hold_fdce_C_D)         0.120     1.669    B/u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    B/clk1/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  B/clk1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  B/clk1/cnt_reg[0]/Q
                         net (fo=8, routed)           0.182     1.788    B/clk1/cnt_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    B/clk1/cnt[1]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.849     1.976    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091     1.568    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=3, routed)           0.117     1.698    A/m1/pwm_0/count_reg[4]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  A/m1/pwm_0/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.743    A/m1/pwm_0/count[4]_i_5__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.813 r  A/m1/pwm_0/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.813    A/m1/pwm_0/count_reg[4]_i_1__0_n_7
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.823     1.951    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.544    A/m1/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.523%)  route 0.205ns (52.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.581     1.464    B/clk1/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  B/clk1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  B/clk1/cnt_reg[1]/Q
                         net (fo=8, routed)           0.205     1.811    B/clk1/cnt_reg[1]
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    B/clk1/cnt[4]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.850     1.977    B/clk1/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092     1.570    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=3, routed)           0.117     1.698    A/m1/pwm_0/count_reg[4]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  A/m1/pwm_0/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.743    A/m1/pwm_0/count[4]_i_5__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.849 r  A/m1/pwm_0/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.849    A/m1/pwm_0/count_reg[4]_i_1__0_n_6
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.823     1.951    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  A/m1/pwm_0/count_reg[5]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.105     1.544    A/m1/pwm_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  A/m0/pwm_0/count_reg[3]/Q
                         net (fo=3, routed)           0.170     1.754    A/m0/pwm_0/count_reg[3]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  A/m0/pwm_0/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.799    A/m0/pwm_0/count[0]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.862 r  A/m0/pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    A/m0/pwm_0/count_reg[0]_i_1_n_4
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.105     1.548    A/m0/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y66   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y66   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y67   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   A/m0/pwm_0/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   A/m0/pwm_0/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   A/m0/pwm_0/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   A/m0/pwm_0/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y66   A/m0/pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y66   A/m0/pwm_0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y67   A/m0/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y79   A/m1/pwm_0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y79   A/m1/pwm_0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82   A/m1/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y79   A/m1/pwm_0/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y79   A/m1/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y81   A/m1/pwm_0/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y81   A/m1/pwm_0/PWM_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72    B/clk1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    B/clk1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    B/clk1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    B/clk1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    B/clk1/cnt_reg[5]/C



