// Seed: 4183231771
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    output id_6,
    output id_7
);
  always @(id_4 or 1'b0 == id_2) begin
    id_6 <= id_5;
  end
  always @(posedge 1) begin
    id_6 = (id_4) - 1'b0 == id_4;
    if (1) begin
      SystemTFIdentifier(1, 1);
      id_1 <= id_3;
    end else SystemTFIdentifier(id_3, id_2);
  end
  assign id_7 = 1'b0;
endmodule
