From f1b24931de55ef8e1605943619f4649764ac0f55 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Wed, 4 Apr 2018 10:48:33 +0800
Subject: [PATCH] clk: rockchip: rk3308: Add clock id for i2s mux clk

Change-Id: Iddf2070da1e2128ca15954c1a14d52e856e7b40f
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk3308.c      | 16 ++++++++--------
 include/dt-bindings/clock/rk3308-cru.h |  8 ++++++++
 2 files changed, 16 insertions(+), 8 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk3308.c b/drivers/clk/rockchip/clk-rk3308.c
index edd0f18ad727..37b5e90f10d9 100644
--- a/drivers/clk/rockchip/clk-rk3308.c
+++ b/drivers/clk/rockchip/clk-rk3308.c
@@ -236,35 +236,35 @@ static struct rockchip_clk_branch rk3308_pdm_fracmux __initdata =
 			RK3308_CLKSEL_CON(46), 15, 1, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s0_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s0_8ch_tx_mux", mux_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S0_8CH_TX_MUX, "clk_i2s0_8ch_tx_mux", mux_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(52), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s0_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s0_8ch_rx_mux", mux_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S0_8CH_RX_MUX, "clk_i2s0_8ch_rx_mux", mux_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(54), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s1_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s1_8ch_tx_mux", mux_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S1_8CH_TX_MUX, "clk_i2s1_8ch_tx_mux", mux_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(56), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s1_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s1_8ch_rx_mux", mux_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S1_8CH_RX_MUX, "clk_i2s1_8ch_rx_mux", mux_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(58), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s2_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s2_8ch_tx_mux", mux_i2s2_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S2_8CH_TX_MUX, "clk_i2s2_8ch_tx_mux", mux_i2s2_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(60), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s2_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s2_8ch_rx_mux", mux_i2s2_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S2_8CH_RX_MUX, "clk_i2s2_8ch_rx_mux", mux_i2s2_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(62), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s3_8ch_tx_fracmux __initdata =
-	MUX(0, "clk_i2s3_8ch_tx_mux", mux_i2s3_8ch_tx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S3_8CH_TX_MUX, "clk_i2s3_8ch_tx_mux", mux_i2s3_8ch_tx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(64), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s3_8ch_rx_fracmux __initdata =
-	MUX(0, "clk_i2s3_8ch_rx_mux", mux_i2s3_8ch_rx_p, CLK_SET_RATE_PARENT,
+	MUX(SCLK_I2S3_8CH_RX_MUX, "clk_i2s3_8ch_rx_mux", mux_i2s3_8ch_rx_p, CLK_SET_RATE_PARENT,
 			RK3308_CLKSEL_CON(66), 10, 2, MFLAGS);
 
 static struct rockchip_clk_branch rk3308_i2s0_2ch_fracmux __initdata =
diff --git a/include/dt-bindings/clock/rk3308-cru.h b/include/dt-bindings/clock/rk3308-cru.h
index 17bb39a427ac..6f1bcd72d2a9 100644
--- a/include/dt-bindings/clock/rk3308-cru.h
+++ b/include/dt-bindings/clock/rk3308-cru.h
@@ -112,6 +112,14 @@
 #define SCLK_SPDIF_RX_DIV	99
 #define SCLK_SPDIF_RX_DIV50	100
 #define SCLK_SPDIF_RX		101
+#define SCLK_I2S0_8CH_TX_MUX	102
+#define SCLK_I2S0_8CH_RX_MUX	103
+#define SCLK_I2S1_8CH_TX_MUX	104
+#define SCLK_I2S1_8CH_RX_MUX	105
+#define SCLK_I2S2_8CH_TX_MUX	106
+#define SCLK_I2S2_8CH_RX_MUX	107
+#define SCLK_I2S3_8CH_TX_MUX	108
+#define SCLK_I2S3_8CH_RX_MUX	109
 
 /* dclk */
 #define DCLK_VOP		120
-- 
2.35.3

