$date
	Sun Oct 23 09:10:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1033345
b100 !
1"
#1033346
b100 &
b100 %
1$
#1033347
0"
#1033350
b10 &
b10 %
#1033354
b1 &
b1 %
1#
#1033358
b0 &
0#
b0 %
0$
#2000855
b10110 !
1"
#2000858
b10110 &
b10110 %
1$
#2000859
0"
#2000862
b1011 &
b1011 %
#2000866
b100010 &
b100010 %
#2000870
b10001 &
b10001 %
#2000874
b110100 &
b110100 %
#2000878
b11010 &
b11010 %
#2000882
b1101 &
b1101 %
#2000886
b101000 &
b101000 %
#2000890
b10100 &
b10100 %
#2000894
b1010 &
b1010 %
#2000898
b101 &
b101 %
#2000902
b10000 &
b10000 %
#2000906
b1000 &
b1000 %
#2000910
b100 &
b100 %
#2000914
b10 &
b10 %
#2000918
b1 &
1#
b1 %
#2000922
b0 &
b0 %
0#
0$
#3005147
b1110 !
1"
#3005150
b1110 &
b1110 %
1$
#3005151
0"
#3005154
b111 &
b111 %
#3005158
b10110 &
b10110 %
#3005162
b1011 &
b1011 %
#3005166
b100010 &
b100010 %
#3005170
b10001 &
b10001 %
#3005174
b110100 &
b110100 %
#3005178
b11010 &
b11010 %
#3005182
b1101 &
b1101 %
#3005186
b101000 &
b101000 %
#3005190
b10100 &
b10100 %
#3005194
b1010 &
b1010 %
#3005198
b101 &
b101 %
#3005202
b10000 &
b10000 %
#3005206
b1000 &
b1000 %
#3005210
b100 &
b100 %
#3005214
b10 &
b10 %
#3005218
b1 &
b1 %
1#
#3005222
b0 &
0#
b0 %
0$
#4500012
