# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dadd_hbi.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_faddfbkb.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dmul_ibs.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fexp_g8j.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fsub_cud.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fptrueOg.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_mux_8jbC.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fmul_dEe.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fpextfYi.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_AXILiteS_s_axi.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v
  /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.v
}
read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/Simulate_HW_ap_fsub_8_full_dsp_32.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/Simulate_HW_ap_fsub_8_full_dsp_32.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fptrunc_3_no_dsp_64/Simulate_HW_ap_fptrunc_3_no_dsp_64.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fptrunc_3_no_dsp_64/Simulate_HW_ap_fptrunc_3_no_dsp_64.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dadd_14_full_dsp_64/Simulate_HW_ap_dadd_14_full_dsp_64.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dadd_14_full_dsp_64/Simulate_HW_ap_dadd_14_full_dsp_64.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fexp_29_full_dsp_32/Simulate_HW_ap_fexp_29_full_dsp_32.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fexp_29_full_dsp_32/Simulate_HW_ap_fexp_29_full_dsp_32.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fmul_5_max_dsp_32/Simulate_HW_ap_fmul_5_max_dsp_32.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fmul_5_max_dsp_32/Simulate_HW_ap_fmul_5_max_dsp_32.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_faddfsub_8_full_dsp_32/Simulate_HW_ap_faddfsub_8_full_dsp_32.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_faddfsub_8_full_dsp_32/Simulate_HW_ap_faddfsub_8_full_dsp_32.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fpext_1_no_dsp_32/Simulate_HW_ap_fpext_1_no_dsp_32.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fpext_1_no_dsp_32/Simulate_HW_ap_fpext_1_no_dsp_32.xci]

read_ip -quiet /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dmul_15_max_dsp_64/Simulate_HW_ap_dmul_15_max_dsp_64.xci
set_property is_locked true [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dmul_15_max_dsp_64/Simulate_HW_ap_dmul_15_max_dsp_64.xci]

foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.xdc
set_property used_in_implementation false [get_files /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top Simulate_HW -part xc7z020clg484-1 -no_iobuf -mode out_of_context


write_checkpoint -force -noxdef Simulate_HW.dcp

catch { report_utilization -file Simulate_HW_utilization_synth.rpt -pb Simulate_HW_utilization_synth.pb }
