
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	-stylus -files layout_flow.tcl 
Date:		Wed Feb  8 16:04:23 2023
Host:		cn98.it.auth.gr (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c.

Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading PVS 19.10 fill procedures

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source layout_flow.tcl
#@ Begin verbose source layout_flow.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # Set script+report directories
@file 5: set LAYOUT_SCRIPTS $SCRIPTS/layout
@file 6: set LAYOUT_REPORTS $OUTPUT/layout-reports
@file 7:
@file 8: # Intermediate files output
@file 9: set LAYOUT_INTERM  $INTERMEDIATE/layout
@file 10:
@file 11: # Prepare Innovus with Genus exported design
@file 12:
@file 13: read_mmmc $INTERM_GENUS_INV/picorv32.mmmc.tcl
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl (pre)
@file 1: #################################################################################
@file 2: #
@file 3: # Created by Genus(TM) Synthesis Solution 19.11-s087_1 on Wed Feb 08 15:56:22 EET 2023
@file 4: #
@file 5: #################################################################################
@file 6:
@file 7: ## library_sets
@file 8: create_library_set -name default_emulate_libset_max \
    -timing { /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//timing/fast_vdd1v0_basicCells.lib }
@file 10:
@file 11: ## opcond
@file 12: create_opcond -name default_emulate_opcond -process 1.0 -voltage 1.1 -temperature 0.0
@file 13:
@file 14: ## timing_condition
@file 15: create_timing_condition -name default_emulate_timing_cond_max \
    -opcond default_emulate_opcond \
    -library_sets { default_emulate_libset_max }
@file 18:
@file 19: ## rc_corner
@file 20: create_rc_corner -name default_emulate_rc_corner \
    -temperature 0.0 \
    -qrc_tech /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file 32:
@file 33: ## delay_corner
@file 34: create_delay_corner -name default_emulate_delay_corner \
    -early_timing_condition { default_emulate_timing_cond_max } \
    -late_timing_condition { default_emulate_timing_cond_max } \
    -early_rc_corner default_emulate_rc_corner \
    -late_rc_corner default_emulate_rc_corner
@file 39:
@file 40: ## constraint_mode
@file 41: create_constraint_mode -name default_emulate_constraint_mode \
    -sdc_files { /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc }
@file 43:
@file 44: ## analysis_view
@file 45: create_analysis_view -name default_emulate_view \
    -constraint_mode default_emulate_constraint_mode \
    -delay_corner default_emulate_delay_corner
@file 48:
@file 49: ## set_analysis_view
@file 50: set_analysis_view -setup { default_emulate_view } \
                  -hold { default_emulate_view }
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
@file 14: read_physical -lef [ list "$LIB_ROOT/lef/gsclib045_tech.lef" "$LIB_ROOT/lef/gsclib045_macro.lef" ]

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb  8 16:04:43 2023
viaInitial ends at Wed Feb  8 16:04:43 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 15: read_netlist $INTERM_GENUS_INV/picorv32.v
#% Begin Load netlist data ... (date=02/08 16:04:43, mem=496.1M)
*** Begin netlist parsing (mem=753.3M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.v'

*** Memory Usage v#1 (Current mem = 757.312M, initial mem = 264.809M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=757.3M) ***
#% End Load netlist data ... (date=02/08 16:04:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=507.2M, current mem=507.2M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 8703 stdCell insts.

*** Memory Usage v#1 (Current mem = 807.238M, initial mem = 264.809M) ***
@file 16:
@file 17: set_db init_power_nets VDD
@file 18: set_db init_ground_nets VSS
@file 19:
@file 20: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
default_emulate_view
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.8 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:22.5, real=0:00:26.0, peak res=741.0M, current mem=741.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=759.3M, current mem=759.3M)
Current (total cpu=0:00:22.6, real=0:00:27.0, peak res=759.3M, current mem=759.3M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_view
default_emulate_view
default_emulate_view
@file 21:
@file 22: # Set up floorplan
@file 23: # (aspect ratio 1, core util 75%, 15 micron
@file 24: # margin all sides for I/O)
@file 25: #
@file 26: create_floorplan -site CoreSite -core_density_size 1 0.75 15 15 15 15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting core size to PlacementGrid : width :201.2 height : 198.36
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 27:
@file 28: # Create PDN
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl (pre)
@file 1: # Set up PDN
@file 2:
@file 3: # Create power rings (VDD, VSS)
@file 4: # (width = spacing = 3 microns, centered in channel
@file 5: # between core and I/O)
@file 6: add_rings -nets {VDD VSS} -type core_rings -follow core \
 -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} \
 -width {top 3 bottom 3 left 3 right 3} \
 -spacing {top 3 bottom 3 left 3 right 3} \
 -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} \
 -center 1 -threshold 0
#% Begin add_rings (date=02/08 16:04:50, mem=781.3M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.9M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=02/08 16:04:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.0M, current mem=783.0M)
@file 12:
@file 13: # Create power stripes (VDD, VSS)
@file 14: # (3 pairs, same width and spacing as with rings)
@file 15: add_stripes -nets {VDD VSS} -layer Metal10 \
 -direction vertical \
 -width 3 -spacing 3 -number_of_sets 3
#% Begin add_stripes (date=02/08 16:04:50, mem=783.0M)

Initialize fgc environment(mem: 1074.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        6       |       NA       |
|  Via10 |       12       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=02/08 16:04:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.6M, current mem=783.6M)
@file 18:
@file 19: # Connect global nets VDD and VSS
@file 20: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
@file 21: connect_global_net VDD -type tie_hi -inst_base_name *
@file 22: connect_global_net VSS -type pg_pin -pin_base_name VSS -all
@file 23: connect_global_net VSS -type tie_lo -inst_base_name *
@file 24:
@file 25: # Create power+ground pins and connect with rings
@file 26: create_pg_pin -name VDD -net VDD -geom Metal11 0 13 12 19
@file 27: create_pg_pin -name VSS -net VSS -geom Metal11 0 201 6 207
@file 28: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {9 13 12 19}
#% Begin update_power_vias (date=02/08 16:04:50, mem=783.8M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End update_power_vias (date=02/08 16:04:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
@file 29: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {3 201 6 207}
#% Begin update_power_vias (date=02/08 16:04:50, mem=783.9M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End update_power_vias (date=02/08 16:04:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
@file 30:
@file 31: # Create follow pins (logic-to-power connections)
@file 32: set_db route_special_via_connect_to_shape { stripe }
@file 33: route_special -connect core_pin \
 -layer_change_range { Metal1(1) Metal11(11) } \
 -block_pin_target nearest_target \
 -core_pin_target first_after_row_end \
 -allow_jogging 1 \
 -crossover_via_layer_range { Metal1(1) Metal11(11) } \
 -nets { VSS VDD } -allow_layer_change 1 \
 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=02/08 16:04:50, mem=784.0M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Feb  8 16:04:50 2023 ***
SPECIAL ROUTE ran on directory: /mnt/scratch_b/users/g/grigpavl/project-asic-2022
SPECIAL ROUTE ran on machine: cn98.it.auth.gr (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2018.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 86 used
Read in 86 components
  86 core components: 86 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 174 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 213.25) (18.00, 213.49).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 209.83) (18.00, 210.07).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 206.41) (18.00, 206.65).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 202.99) (18.00, 203.23).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 199.57) (18.00, 199.81).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 196.15) (18.00, 196.39).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 192.73) (18.00, 192.97).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 189.31) (18.00, 189.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 185.89) (18.00, 186.13).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 182.47) (18.00, 182.71).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 179.05) (18.00, 179.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 175.63) (18.00, 175.87).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 172.21) (18.00, 172.45).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 168.79) (18.00, 169.03).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 165.37) (18.00, 165.61).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 161.95) (18.00, 162.19).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 158.53) (18.00, 158.77).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 155.11) (18.00, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 151.69) (18.00, 151.93).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 148.27) (18.00, 148.51).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of Core ports routed: 234
  Number of Followpin connections: 117
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2021.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 351 wires.
ViaGen created 5265 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       351      |       NA       |
|  Via1  |       585      |        0       |
|  Via2  |       585      |        0       |
|  Via3  |       585      |        0       |
|  Via4  |       585      |        0       |
|  Via5  |       585      |        0       |
|  Via6  |       585      |        0       |
|  Via7  |       585      |        0       |
|  Via8  |       585      |        0       |
|  Via9  |       585      |        0       |
+--------+----------------+----------------+
#% End route_special (date=02/08 16:04:51, total cpu=0:00:00.7, real=0:00:01.0, peak res=808.3M, current mem=794.8M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl
@file 30:
@file 31: # Perform cell placement
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl (pre)
@file 1: # Placement Settings
@file 2: # Floorplan mode (fast placement, may be illegal)
@file 3: # Also implies set_db place_global_cong_effort low
@file 4: set_db place_design_floorplan_mode false
@file 5:
@file 6: # Whether to perform legal
@file 7: set_db place_design_refine_place true
@file 8:
@file 9: # Control congestion effort (low/med/high/auto)
@file 10: set_db place_global_cong_effort auto
@file 11:
@file 12: # whether to place i/o pins based on placement inst
@file 13: set_db place_global_place_io_pins true
@file 14:
@file 15: # Control timing-driven place effort
@file 16: # (by default place_design runs timing-based placement)
@file 17: #set_db place_global_timing_effort high
@file 18:
@file 19: # Clock-gate-aware placement
@file 20: #set_db place_global_clock_gate_aware true
@file 21:
@file 22: # Power-driven placement (activity+clock)
@file 23: #set_db place_global_activity_power_driven true
@file 24: #set_db place_global_activity_power_driven_effort high
@file 25: #set_db place_global_clock_power_driven_effort high
@file 26: #set_db place_global_clock_power_driven true
@file 27:
@file 28: # Optimization Settings
@file 29: # Effort (timing+power)
@file 30: set_db opt_effort high 
@file 31: set_db opt_power_effort none 
@file 32:
@file 33: # Simplify netlist
@file 34: set_db opt_remove_redundant_insts true
@file 35:
@file 36: # Reclaim area (default/false/true)
@file 37: # (this is for preroute, postroute: opt_post_route_area_reclaim)
@file 38: # (In case of custom target slack: opt_setup_target_slack)
@file 39: set_db opt_area_recovery default
@file 40:
@file 41: # Leakage to dynamic ratio
@file 42: set_db opt_leakage_to_dynamic_ratio 1.0
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl
@file 33:
@file 34: # Place design 
@file 35: place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 23.27% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1143.38 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 237 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.106720 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1165.52)
Total number of fetched objects 9369
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1264.62 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1247.08 CPU=0:00:01.3 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#16 (mem=1232.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=1232.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.8 mem=1232.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 6170 (65.9%) nets
3		: 856 (9.1%) nets
4     -	14	: 1969 (21.0%) nets
15    -	39	: 357 (3.8%) nets
40    -	79	: 8 (0.1%) nets
80    -	159	: 5 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8467 (0 fixed + 8467 movable) #buf cell=0 #inv cell=290 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9366 #term=37018 #term/net=3.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 8467 single + 0 double + 0 multi
Total standard cell length = 16.3760 (mm), area = 0.0280 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.712.
Density for the design = 0.712.
       = stdcell_area 81880 sites (28003 um^2) / alloc_area 114927 sites (39305 um^2).
Pin Density = 0.3172.
            = total # of pins 37018 / total area 116696.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.428e-09 (2.94e-09 3.49e-09)
              Est.  stn bbox = 6.884e-09 (3.15e-09 3.73e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1225.2M
Iteration  2: Total net bbox = 6.428e-09 (2.94e-09 3.49e-09)
              Est.  stn bbox = 6.884e-09 (3.15e-09 3.73e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1225.2M
Iteration  3: Total net bbox = 7.221e+02 (3.97e+02 3.25e+02)
              Est.  stn bbox = 9.877e+02 (5.42e+02 4.46e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1242.0M
Active setup views:
    default_emulate_view
Iteration  4: Total net bbox = 1.076e+05 (5.05e+04 5.71e+04)
              Est.  stn bbox = 1.428e+05 (6.63e+04 7.65e+04)
              cpu = 0:00:02.0 real = 0:00:03.0 mem = 1242.0M
Iteration  5: Total net bbox = 1.270e+05 (5.54e+04 7.16e+04)
              Est.  stn bbox = 1.733e+05 (7.81e+04 9.52e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1242.0M
Iteration  6: Total net bbox = 1.361e+05 (6.39e+04 7.21e+04)
              Est.  stn bbox = 1.849e+05 (8.87e+04 9.62e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1245.4M

Iteration  7: Total net bbox = 1.517e+05 (6.95e+04 8.22e+04)
              Est.  stn bbox = 2.038e+05 (9.52e+04 1.09e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1257.8M
Iteration  8: Total net bbox = 1.517e+05 (6.95e+04 8.22e+04)
              Est.  stn bbox = 2.038e+05 (9.52e+04 1.09e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1274.2M
Iteration  9: Total net bbox = 1.508e+05 (7.06e+04 8.02e+04)
              Est.  stn bbox = 2.035e+05 (9.67e+04 1.07e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1281.2M
Iteration 10: Total net bbox = 1.508e+05 (7.06e+04 8.02e+04)
              Est.  stn bbox = 2.035e+05 (9.67e+04 1.07e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 1281.2M
Iteration 11: Total net bbox = 1.550e+05 (7.24e+04 8.27e+04)
              Est.  stn bbox = 2.067e+05 (9.79e+04 1.09e+05)
              cpu = 0:00:06.6 real = 0:00:06.0 mem = 1283.2M
Iteration 12: Total net bbox = 1.550e+05 (7.24e+04 8.27e+04)
              Est.  stn bbox = 2.067e+05 (9.79e+04 1.09e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1283.2M
*** cost = 1.550e+05 (7.24e+04 8.27e+04) (cpu for global=0:00:22.2) real=0:00:23.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
net ignore based on current view = 0
Solver runtime cpu: 0:00:16.2 real: 0:00:16.2
Core Placement runtime cpu: 0:00:17.3 real: 0:00:18.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:52.3 mem=1283.2M) ***
Total net bbox length = 1.552e+05 (7.246e+04 8.270e+04) (ext = 8.644e+03)
Move report: Detail placement moves 8467 insts, mean move: 1.09 um, max move: 16.24 um
	Max move on inst (cpuregs_reg[17][13]): (182.70, 17.17) --> (184.00, 32.11)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1283.2MB
Summary Report:
Instances move: 8467 (out of 8467 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 16.24 um (Instance: cpuregs_reg[17][13]) (182.7, 17.1705) -> (184, 32.11)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
Total net bbox length = 1.553e+05 (7.211e+04 8.321e+04) (ext = 8.667e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1283.2MB
*** Finished place_detail (0:00:53.9 mem=1283.2M) ***
*** End of Placement (cpu=0:00:25.6, real=0:00:27.0, mem=1282.7M) ***
default core: bins with density > 0.750 = 25.00 % ( 36 / 144 )
Density distribution unevenness ratio = 4.227%
*** Free Virtual Timing Model ...(mem=1282.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.106720 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1256.37)
Total number of fetched objects 9369
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1352.4 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1352.4 CPU=0:00:01.3 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1338.07 MB )
[NR-eGR] Read 10003 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1338.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10003
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9366  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9366 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9366 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.932762e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1338.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 36714
[NR-eGR] Metal2  (2V) length: 6.550742e+04um, number of vias: 55303
[NR-eGR] Metal3  (3H) length: 7.703192e+04um, number of vias: 6307
[NR-eGR] Metal4  (4V) length: 3.772468e+04um, number of vias: 2060
[NR-eGR] Metal5  (5H) length: 1.738268e+04um, number of vias: 300
[NR-eGR] Metal6  (6V) length: 4.776545e+03um, number of vias: 56
[NR-eGR] Metal7  (7H) length: 5.113900e+02um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 4.161150e+02um, number of vias: 11
[NR-eGR] Metal9  (9H) length: 4.950000e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 7.600000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.200000e+00um, number of vias: 0
[NR-eGR] Total length: 2.034022e+05um, number of vias: 100787
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.409265e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.28 seconds, mem = 1279.1M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 23.27% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:0:33
***** Total real time  0:0:35
**place_design ... cpu = 0: 0:33, real = 0: 0:35, mem = 1279.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       place_design
@file 36: opt_design -pre_cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 913.6M, totSessionCpu=0:00:58 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set options
====================================================================================================================================================================================
= Category: opt
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
opt_area_recovery                                     default
opt_effort (hidden)                                   high
opt_leakage_to_dynamic_ratio                          1.0
opt_power_effort                                      none
opt_remove_redundant_insts                            true
====================================================================================================================================================================================
= Category: place
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
place_design_floorplan_mode                           false
place_design_refine_place                             true
place_global_cong_effort                              auto
place_global_place_io_pins                            true
#optDebug: fT-E <X 2 3 1 0>
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 914.2M, totSessionCpu=0:00:58 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 922.5M, totSessionCpu=0:00:59 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1287.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1291.21 MB )
[NR-eGR] Read 10003 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1291.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10003
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9366  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9366 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9366 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.956411e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 36714
[NR-eGR] Metal2  (2V) length: 6.619485e+04um, number of vias: 55301
[NR-eGR] Metal3  (3H) length: 7.844430e+04um, number of vias: 6458
[NR-eGR] Metal4  (4V) length: 3.820536e+04um, number of vias: 2116
[NR-eGR] Metal5  (5H) length: 1.694341e+04um, number of vias: 326
[NR-eGR] Metal6  (6V) length: 5.086100e+03um, number of vias: 59
[NR-eGR] Metal7  (7H) length: 6.560000e+02um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 3.608250e+02um, number of vias: 11
[NR-eGR] Metal9  (9H) length: 4.950000e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 9.500000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.200000e+00um, number of vias: 0
[NR-eGR] Total length: 2.059425e+05um, number of vias: 101021
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.702080e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.91 sec, Curr Mem: 1287.21 MB )
Extraction called for design 'picorv32' of instances=8467 and nets=9565 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1287.215M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1289.68)
Total number of fetched objects 9369
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1353.71 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1353.71 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:01:02 mem=1353.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.267  |
|           TNS (ns):| -60.412 |
|    Violating Paths:|   34    |
|          All Paths:|  4680   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.779   |    227 (227)     |
|   max_tran     |    565 (2789)    |  -13.705   |    565 (2794)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.165%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 964.9M, totSessionCpu=0:01:03 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1308.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1308.7M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.3/0:01:08.0 (0.9), mem = 1308.7M

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:05.4/0:01:10.1 (0.9), mem = 1479.2M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.7/0:01:10.4 (0.9), mem = 1392.2M
*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:07.8/0:01:12.4 (0.9), mem = 1392.2M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.8/0:01:12.5 (0.9), mem = 1392.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   679|  4172|   -13.76|   226|   226|    -0.83|     0|     0|     0|     0|    -6.27|   -60.41|       0|       0|       0|  70.17|          |         |
|   230|   380|    -0.79|   230|   230|    -0.64|     0|     0|     0|     0|     4.40|     0.00|      20|     477|     107|  72.84| 0:00:02.0|  1469.4M|
|   230|   380|    -0.79|   230|   230|    -0.64|     0|     0|     0|     0|     4.40|     0.00|       0|       0|       0|  72.84| 0:00:01.0|  1469.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 231 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1469.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:12.8/0:01:17.5 (0.9), mem = 1450.4M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 1070.2M, totSessionCpu=0:01:13 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.9/0:01:17.6 (0.9), mem = 1412.4M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 163 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                   |
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+
|   0.000|   0.000|    72.84%|   0:00:00.0| 1447.5M|default_emulate_view|       NA| NA                                           |
+--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1447.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1447.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:01:17.7/0:01:22.4 (0.9), mem = 1412.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:18.6/0:01:23.3 (0.9), mem = 1447.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.84%|        -|   0.000|   0.000|   0:00:00.0| 1447.5M|
Info: 1 clock net  excluded from IPO operation.
|    72.84%|        0|   0.000|   0.000|   0:00:01.0| 1466.5M|
|    72.84%|        0|   0.000|   0.000|   0:00:00.0| 1466.5M|
|    72.83%|        3|   0.000|   0.000|   0:00:00.0| 1485.6M|
|    72.51%|      307|   0.000|   0.000|   0:00:01.0| 1485.6M|
|    72.51%|        0|   0.000|   0.000|   0:00:00.0| 1485.6M|
|    72.51%|        0|   0.000|   0.000|   0:00:00.0| 1485.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.51
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:21.4/0:01:26.1 (0.9), mem = 1485.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1410.54M, totSessionCpu=0:01:21).
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1419.72 MB )
[NR-eGR] Read 10003 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1419.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10003
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9860  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] WARNING: There are 35 pins inside gCell located around position 131.28 211.66. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9860 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9860 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.941209e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         8( 0.04%)         3( 0.02%)         0( 0.00%)         1( 0.01%)   ( 0.07%) 
[NR-eGR]  Metal3  (3)         9( 0.05%)         0( 0.00%)         1( 0.01%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               19( 0.01%)         3( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1421.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.426e+05 (6.53e+04 7.73e+04)
              Est.  stn bbox = 1.908e+05 (8.99e+04 1.01e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1472.8M
Iteration  7: Total net bbox = 1.459e+05 (6.71e+04 7.87e+04)
              Est.  stn bbox = 1.949e+05 (9.21e+04 1.03e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1465.8M
Iteration  8: Total net bbox = 1.452e+05 (6.67e+04 7.84e+04)
              Est.  stn bbox = 1.937e+05 (9.16e+04 1.02e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1459.8M
Iteration  9: Total net bbox = 1.482e+05 (6.85e+04 7.97e+04)
              Est.  stn bbox = 1.961e+05 (9.31e+04 1.03e+05)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 1457.8M
Iteration 10: Total net bbox = 1.502e+05 (6.93e+04 8.08e+04)
              Est.  stn bbox = 1.979e+05 (9.38e+04 1.04e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1457.8M
Move report: Timing Driven Placement moves 8961 insts, mean move: 8.40 um, max move: 66.49 um
	Max move on inst (FE_OFC226_pcpi_rs1_30): (120.40, 191.14) --> (62.05, 199.28)

Finished Incremental Placement (cpu=0:00:18.3, real=0:00:18.0, mem=1457.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting place_detail (0:01:41 mem=1457.8M) ***
Total net bbox length = 1.540e+05 (7.296e+04 8.099e+04) (ext = 8.491e+03)
Move report: Detail placement moves 8961 insts, mean move: 0.82 um, max move: 10.95 um
	Max move on inst (cpuregs_reg[9][13]): (199.48, 53.47) --> (209.60, 52.63)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1457.8MB
Summary Report:
Instances move: 8961 (out of 8961 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 10.95 um (Instance: cpuregs_reg[9][13]) (199.483, 53.466) -> (209.6, 52.63)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
Total net bbox length = 1.546e+05 (7.254e+04 8.205e+04) (ext = 8.567e+03)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1457.8MB
*** Finished place_detail (0:01:42 mem=1457.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1459.82 MB )
[NR-eGR] Read 10003 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1459.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10003
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9860  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9860 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9860 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.915029e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1459.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 37702
[NR-eGR] Metal2  (2V) length: 6.467701e+04um, number of vias: 55832
[NR-eGR] Metal3  (3H) length: 7.655919e+04um, number of vias: 6778
[NR-eGR] Metal4  (4V) length: 3.845237e+04um, number of vias: 2215
[NR-eGR] Metal5  (5H) length: 1.757446e+04um, number of vias: 285
[NR-eGR] Metal6  (6V) length: 3.684570e+03um, number of vias: 65
[NR-eGR] Metal7  (7H) length: 5.070100e+02um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 1.236350e+02um, number of vias: 15
[NR-eGR] Metal9  (9H) length: 3.830000e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.016190e+05um, number of vias: 102928
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.315620e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 1452.8M
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:20.6, real=0:00:21.0)***
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1420.4M)
Extraction called for design 'picorv32' of instances=8961 and nets=10058 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1420.367M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:45, real = 0:00:47, mem = 1051.8M, totSessionCpu=0:01:43 **
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1397.38)
Total number of fetched objects 9863
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1459.41 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1459.41 CPU=0:00:02.0 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:46.0/0:01:51.7 (0.9), mem = 1459.4M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   234|   432|    -0.83|   230|   230|    -0.64|     0|     0|     0|     0|     4.39|     0.00|       0|       0|       0|  72.51|          |         |
|   216|   268|    -0.29|   232|   232|    -0.76|     0|     0|     0|     0|     4.41|     0.00|       2|     176|     231|  74.50| 0:00:02.0|  1486.9M|
|   124|   149|    -0.03|   234|   234|    -0.27|     0|     0|     0|     0|     4.51|     0.00|      37|       0|      88|  75.26| 0:00:01.0|  1486.9M|
|   122|   145|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.51|     0.00|       2|       0|       0|  75.26| 0:00:02.0|  1486.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 232 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   232 net(s): Could not be fixed because the gain is not enough.

*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:05.5 real=0:00:05.0 mem=1486.9M) ***

*** Starting place_detail (0:01:54 mem=1502.9M) ***
Total net bbox length = 1.552e+05 (7.312e+04 8.211e+04) (ext = 7.813e+03)
Move report: Detail placement moves 1735 insts, mean move: 6.29 um, max move: 42.89 um
	Max move on inst (FE_OFC379_mem_la_addr_29): (119.80, 209.95) --> (109.40, 177.46)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1502.9MB
Summary Report:
Instances move: 1735 (out of 9178 movable)
Instances flipped: 0
Mean displacement: 6.29 um
Max displacement: 42.89 um (Instance: FE_OFC379_mem_la_addr_29) (119.8, 209.95) -> (109.4, 177.46)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.615e+05 (7.737e+04 8.417e+04) (ext = 1.005e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1502.9MB
*** Finished place_detail (0:01:55 mem=1502.9M) ***
*** maximum move = 42.89 um ***
*** Finished re-routing un-routed nets (1502.9M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1502.9M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.0/0:00:09.0 (1.0), totSession cpu/real = 0:01:55.0/0:02:00.7 (1.0), mem = 1467.9M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1422.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.507  |  4.544  |  4.507  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    235 (235)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.058%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:58, real = 0:01:00, mem = 1089.7M, totSessionCpu=0:01:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.8/0:02:01.4 (1.0), mem = 1442.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.06%|        -|   0.000|   0.000|   0:00:00.0| 1442.0M|
|    76.06%|        0|   0.000|   0.000|   0:00:00.0| 1442.0M|
|    75.95%|       16|   0.000|   0.000|   0:00:01.0| 1480.1M|
|    75.04%|      211|   0.000|   0.000|   0:00:00.0| 1480.1M|
|    75.04%|       20|   0.000|   0.000|   0:00:00.0| 1480.1M|
|    75.04%|       20|   0.000|   0.000|   0:00:00.0| 1480.1M|
|    75.04%|       20|   0.000|   0.000|   0:00:00.0| 1480.1M|
|    75.04%|       20|   0.000|   0.000|   0:00:01.0| 1480.1M|
|    75.04%|        0|   0.000|   0.000|   0:00:00.0| 1480.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** Starting place_detail (0:01:58 mem=1496.1M) ***
Total net bbox length = 1.616e+05 (7.748e+04 8.414e+04) (ext = 1.005e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1496.1MB
Summary Report:
Instances move: 0 (out of 9160 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.616e+05 (7.748e+04 8.414e+04) (ext = 1.005e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1496.1MB
*** Finished place_detail (0:01:58 mem=1496.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1496.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1496.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:01:58.1/0:02:03.8 (1.0), mem = 1496.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1423.03M, totSessionCpu=0:01:58).

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9160 and nets=10257 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1404.695M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1412.84 MB )
[NR-eGR] Read 10003 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1412.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10003
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10059  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10059 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10059 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.984831e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 1.51 sec, Curr Mem: 1412.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1402.84)
Total number of fetched objects 10062
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1466.87 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1466.87 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:02:01 mem=1466.9M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:04, real = 0:01:07, mem = 1092.1M, totSessionCpu=0:02:01 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.518  |  4.544  |  4.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    235 (235)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.041%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:04, real = 0:01:09, mem = 1093.9M, totSessionCpu=0:02:02 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          4.518 ns  final
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_prects
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1331.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 8 warning(s), 0 error(s)

@file 37:
@file 38: # Check placement
@file 39: check_place
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1331.4M, init mem=1331.9M)
TechSite Violation:	16
*info: Placed = 9160          
*info: Unplaced = 0           
Placement Density:75.04%(29949/39910)
Placement Density (including fixed std cells):75.04%(29949/39910)
Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1331.4M)
@file 40:
@file 41: # Generate reports
@file 42: report_area > $LAYOUT_REPORTS/area_prects.txt
** NOTE: Created directory path '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports' for file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/area_prects.txt'.
@file 43: report_power > $LAYOUT_REPORTS/power_prects.txt
default_emulate_view
default_emulate_view
@file 44: time_design -pre_cts -slack_report > $LAYOUT_REPORTS/timing_setup_prects.txt
@file 45: time_design -pre_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_prects.txt
@file 46: report_gate_count -out_file $LAYOUT_REPORTS/gates_prects.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=29190 Cells=9160 Area=29948.9 um^2
@file 47: report_qor -format text -file $LAYOUT_REPORTS/qor_prects.txt
@file 48: report_route -summary > $LAYOUT_REPORTS/route_prects.txt
@file 49:
@file 50: # Early power rail analysis
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl (pre)
@file 1: # Power analysis settings
@file 2: set_db power_method static
@file 3: set_db power_view default_emulate_view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

@file 4: set_db power_corner max
@file 5: set_db power_write_db true
@file 6: set_db power_write_static_currents true
@file 7: set_db power_honor_negative_energy true
@file 8: set_db power_ignore_control_signals true
@file 9:
@file 10: set_power_output_dir interm/layout/power_analysis
@file 11: set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-2054): Setting default frequency to the dominant frequency 100MHz.

	To force set default frequency/period. Use either of the following command options:
		set_power_analysis_mode        -default_frequency <frequency value>
		set_default_switching_activity -period            <period value>.

** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@file 12: read_activity_file -reset
@file 13: set_power -reset
@file 14: set_dynamic_power_simulation -reset
@file 15: report_power -rail_analysis_format VS -out_file interm/layout/power_analysis/picorv32.rpt
Using Power View: default_emulate_view.
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1314.84)
Total number of fetched objects 10062
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1378.87 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1378.87 CPU=0:00:02.0 REAL=0:00:02.0)

Begin Power Analysis

default_emulate_view
    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT)
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT): 10%
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT): 20%

Finished Activity Propagation
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT)
 ... Calculating switching power
2023-Feb-08 16:06:45 (2023-Feb-08 14:06:45 GMT): 10%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 20%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 30%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 40%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 60%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 70%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 80%
2023-Feb-08 16:06:46 (2023-Feb-08 14:06:46 GMT): 90%

Finished Calculating power
2023-Feb-08 16:06:47 (2023-Feb-08 14:06:47 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1009.75MB/2333.00MB/1114.89MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.37531851 	   33.9599%
Total Switching Power:       2.67262525 	   65.9934%
Total Leakage Power:         0.00189057 	    0.0467%
Total Power:                 4.04983432
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1013.82MB/2333.00MB/1114.89MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1013.85MB/2333.00MB/1114.89MB)

Output file is interm/layout/power_analysis/picorv32.rpt
@file 16:
@file 17: # Early power rail analysis
@file 18: # NOTE: xd (accelerated) accuracy means early, hd means signoff
@file 19: set_rail_analysis_config -method era_static \
 -power_switch_eco false -write_movies false \
 -write_voltage_waveforms false \
 -write_decap_eco true \
 -accuracy xd \
 -analysis_view default_emulate_view \
 -process_techgen_em_rules false \
 -enable_rlrp_analysis false \
 -extraction_tech_file ../../../../../apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045_tech/qrc/qx/gpdk045.tch \
 -voltage_source_search_distance 50 \
 -ignore_shorts false -enable_mfg_effects false \
 -report_via_current_direction false
default_emulate_view
default_emulate_view
**WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
@file 31:
@file 32: # Prepare XY file for pads
@file 33: write_power_pads -auto_fetch -net VDD -voltage_source_file interm/layout/power_analysis/picorv32_vdd.pp
Saving DC sources to file interm/layout/power_analysis/picorv32_vdd.pp.
@file 34:
@file 35: # Run analysis
@file 36: set_pg_nets -net VDD -voltage 1.1 -threshold 1.0
@file 37: set_power_data -format current -scale 1 interm/layout/power_analysis/static_VDD.ptiavg
@file 38: set_power_pads -net VDD -format xy -file interm/layout/power_analysis/picorv32_vdd.pp
@file 39: set_package -spice_model_file {} -mapping_file {}
@file 40: report_rail -type net -results_directory interm/layout/power_analysis VDD
Started PGV Library Generator at 16:06:47 02/08/2023

** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
	Mode: TECH 
	Capacitance: area_cap 
	Current Distribution: estimation 
	Grid Port Definition: LEF 
	Grid Current Sinks: LEF pin 
	Power Gate: no

** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef

** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
internally generated the mapping between technology layers and lef layers
using information in technology file and technology lef. To specify your
own layer mapping, use set_pg_library_mode -lef_layermap.

  TECH-LAYER    LEF-LAYER
  METAL_1    Metal1
  VIA_1    Via1
  METAL_2    Metal2
  VIA_2    Via2
  METAL_3    Metal3
  VIA_3    Via3
  METAL_4    Metal4
  VIA_4    Via4
  METAL_5    Metal5
  VIA_5    Via5
  METAL_6    Metal6
  VIA_6    Via6
  METAL_7    Metal7
  VIA_7    Via7
  METAL_8    Metal8
  VIA_8    Via8
  METAL_9    Metal9
  VIA_9    Via9
  METAL_10    Metal10
  VIA_10    Via10
  METAL_11    Metal11


** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
pins: , SDFF4RX1, SDFF4RX2

** INFO:  (VOLTUS_LGEN-3606): 
Power Grid View Generation Statistics:
        # Total number of cells: 583 
        # TECH view created: 583 (100%)

** WARN:  (VOLTUS_LGEN-3430): The following cells failed to create some of
the PGV views:
 CELL                      				 REASON                    
 ==== 							 ====== 
 SDFF4RX1                  				 No PowerPin found in LEF.
 
 SDFF4RX2                  				 No PowerPin found in LEF.
 

Finished PGV Library Generator at 16:07:23 02/08/2023 (cpu=0:00:04, real=0:00:36, peak mem=1058.88MB)
Current Innovus resource usage: (total cpu=0:02:19, real=0:03:02, mem=1058.88MB)

Begin ERA Data Preparation
All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1025.23MB/2333.01MB/1114.89MB)

**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 248200 400080 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 209800 400080 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 209800 390590 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 174330 390590 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 174330 387410 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 174200 387410 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 174200 387330 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 170830 387330 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 248200 411350 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 248200 411350 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 209800 400080 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 209800 400080 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 209800 400080 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 174330 390590 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 174330 390590 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 174330 390590 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 174200 387410 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 174200 387410 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 174200 387410 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 170830 387330 ) on net 'FE_OFN571_mem_la_wdata_6' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
-process 90                             # int, default=90, min=3, max=250
* voltus_rail
*	Version v19.11-s006_1 (08/05/2019 12:08:07)
*	Copyright 2007 - 2017 Cadence Design Systems, Inc.
*
*	Run by grigpavl on Wed Feb  8 16:07:24 2023
*	Executing 64 bit version on host: cn98.it.auth.gr
*


Started Rail Analysis at 16:07:22 02/08/2023


Multi-CPU Configuration:
	#CPU: 1
	Mode: local
	Host: cn98.it.auth.gr

Analyze Rail Settings:
	Temp directory: /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c
	Output directory: interm/layout/power_analysis
	Run directory: interm/layout/power_analysis/VDD_25C_avg_1

Running R  extraction for /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/eps_out_106720.def.gz ...

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session   -cmd ./work/voltus_scheduler.cmd" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Preparing Data for Parasitic Extraction
Extracting following DFM effects:
MetalFill        : n/a
WEE Effects      : n/a
Erosion Effects  : n/a
T/B Enlargements : n/a
R(w) Effects     : n/a
R(w,s) Effects   : n/a
R(sw,st) Effects : n/a
TC(w) Effects    : n/a
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=19.90MB/3585.04MB/1606.89MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -cmd ./work/voltus_scheduler.cmd -zx /mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Parasitic Extraction
Extracting Progress:
    0% at 16:07:27 02/08/2023
  100% at 16:07:33 02/08/2023
Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:06, mem(process/total/peak)=5.86MB/2782.61MB/1606.89MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd interm/layout/power_analysis/voltus_rail_smg.VDD.cmd -l interm/layout/power_analysis/voltus_rail_smg.VDD.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 25

Grid Statistics of Net VDD:
- NODE
  Total node: 13553
    Top Level grid node: 13553
      Top level interface node: 9160
    Missing interface node: 0
    Cell internal node: 0
- ELEM
  Total element: 13792
    Top Level grid element: 13792
    Cell internal element: 0
- INST
  Instance logically connected: 9160
    Tech: 9160
    StdCell: 0
    Macro:
      Early: 0
      IR: 0
      EM: 0
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 9160

Ended Merging power grid: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=27.20MB/2902.08MB/1606.89MB)

Begin Preparing Data for Rail Analysis
  Power Pin Location File: /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/layout/power_analysis/picorv32_vdd.pp
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: interm/layout/power_analysis/static_VDD.ptiavg
  # Current Taps Matched/Total (%): 9160/9160 (100.00%)
  # Instances Matched: 9160
Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=60.55MB/3492.32MB/1606.89MB)


Begin PowerGrid Integrity Analysis
Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=60.55MB/3492.32MB/1606.89MB)


Begin Steady-State Analysis
Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=70.12MB/3695.24MB/1606.89MB)


Begin Report Generation


Net VDD:


Begin Preparing Database for Report Generation

Circuit profile:
                                                      Current    Voltage
Layer Name                       Nodes   Resistors    Sources    Sources
----- --------------------  ----------  ----------  ---------  ---------
0     METAL_11                      13          10          0          1
1     VIA_10                         0          11          0          0
2     METAL_10                     306         301          0          0
3     VIA_9                          0         295          0          0
4     METAL_9                      295           0          0          0
5     VIA_8                          0         295          0          0
6     METAL_8                      295           0          0          0
7     VIA_7                          0         295          0          0
8     METAL_7                      295           0          0          0
9     VIA_6                          0         295          0          0
10    METAL_6                      295           0          0          0
11    VIA_5                          0         295          0          0
12    METAL_5                      295           0          0          0
13    VIA_4                          0         295          0          0
14    METAL_4                      295           0          0          0
15    VIA_3                          0         295          0          0
16    METAL_3                      295           0          0          0
17    VIA_2                          0         295          0          0
18    METAL_2                      295           0          0          0
19    VIA_1                          0         295          0          0
20    METAL_1                    10874       10815       8910          0
                            ----------  ----------  ---------  ---------
21    Circuit total              13554       13792       8910          1
Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.11MB/3952.45MB/1606.89MB)

Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.33MB/3952.45MB/1606.89MB)

Begin IR Drop (Linear) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.095V, 1.098V, 1.100V
    Range 1(    1.095V  -      1.096V ):        62 (  0.46%)
    Range 2(    1.096V  -      1.096V ):       104 (  0.77%)
    Range 3(    1.096V  -      1.097V ):       150 (  1.11%)
    Range 4(    1.097V  -      1.098V ):       542 (  4.00%)
    Range 5(    1.098V  -      1.098V ):      5288 ( 39.02%)
    Range 6(    1.098V  -      1.099V ):      5193 ( 38.32%)
    Range 7(    1.099V  -      1.099V ):      1829 ( 13.50%)
    Range 8(    1.099V  -      1.100V ):       385 (  2.84%)
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.0020078 [1.098 - 1.1]
      METAL_10: 0.00196 [1.098 - 1.0999]
      METAL_9: 0.001946 [1.098 - 1.0999]
      METAL_8: 0.0019468 [1.098 - 1.0999]
      METAL_7: 0.0019679 [1.0979 - 1.0999]
      METAL_6: 0.0020454 [1.0979 - 1.0999]
      METAL_5: 0.0021285 [1.0978 - 1.0999]
      METAL_4: 0.0022118 [1.0977 - 1.0999]
      METAL_3: 0.0022949 [1.0976 - 1.0999]
      METAL_2: 0.002378 [1.0975 - 1.0999]
      METAL_1: 0.0045879 [1.0953 - 1.0999]
  IR Report: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/ir_linear.gif
Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=390.95MB/3952.45MB/1606.89MB)

Begin IR Drop (Limit) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.095V, 1.098V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):     13553 (100.00%)
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.0020078 [1.098 - 1.1]
      METAL_10: 0.00196 [1.098 - 1.0999]
      METAL_9: 0.001946 [1.098 - 1.0999]
      METAL_8: 0.0019468 [1.098 - 1.0999]
      METAL_7: 0.0019679 [1.0979 - 1.0999]
      METAL_6: 0.0020454 [1.0979 - 1.0999]
      METAL_5: 0.0021285 [1.0978 - 1.0999]
      METAL_4: 0.0022118 [1.0977 - 1.0999]
      METAL_3: 0.0022949 [1.0976 - 1.0999]
      METAL_2: 0.002378 [1.0975 - 1.0999]
      METAL_1: 0.0045879 [1.0953 - 1.0999]
  IR Report: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/ir_limit.gif
Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.32MB/3952.45MB/1606.89MB)

Begin Tap Current Report Generation
  Minimum, Average, Maximum Tap Current: 33.777pA, 0.413uA, 15.604uA
  Total Current: 3.682mA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
    Range 3(  10.000uA  -   100.000uA ):        51 (  0.57%)
    Range 4(   1.000uA  -    10.000uA ):       384 (  4.31%)
    Range 5( 100.000nA  -     1.000uA ):      3574 ( 40.11%)
    Range 6(  10.000nA  -   100.000nA ):      4121 ( 46.25%)
    Range 7(   1.000nA  -    10.000nA ):       590 (  6.62%)
    Range 8(    0.000A  -     1.000nA ):       190 (  2.13%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/tc.gif
Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.38MB/3952.45MB/1606.89MB)


Begin Resistor Current Report Generation
  Minimum, Average, Maximum Resistor Current: 0.000A, 24.326uA, 3.686mA
    Range 1(   1.000mA  -     1.000GA ):        26 (  0.19%)
    Range 2( 100.000uA  -     1.000mA ):       369 (  2.68%)
    Range 3(  10.000uA  -   100.000uA ):      4895 ( 35.49%)
    Range 4(   1.000uA  -    10.000uA ):      5762 ( 41.78%)
    Range 5(   0.100uA  -     1.000uA ):      1019 (  7.39%)
    Range 6(  10.000nA  -     0.100uA ):         7 (  0.05%)
    Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
    Range 8(    0.000A  -     1.000nA ):      1714 ( 12.43%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/rc.gif
Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=496.98MB/3952.45MB/1606.89MB)


Begin Instance Based IR Drop Report Generation
  Minimum, Average, Maximum Instance Based IR Drop: 1.095V, 1.098V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):      8910 (100.00%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/iv.gif
Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=499.56MB/3952.45MB/1606.89MB)


Begin Resistor Voltage Report Generation
  Minimum, Average, Maximum Resistor Voltage: 0.000V, 7.956uV, 1.207mV
    Range 1(   1.057mV  -     1.207mV ):         1 (  0.01%)
    Range 2(   0.906mV  -     1.057mV ):         2 (  0.01%)
    Range 3(   0.755mV  -     0.906mV ):         0 (  0.00%)
    Range 4(   0.604mV  -     0.755mV ):         2 (  0.01%)
    Range 5(   0.453mV  -     0.604mV ):         1 (  0.01%)
    Range 6(   0.302mV  -     0.453mV ):         3 (  0.02%)
    Range 7(   0.151mV  -     0.302mV ):        23 (  0.17%)
    Range 8(    0.000V  -     0.151mV ):     13760 ( 99.77%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/rv.gif
Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=501.96MB/3952.45MB/1606.89MB)


Begin Voltage Source Current Report Generation
  Minimum, Average, Maximum Voltage Source Current: -3.682mA, -3.682mA, -3.682mA
  Total Current: -3.682mA
    Range 1(  -3.682mA  -    -3.682mA ):         1 (100.00%)
    Range 2(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 3(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 4(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 5(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 6(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 7(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
    Range 8(  -3.682mA  -    -3.682mA ):         0 (  0.00%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/vc.gif
Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.02MB/3952.45MB/1606.89MB)


Begin Power Gate Voltage Report Generation
  No data found.
Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.05MB/3952.45MB/1606.89MB)


Begin Power Gate I/Idsat Report Generation
  No data found.
Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.07MB/3952.45MB/1606.89MB)


Begin Weak Grid Connectivity Report
Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.12MB/3952.45MB/1606.89MB)


Begin Grid Integrity Report Generation
  # Missing Cell Power-Grid Views: 0
  # Physically Disconnected Instances: 0
  # Instances with Floating Power Pins: 0
  # Disconnected Wire Segments: 0
  # Weakly Connected Metal Segments: 0
  # Dropped Voltage Sources: 0
Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.20MB/3952.45MB/1606.89MB)

Ended Report Generation: (cpu=0:00:08, real=0:00:10, mem(process/total/peak)=504.20MB/3952.45MB/1606.89MB)


Rail Analysis Statistics:
Warning messages:      0
Error messages:        0

Rail Analysis completed successfully.

Finished Rail Analysis at 16:07:47 02/08/2023 (cpu=0:00:13, real=0:00:25, peak mem=1606.89MB)
Current Innovus resource usage: (total cpu=0:02:28, real=0:03:26, mem=1529.95MB)
@file 41:
@file 42: # Load up power analysis results 
@file 43: read_power_rail_results \
 -power_db interm/layout/power_analysis/power.db \
 -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 \
 -instance_voltage_window { timing whole } \
 -instance_voltage_method { worst best avg worstavg } \

::ps::read_power_rail_results -instance_voltage_method { worst best avg worstavg } -power_db interm/layout/power_analysis/power.db -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 -instance_voltage_window { timing whole }
avg best worst worstavg 
timing whole 

Begin Loading State Directory.

Start loading power.db in thread.

Begin Initializing Design.


Begin Power Analysis

default_emulate_view
    0.00V	    VSS
    1.10V	    VDD
No Nets are Specified, will Load All the Nets Automatically.
Nets Number: 1.
Icf Flow Enabled   :  0
Begin Restoring Power Databases
Begin Restoring Binary Database : interm/layout/power_analysis/power.db
** INFO:  (VOLTUS_POWR-3042): Load clock data from data base: total of '1' clocks

clk(125MHz) ** INFO:  (VOLTUS_POWR-3043): Load rail data from data base: total of '1' rails

** INFO:  (VOLTUS_POWR-3044): Load net data from data base: total of '10167' nets

** INFO:  (VOLTUS_POWR-3045): Load instance data from data base: total of '9160' instances

Ended Restoring Binary Database : interm/layout/power_analysis/power.db:
(cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1184.24MB/2592.22MB/1606.89MB)

** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

### Start verbose source output (echo_comments mode) for 'interm/layout/power_analysis/power.db.cnstr.tcl' ...
@set_default_switching_activity -input_activity 0.200000 -seq_activity 0.200000 -period 10.000000ns
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@set_power_analysis_mode -view default_emulate_view -compatible_internal_power true -corner max -create_binary_db true -handle_glitch false -disable_static false -handle_tri_state false -honor_negative_energy true -ignore_control_signals true -ignore_inout_pin_cap false -state_dependent_leakage true -worst_case_vector_activity false -worst_case_vector_activity_for_clk true -honor_net_activity true -honor_net_activity_with_pin true -honor_net_activity_for_tcf false -honor_sublevel_activity true -method static -report_black_boxes false -enable_input_net_power false -split_bus_power false -transition_time_method max -write_static_currents true -x_transition_factor 0.500000 -z_transition_factor 0.250000 -report_missing_nets false
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

### End verbose source output for 'interm/layout/power_analysis/power.db.cnstr.tcl'.
End loading power.db in thread.
Loading CellIdMap Sucessfully.
is multi-die design:  0
start creating net:VDD  die: 

Ended Initializing Design.: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1271.85MB/2848.43MB/1606.89MB)


Begin Building Rail DB.


13554 Nodes Loaded for VDD.
13792 Elements Loaded for VDD.


Total Nodes Number: 13554.
Total Elements Number: 13792.


Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.28MB/2848.43MB/1606.89MB)


Begin Building Instance DB

Loading Instances from PGDB.

9160 Instances Loaded for VDD.


Total Instances Number: 9160.

Begin Building Pin Map.

Pin Name List: 4 Pins Loaded.


End Building Pin Map.

Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.46MB/2848.43MB/1606.89MB)


Begin Loading Plots in Multi-Thread Mode

Begin Initializing ir Plot
Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.50MB/2848.43MB/1606.89MB)
Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Initializing rc Plot
Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.52MB/2848.43MB/1606.89MB)
Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Initializing tc Plot
Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.52MB/2848.43MB/1606.89MB)
Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Initializing cap Plot
Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.53MB/2848.43MB/1606.89MB)
Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Initializing Voltage Source Vu and Vc Plots
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.53MB/2848.43MB/1606.89MB)
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:002, pid=106720, tid=108604)

Begin Initializing unc Plot
Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.53MB/2848.43MB/1606.89MB)
Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Initializing ivdn Plot.

Begin Initializing ivdd Plot.

Begin Initializing ipc Plot.

Begin Initializing ipceiv Plot.

Begin Initializing thermal Plot.

Begin Loading ir Plot for VDD.
13554 Nodes of ir Loaded for VDD
Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.55MB/2848.43MB/1606.89MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:005, pid=106720, tid=108604)

Begin Loading rc Plot for VDD.
0 Elements of rc Loaded for VDD
Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.70MB/2848.43MB/1606.89MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:005, pid=106720, tid=108604)

Begin Loading tc Plot for VDD.
8911 Nodes of tc Loaded for VDD
Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.70MB/2848.43MB/1606.89MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:007, pid=106720, tid=108604)

Begin Loading cap Plot for VDD.
13554 Nodes of cap Loaded for VDD
Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.70MB/2848.43MB/1606.89MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)

Begin Loading Voltage Source, Vu and Vc for All Nets.
1 Nodes of vsrcs Loaded for VDD
1 Nodes of vc Loaded for VDD
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.72MB/2848.43MB/1606.89MB)
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:000, real=00:00:00:005, pid=106720, tid=108604)

Begin Loading unc for All Nets.
0 Nodes of unc Loaded for VDD
Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.72MB/2848.43MB/1606.89MB)

Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)


Begin Initializing InstPeak DB.

0 Instances Loaded by Names without CellIDMap for Instance Peak Current.

Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.36MB/2848.43MB/1606.89MB)

Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:008, pid=106720, tid=108604)

Begin Initializing IVDN DB.

0 Instances Loaded by Names without CellIDMap for IVDN.

Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1292.75MB/2848.43MB/1606.89MB)

Ended Initializing IVDN DB.: (cpu=00:00:00:000, real=00:00:00:019, pid=106720, tid=108604)
9160 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
9160 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
9160 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
9160 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)




Begin Initializing IVDD DB.

0 Instances Loaded by Names without CellIDMap for IVDD.

Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.32MB/2848.43MB/1606.89MB)

Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:002, pid=106720, tid=108604)
Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.36MB/2848.43MB/1606.89MB)
Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:006, real=00:00:00:040, pid=106720, tid=108604)

[Warning] Can not get instance peak current and instance switch data under path: interm/layout/power_analysis/VDD_25C_avg_1/Reports/ResultDB/info.json
[Error] No IVDD Nets Pairs for creating Mcyc.
Begin Loading EIV Window instance switch and peak current for All Nets.
Begin Initializing McycDB.




Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.39MB/2848.43MB/1606.89MB)
Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:003, pid=106720, tid=108604)

Thermal file not found, so no thermal data
Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=106720, tid=108604)


Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.39MB/2848.43MB/1606.89MB)


Begin Loading power plots in Multi-Thread mode.

Ended Loading ip Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading ip_i Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading ip_s Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=106720, tid=108604)

Ended Loading ip_l Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading ipd Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading ipd_i Plot.: (cpu=00:00:00:016, real=00:00:00:016, pid=106720, tid=108604)

Ended Loading ipd_s Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading ipd_l Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=106720, tid=108604)

Ended Loading freq Plot.: (cpu=00:00:00:027, real=00:00:00:027, pid=106720, tid=108604)

Ended Loading slack Plot.: (cpu=00:00:00:009, real=00:00:00:009, pid=106720, tid=108604)

Ended Loading td Plot.: (cpu=00:00:00:026, real=00:00:00:026, pid=106720, tid=108604)

Ended Loading load Plot.: (cpu=00:00:00:026, real=00:00:00:026, pid=106720, tid=108604)

Ended Loading ip_clk Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=106720, tid=108604)

Ended Loading ip_tr Plot.: (cpu=00:00:00:026, real=00:00:00:026, pid=106720, tid=108604)

Ended Loading activity Plot.: (cpu=00:00:00:028, real=00:00:00:028, pid=106720, tid=108604)


Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.73MB/2848.43MB/1606.89MB)


Begin reading tpd data from DB


Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.79MB/2848.43MB/1606.89MB)

calculate sorted Tile based Power Density for reporting

Begin Building query for Plots in Multi-Thread Mode


Begin Initializing Node Based Data Query


Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.84MB/2848.43MB/1606.89MB)


Begin Build Node Based Data Query


Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.86MB/2848.43MB/1606.89MB)


Begin Set Query for ir


Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.88MB/2848.43MB/1606.89MB)


Begin Initializing Element Based Data Query


Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.88MB/2848.43MB/1606.89MB)


Begin Build Element Based Data Query


Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.93MB/2848.43MB/1606.89MB)


Begin Set Query for rc


Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.93MB/2848.43MB/1606.89MB)


Begin Initializing Sparse Node Based Data Query


Begin Set Query for vc


Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.95MB/2848.43MB/1606.89MB)


Begin Set Query for tc


Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.95MB/2848.43MB/1606.89MB)


Begin Set Query for unc


Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.95MB/2848.43MB/1606.89MB)


Begin Set Query for cap


Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.95MB/2848.43MB/1606.89MB)


Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1293.95MB/2848.43MB/1606.89MB)


Begin Preparing Data for Renders

Instances Number: 9160.

Begin Generating Image cache for plots


Ended Generating Image cache for plots: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1351.20MB/2848.43MB/1606.89MB)


Ended Preparing Data for Renders: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1351.20MB/2848.43MB/1606.89MB)


Ended Loading State Directory.: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1351.20MB/2848.43MB/1606.89MB)

#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl
@file 52:
@file 53: # Early global route
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # Early global route settings
@file 5: # Top and bottom allowed layers for routing (M1 bottom, M11 top)
@file 6:
@file 7: set_db route_early_global_bottom_routing_layer 1
@file 8: set_db route_early_global_top_routing_layer 11
@file 9:
@file 10: # Run early global route
@file 11: route_early_global
#% Begin route_early_global (date=02/08 16:07:50, mem=1294.5M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1838.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1864.23 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1864.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63684
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10059  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10059 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10059 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.984831e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        39( 0.75%)         1( 0.02%)   ( 0.77%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               41( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.576397e+04um, number of vias: 40022
[NR-eGR] Metal2  (2V) length: 6.691971e+04um, number of vias: 27534
[NR-eGR] Metal3  (3H) length: 7.126952e+04um, number of vias: 5750
[NR-eGR] Metal4  (4V) length: 3.467814e+04um, number of vias: 1695
[NR-eGR] Metal5  (5H) length: 1.496433e+04um, number of vias: 253
[NR-eGR] Metal6  (6V) length: 3.024895e+03um, number of vias: 75
[NR-eGR] Metal7  (7H) length: 7.107850e+02um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.420350e+02um, number of vias: 15
[NR-eGR] Metal9  (9H) length: 8.506500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.078611e+05um, number of vias: 75386
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.247045e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.73 sec, Real: 1.14 sec, Curr Mem: 1844.90 MB )
#% End route_early_global (date=02/08 16:07:51, total cpu=0:00:00.8, real=0:00:01.0, peak res=1294.5M, current mem=1270.7M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl
@file 55:
@file 56: # Clock tree synthesis
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # NDR for clock tree tracks (double spacing+width)
@file 5: create_route_rule -name NDR_ClockTree \
 -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } \
 -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } \

@file 9: # Clock tree configuration:
@file 10: # Routing on layers 9-5 and in between
@file 11: create_route_type -name ClockTrack -top_preferred_layer 9 -bottom_preferred_layer 5 -route_rule NDR_ClockTree
@file 12:
@file 13: # Timing targets and track types
@file 14: # max skew 100 ps (0.1 TU), max transition time 150 ps (0.15 TU)
@file 15: set_db cts_route_type_leaf ClockTrack
@file 16: set_db cts_route_type_trunk ClockTrack
@file 17: set_db cts_target_skew 0.1
@file 18: set_db cts_target_max_transition_time 0.15
@file 19:
@file 20: # Save all constraints (above + SDC)
@file 21: create_clock_tree_spec -out_file interm/layout/clocktree.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: interm/layout/clocktree.spec
@file 22:
@file 23: # Design clock tree
@file 24: ccopt_design
#% Begin ccopt_design (date=02/08 16:07:52, mem=1273.7M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1960 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1960 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1848.9M, init mem=1849.4M)
TechSite Violation:	16
*info: Placed = 9160          
*info: Unplaced = 0           
Placement Density:75.04%(29949/39910)
Placement Density (including fixed std cells):75.04%(29949/39910)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1848.9M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    ClockTrack (Metal5-Metal9) was replaced by ClockTrack_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 39910.032um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1391.875um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

Via Selection for Estimated Routes (rule NDR_ClockTree):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.4 real=0:00:03.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.5 real=0:00:03.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:03.5 real=0:00:03.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 1960 clock tree sinks)
Found 0 pin insertion delay delays (0 of 1960 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1894.39 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63684
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10059  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10059 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10059 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.984831e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        39( 0.75%)         1( 0.02%)   ( 0.77%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               41( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.576397e+04um, number of vias: 40022
[NR-eGR] Metal2  (2V) length: 6.691971e+04um, number of vias: 27534
[NR-eGR] Metal3  (3H) length: 7.126952e+04um, number of vias: 5750
[NR-eGR] Metal4  (4V) length: 3.467814e+04um, number of vias: 1695
[NR-eGR] Metal5  (5H) length: 1.496433e+04um, number of vias: 253
[NR-eGR] Metal6  (6V) length: 3.024895e+03um, number of vias: 75
[NR-eGR] Metal7  (7H) length: 7.107850e+02um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.420350e+02um, number of vias: 15
[NR-eGR] Metal9  (9H) length: 8.506500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.078611e+05um, number of vias: 75386
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.247045e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 1.06 sec, Curr Mem: 1845.39 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 39910.032um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1391.875um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

Via Selection for Estimated Routes (rule NDR_ClockTree):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:03.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.5 real=0:00:04.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1637.065um, total=1974.445um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 21 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.7 real=0:00:01.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting place_detail (0:03:22 mem=1896.4M) ***
Total net bbox length = 1.632e+05 (7.838e+04 8.484e+04) (ext = 1.006e+04)
Move report: Detail placement moves 432 insts, mean move: 1.07 um, max move: 10.13 um
	Max move on inst (FE_OFC290_pcpi_rs1_2): (77.80, 192.85) --> (72.80, 187.72)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1896.4MB
Summary Report:
Instances move: 432 (out of 9181 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 10.13 um (Instance: FE_OFC290_pcpi_rs1_2) (77.8, 192.85) -> (72.8, 187.72)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.634e+05 (7.848e+04 8.492e+04) (ext = 1.006e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1896.4MB
*** Finished place_detail (0:03:22 mem=1896.4M) ***
    Moved 93, flipped 26 and cell swapped 0 of 1981 clock instance(s) during refinement.
    The largest move was 3.71 microns for cpuregs_reg[17][15].
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [1.71,1.7271)             1
    [1.7271,1.7442)           0
    [1.7442,1.7613)           0
    [1.7613,1.7784)           0
    [1.7784,1.7955)           0
    [1.7955,1.8126)           0
    [1.8126,1.8297)           0
    [1.8297,1.8468)           0
    [1.8468,1.8639)           0
    [1.8639,1.881)            0
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        1.71         (196.800,114.190)    (196.800,112.480)    ccl_a clock buffer, uid:Abeb7 (a lib_cell CLKBUFX20) at (196.800,112.480), in power domain auto-default
        0            (38.105,197.315)     (38.105,197.315)     ccl_a clock buffer, uid:Abec4 (a lib_cell CLKBUFX20) at (36.400,196.270), in power domain auto-default
        0            (61.905,149.435)     (61.905,149.435)     ccl_a clock buffer, uid:Abec3 (a lib_cell CLKBUFX20) at (60.200,148.390), in power domain auto-default
        0            (83.705,193.895)     (83.705,193.895)     ccl_a clock buffer, uid:Abec1 (a lib_cell CLKBUFX20) at (82.000,192.850), in power domain auto-default
        0            (97.305,29.735)      (97.305,29.735)      ccl_a clock buffer, uid:Abebc (a lib_cell CLKBUFX20) at (95.600,28.690), in power domain auto-default
        0            (97.905,118.655)     (97.905,118.655)     ccl_a clock buffer, uid:Abeba (a lib_cell CLKBUFX20) at (96.200,117.610), in power domain auto-default
        0            (99.105,60.515)      (99.105,60.515)      ccl_a clock buffer, uid:Abeb9 (a lib_cell CLKBUFX20) at (97.400,59.470), in power domain auto-default
        0            (103.505,84.455)     (103.505,84.455)     ccl_a clock buffer, uid:Abeb8 (a lib_cell CLKBUFX20) at (101.800,83.410), in power domain auto-default
        0            (31.305,152.855)     (31.305,152.855)     ccl_a clock buffer, uid:Abeb6 (a lib_cell CLKBUFX20) at (29.600,151.810), in power domain auto-default
        0            (197.305,116.565)    (197.305,116.565)    ccl_a clock buffer, uid:Abec9 (a lib_cell CLKBUFX20) at (195.600,115.900), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.545pF, total=0.592pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.095, sd=0.002], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.095, sd=0.002], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
    Legalizer API calls during this step: 382 succeeded with high effort: 382 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
(ccopt eGR): Start to route 22 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1895.93 MB )
[NR-eGR] Read 24179 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63789
[NR-eGR] #PG Blockages       : 24179
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10080  numIgnoredNets=10058
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.925500e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 15 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.194948e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 14 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.666908e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.287296e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 8 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.771739e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         6( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.540833e+04um, number of vias: 39781
[NR-eGR] Metal2  (2V) length: 6.626906e+04um, number of vias: 27577
[NR-eGR] Metal3  (3H) length: 7.108774e+04um, number of vias: 6347
[NR-eGR] Metal4  (4V) length: 3.494575e+04um, number of vias: 2268
[NR-eGR] Metal5  (5H) length: 1.607662e+04um, number of vias: 689
[NR-eGR] Metal6  (6V) length: 3.980215e+03um, number of vias: 75
[NR-eGR] Metal7  (7H) length: 7.107850e+02um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.420350e+02um, number of vias: 15
[NR-eGR] Metal9  (9H) length: 8.506500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.090083e+05um, number of vias: 76794
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.394200e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 5.717500e+02um, number of vias: 2085
[NR-eGR] Metal2  (2V) length: 2.461545e+03um, number of vias: 1564
[NR-eGR] Metal3  (3H) length: 2.022820e+03um, number of vias: 615
[NR-eGR] Metal4  (4V) length: 2.704650e+02um, number of vias: 573
[NR-eGR] Metal5  (5H) length: 1.112300e+03um, number of vias: 436
[NR-eGR] Metal6  (6V) length: 9.553200e+02um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.394200e+03um, number of vias: 5273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.394200e+03um, number of vias: 5273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.95 sec, Curr Mem: 1848.93 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/.rgf9M6EfK
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR only done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1870.56 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1870.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63789
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 9171
[NR-eGR] Read numTotalNets=10080  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 10058 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10058 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.929735e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.52%)         0( 0.00%)   ( 0.52%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               32( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.38 seconds, mem = 1870.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.488023e+04um, number of vias: 39718
[NR-eGR] Metal2  (2V) length: 6.298054e+04um, number of vias: 27919
[NR-eGR] Metal3  (3H) length: 6.846099e+04um, number of vias: 7001
[NR-eGR] Metal4  (4V) length: 3.697267e+04um, number of vias: 2685
[NR-eGR] Metal5  (5H) length: 1.887673e+04um, number of vias: 769
[NR-eGR] Metal6  (6V) length: 5.262240e+03um, number of vias: 95
[NR-eGR] Metal7  (7H) length: 1.141620e+03um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.253150e+02um, number of vias: 11
[NR-eGR] Metal9  (9H) length: 6.756500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.090706e+05um, number of vias: 78240
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.23 seconds, mem = 1851.6M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:01.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.6 real=0:00:02.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Early Global Route
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9181 and nets=10278 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1855.066M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
    cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
    wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
    hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 21 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.0 real=0:00:02.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:04.9 real=0:00:05.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.092, 0.098} (wid=0.011 ws=0.005) (gid=0.087 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Legalizer API calls during this step: 195 succeeded with high effort: 195 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:04.7 real=0:00:04.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unconstrained drivers
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=741.735um, leaf=6504.921um, total=7246.656um
      hp wire lengths  : top=0.000um, trunk=337.380um, leaf=1639.570um, total=1976.950um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.020ns min=0.019ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.098]
    Legalizer API calls during this step: 195 succeeded with high effort: 195 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:04.7 real=0:00:04.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=738.985um, leaf=6504.921um, total=7243.906um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.022ns min=0.017ns max=0.048ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.098, avg=0.095, sd=0.002], skew [0.007 vs 0.100], 100% {0.091, 0.098} (wid=0.013 ws=0.006) (gid=0.085 gs=0.002)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.098, avg=0.095, sd=0.002], skew [0.007 vs 0.100], 100% {0.091, 0.098} (wid=0.013 ws=0.006) (gid=0.085 gs=0.002)
    Legalizer API calls during this step: 92 succeeded with high effort: 92 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:11.3 real=0:00:11.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:16.5 real=0:00:17.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=172.368um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.368um^2
      cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.551pF, total=0.599pF
      wire lengths     : top=0.000um, trunk=738.985um, leaf=6504.921um, total=7243.906um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.150ns count=2 avg=0.033ns sd=0.022ns min=0.017ns max=0.048ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.031ns sd=0.000ns min=0.030ns max=0.032ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 21 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.098]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.098]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=101.232um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.232um^2
      cell capacitance : b=0.028pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.150um, leaf=6499.677um, total=7241.827um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.016ns min=0.017ns max=0.039ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.049ns sd=0.007ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 13 CLKBUFX8: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.102]
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=101.232um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.232um^2
      cell capacitance : b=0.028pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.150um, leaf=6499.677um, total=7241.827um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.016ns min=0.017ns max=0.039ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.049ns sd=0.007ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 13 CLKBUFX8: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.102, avg=0.095, sd=0.003], skew [0.013 vs 0.100], 100% {0.089, 0.102} (wid=0.011 ws=0.005) (gid=0.092 gs=0.010)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.102, avg=0.095, sd=0.003], skew [0.013 vs 0.100], 100% {0.089, 0.102} (wid=0.011 ws=0.005) (gid=0.092 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:01.3 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 23 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=101.232um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.232um^2
          cell capacitance : b=0.028pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.028pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
          wire lengths     : top=0.000um, trunk=742.150um, leaf=6499.677um, total=7241.827um
          hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.150ns count=2 avg=0.028ns sd=0.016ns min=0.017ns max=0.039ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.049ns sd=0.007ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 13 CLKBUFX8: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
          cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
          wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
          hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
        Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
          cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
          wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
          hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.6 real=0:00:01.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
    cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
    wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
    hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
          cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
          wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
          hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100, avg=0.096, sd=0.002], skew [0.008 vs 0.100], 100% {0.092, 0.100} (wid=0.011 ws=0.004) (gid=0.091 gs=0.008)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.100, avg=0.096, sd=0.002], skew [0.008 vs 0.100], 100% {0.092, 0.100} (wid=0.011 ws=0.004) (gid=0.091 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:02.2 real=0:00:02.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Tried: 23 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.101]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.101]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.101}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Merging balancing drivers for power
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=95.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=95.760um^2
      cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=742.190um, leaf=6496.117um, total=7238.307um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.052ns sd=0.008ns min=0.042ns max=0.060ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 9 CLKBUFX8: 11 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.101, avg=0.097, sd=0.002], skew [0.008 vs 0.100], 100% {0.093, 0.101} (wid=0.011 ws=0.004) (gid=0.092 gs=0.008)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.101, avg=0.097, sd=0.002], skew [0.008 vs 0.100], 100% {0.093, 0.101} (wid=0.011 ws=0.004) (gid=0.092 gs=0.008)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.101}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.584pF fall=0.517pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.580pF fall=0.513pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=740.480um, leaf=6491.287um, total=7231.767um
      hp wire lengths  : top=0.000um, trunk=343.180um, leaf=1639.570um, total=1982.750um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.004ns min=0.044ns max=0.071ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.102, avg=0.099, sd=0.002], skew [0.009 vs 0.100], 100% {0.093, 0.102} (wid=0.010 ws=0.005) (gid=0.095 gs=0.011)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.102, avg=0.099, sd=0.002], skew [0.009 vs 0.100], 100% {0.093, 0.102} (wid=0.010 ws=0.005) (gid=0.095 gs=0.011)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.102}Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.0 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.550pF, total=0.598pF
      wire lengths     : top=0.000um, trunk=743.700um, leaf=6491.287um, total=7234.987um
      hp wire lengths  : top=0.000um, trunk=349.380um, leaf=1639.570um, total=1988.950um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.150ns count=2 avg=0.027ns sd=0.015ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.004ns min=0.044ns max=0.071ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.102, avg=0.099, sd=0.002], skew [0.009 vs 0.100], 100% {0.093, 0.102} (wid=0.010 ws=0.005) (gid=0.095 gs=0.011)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.102, avg=0.099, sd=0.002], skew [0.009 vs 0.100], 100% {0.093, 0.102} (wid=0.010 ws=0.005) (gid=0.095 gs=0.011)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.102}Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.9 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.102}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/default_emulate_constraint_mode,WC: 0.101 -> 0.102}Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=1, resolved=20, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=16, accepted=3
        Max accepted move=65.220um, total accepted move=109.110um, average move=36.370um
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=19, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=5
        Max accepted move=45.260um, total accepted move=124.660um, average move=24.932um
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=7, resolved=14, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=4
        Max accepted move=33.630um, total accepted move=62.710um, average move=15.678um
        Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=4, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=1
        Max accepted move=3.600um, total accepted move=3.600um, average move=3.600um
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 89 succeeded with high effort: 89 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=2
        Max accepted move=0.200um, total accepted move=0.400um, average move=0.200um
        Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
        cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
        cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
        sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.551pF, total=0.586pF
        wire lengths     : top=0.000um, trunk=528.445um, leaf=6517.245um, total=7045.690um
        hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.005ns min=0.044ns max=0.071ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.099, avg=0.095, sd=0.002], skew [0.010 vs 0.100], 100% {0.089, 0.099} (wid=0.012 ws=0.007) (gid=0.091 gs=0.011)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.099, avg=0.095, sd=0.002], skew [0.010 vs 0.100], 100% {0.089, 0.099} (wid=0.012 ws=0.007) (gid=0.091 gs=0.011)
      Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.0 real=0:00:02.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 23 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 21 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.551pF, total=0.586pF
      wire lengths     : top=0.000um, trunk=528.445um, leaf=6517.245um, total=7045.690um
      hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.005ns min=0.044ns max=0.071ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.099, avg=0.095, sd=0.002], skew [0.010 vs 0.100], 100% {0.089, 0.099} (wid=0.012 ws=0.007) (gid=0.091 gs=0.011)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.089, max=0.099, avg=0.095, sd=0.002], skew [0.010 vs 0.100], 100% {0.089, 0.099} (wid=0.012 ws=0.007) (gid=0.091 gs=0.011)
    Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.2 real=0:00:02.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Opt OverFix
  Total capacitance is (rise=1.166pF fall=1.099pF), of which (rise=0.586pF fall=0.586pF) is wire, and (rise=0.580pF fall=0.513pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.5 real=0:00:04.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting place_detail (0:03:45 mem=1896.2M) ***
Total net bbox length = 1.634e+05 (7.846e+04 8.494e+04) (ext = 1.006e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1896.2MB
Summary Report:
Instances move: 0 (out of 9181 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.634e+05 (7.846e+04 8.494e+04) (ext = 1.006e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1896.2MB
*** Finished place_detail (0:03:45 mem=1896.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 1981 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:08.4 real=0:00:08.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
(ccopt eGR): Start to route 22 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1896.22 MB )
[NR-eGR] Read 24179 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1896.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63789
[NR-eGR] #PG Blockages       : 24179
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10080  numIgnoredNets=10058
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.747660e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 15 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.162458e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 13 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 13 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.592181e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.207781e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.766609e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         2( 0.04%)         1( 0.02%)   ( 0.06%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.485950e+04um, number of vias: 39720
[NR-eGR] Metal2  (2V) length: 6.284307e+04um, number of vias: 27951
[NR-eGR] Metal3  (3H) length: 6.835027e+04um, number of vias: 7109
[NR-eGR] Metal4  (4V) length: 3.699262e+04um, number of vias: 2796
[NR-eGR] Metal5  (5H) length: 1.885426e+04um, number of vias: 847
[NR-eGR] Metal6  (6V) length: 5.372250e+03um, number of vias: 95
[NR-eGR] Metal7  (7H) length: 1.141620e+03um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.253150e+02um, number of vias: 11
[NR-eGR] Metal9  (9H) length: 6.756500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.089091e+05um, number of vias: 78571
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.232785e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 5.510250e+02um, number of vias: 2087
[NR-eGR] Metal2  (2V) length: 2.324080e+03um, number of vias: 1596
[NR-eGR] Metal3  (3H) length: 1.912095e+03um, number of vias: 723
[NR-eGR] Metal4  (4V) length: 2.904150e+02um, number of vias: 684
[NR-eGR] Metal5  (5H) length: 1.089840e+03um, number of vias: 514
[NR-eGR] Metal6  (6V) length: 1.065330e+03um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.232785e+03um, number of vias: 5604
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.232785e+03um, number of vias: 5604
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 1.13 sec, Curr Mem: 1855.22 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/.rgfKxn0zO
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
Set FIXED routing status on 22 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9181 and nets=10278 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1855.223M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
          cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.554pF, total=0.591pF
          wire lengths     : top=0.000um, trunk=524.785um, leaf=6708.000um, total=7232.785um
          hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.017ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.005ns min=0.043ns max=0.070ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.099, avg=0.095, sd=0.002], skew [0.012 vs 0.100], 100% {0.088, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.010)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.099, avg=0.095, sd=0.002], skew [0.012 vs 0.100], 100% {0.088, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.010)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=84.132um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=84.132um^2
          cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.554pF, total=0.591pF
          wire lengths     : top=0.000um, trunk=524.785um, leaf=6708.000um, total=7232.785um
          hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.017ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.059ns sd=0.005ns min=0.043ns max=0.070ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX12: 1 CLKBUFX8: 18 CLKBUFX6: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.099, avg=0.095, sd=0.002], skew [0.012 vs 0.100], 100% {0.088, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.010)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.099, avg=0.095, sd=0.002], skew [0.012 vs 0.100], 100% {0.088, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.010)
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 15 long paths. The largest offset applied was 0.000ns.
          
          
          Skew Group Offsets:
          
          -----------------------------------------------------------------------------------------------------------------
          Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                                 Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -----------------------------------------------------------------------------------------------------------------
          clk/default_emulate_constraint_mode    1960       15         0.765%      0.000ns       0.099ns         0.099ns
          -----------------------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        9
            0.000      and above      6
          -------------------------------
          
          Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 13, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 8
        CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
          cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.554pF, total=0.591pF
          wire lengths     : top=0.000um, trunk=524.785um, leaf=6708.000um, total=7232.785um
          hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.017ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.060ns sd=0.003ns min=0.057ns max=0.070ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
        Skew group summary eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
          cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.554pF, total=0.591pF
          wire lengths     : top=0.000um, trunk=524.785um, leaf=6708.000um, total=7232.785um
          hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.017ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.060ns sd=0.003ns min=0.057ns max=0.070ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 15 insts, 30 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
          cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
          cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
          sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.554pF, total=0.591pF
          wire lengths     : top=0.000um, trunk=524.785um, leaf=6708.000um, total=7232.785um
          hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.017ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=20 avg=0.060ns sd=0.003ns min=0.057ns max=0.070ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.099, avg=0.095, sd=0.002], skew [0.008 vs 0.100], 100% {0.091, 0.099} (wid=0.010 ws=0.007) (gid=0.093 gs=0.005)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:03:48 mem=1896.4M) ***
Total net bbox length = 1.634e+05 (7.846e+04 8.494e+04) (ext = 1.006e+04)
Move report: Detail placement moves 44 insts, mean move: 1.75 um, max move: 5.93 um
	Max move on inst (g176001): (206.60, 112.48) --> (205.80, 117.61)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1896.4MB
Summary Report:
Instances move: 44 (out of 9181 movable)
Instances flipped: 0
Mean displacement: 1.75 um
Max displacement: 5.93 um (Instance: g176001) (206.6, 112.48) -> (205.8, 117.61)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.635e+05 (7.848e+04 8.501e+04) (ext = 1.006e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1896.4MB
*** Finished place_detail (0:03:48 mem=1896.4M) ***
  Moved 0, flipped 0 and cell swapped 0 of 1981 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.7 real=0:00:03.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
(ccopt eGR): Start to route 22 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1896.43 MB )
[NR-eGR] Read 24179 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1896.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63789
[NR-eGR] #PG Blockages       : 24179
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=10080  numIgnoredNets=10058
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.747660e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 15 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 15 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.162458e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 13 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 13 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.592181e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.207781e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.766609e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         2( 0.04%)         1( 0.02%)   ( 0.06%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.485880e+04um, number of vias: 39720
[NR-eGR] Metal2  (2V) length: 6.284288e+04um, number of vias: 27952
[NR-eGR] Metal3  (3H) length: 6.835047e+04um, number of vias: 7109
[NR-eGR] Metal4  (4V) length: 3.699262e+04um, number of vias: 2796
[NR-eGR] Metal5  (5H) length: 1.885457e+04um, number of vias: 847
[NR-eGR] Metal6  (6V) length: 5.372250e+03um, number of vias: 95
[NR-eGR] Metal7  (7H) length: 1.141620e+03um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 4.253150e+02um, number of vias: 11
[NR-eGR] Metal9  (9H) length: 6.756500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.089088e+05um, number of vias: 78572
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.232395e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 5.503200e+02um, number of vias: 2087
[NR-eGR] Metal2  (2V) length: 2.323890e+03um, number of vias: 1597
[NR-eGR] Metal3  (3H) length: 1.912295e+03um, number of vias: 723
[NR-eGR] Metal4  (4V) length: 2.904150e+02um, number of vias: 684
[NR-eGR] Metal5  (5H) length: 1.090145e+03um, number of vias: 514
[NR-eGR] Metal6  (6V) length: 1.065330e+03um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.232395e+03um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.232395e+03um, number of vias: 5605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.94 sec, Curr Mem: 1855.43 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/.rgfBuJfy0
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 22 clock nets with NanoRoute.
  0 nets are default rule and 22 are NDR_ClockTree.
  Removed pre-existing routes for 22 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_selected_net_only true
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Wed Feb  8 16:08:32 2023
#
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10278)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Feb  8 16:08:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10203 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1343.99 (MB), peak = 1528.74 (MB)
#Merging special wires: starts on Wed Feb  8 16:08:37 2023 with memory = 1344.48 (MB), peak = 1528.74 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
#reading routing guides ......
#
#Finished routing data preparation on Wed Feb  8 16:08:37 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 35.65 (MB)
#Total memory = 1344.69 (MB)
#Peak memory = 1528.74 (MB)
#
#
#Start global routing on Wed Feb  8 16:08:37 2023
#
#
#Start global routing initialization on Wed Feb  8 16:08:37 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Feb  8 16:08:37 2023
#
#Start routing resource analysis on Wed Feb  8 16:08:37 2023
#
#Routing resource analysis is done on Wed Feb  8 16:08:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1202           0        6480    65.32%
#  Metal2         V        1156           0        6480     3.61%
#  Metal3         H        1202           0        6480     0.00%
#  Metal4         V        1156           0        6480     3.61%
#  Metal5         H        1202           0        6480     0.00%
#  Metal6         V        1156           0        6480     3.61%
#  Metal7         H        1202           0        6480     0.00%
#  Metal8         V        1156           0        6480     3.61%
#  Metal9         H        1202           0        6480     0.00%
#  Metal10        V         375          87        6480    10.59%
#  Metal11        H         439          41        6480     5.15%
#  --------------------------------------------------------------
#  Total                  11449       2.47%       71280     8.68%
#
#
#
#
#Global routing data preparation is done on Wed Feb  8 16:08:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.56 (MB), peak = 1528.74 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Feb  8 16:08:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.62 (MB), peak = 1528.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1351.18 (MB), peak = 1528.74 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1351.28 (MB), peak = 1528.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 198 (skipped).
#Total number of selected nets for routing = 22.
#Total number of unselected nets (but routable) for routing = 10058 (skipped).
#Total number of nets in the design = 10278.
#
#10058 skipped nets do not have any wires.
#22 routable nets have only global wires.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0               0  
#  NDR_ClockTree           22             22               0  
#-----------------------------------------------------------
#          Total           22             22               0  
#-----------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0           10058  
#  NDR_ClockTree           22             22               0  
#-----------------------------------------------------------
#          Total           22             22           10058  
#-----------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)     17(0.44%)      0(0.00%)      0(0.00%)   (0.44%)
#  Metal2       19(0.29%)      5(0.08%)      1(0.02%)      0(0.00%)   (0.39%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        5(0.08%)      3(0.05%)      3(0.05%)      2(0.03%)   (0.20%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        5(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     29(0.04%)     25(0.04%)      4(0.01%)      2(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.03% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 6663 um.
#Total half perimeter of net bounding box = 2031 um.
#Total wire length on LAYER Metal1 = 208 um.
#Total wire length on LAYER Metal2 = 2140 um.
#Total wire length on LAYER Metal3 = 1901 um.
#Total wire length on LAYER Metal4 = 268 um.
#Total wire length on LAYER Metal5 = 1058 um.
#Total wire length on LAYER Metal6 = 1089 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4901
#Up-Via Summary (total 4901):
#           
#-----------------------
# Metal1           1988
# Metal2           1272
# Metal3            655
# Metal4            597
# Metal5            389
#-----------------------
#                  4901 
#
#Total number of involved priority nets 22
#Maximum src to sink distance for priority net 214.9
#Average of max src_to_sink distance for priority net 71.8
#Average of ave src_to_sink distance for priority net 40.8
#Max overcon = 4 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.20%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 9.48 (MB)
#Total memory = 1354.18 (MB)
#Peak memory = 1528.74 (MB)
#
#Finished global routing on Wed Feb  8 16:08:40 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.51 (MB), peak = 1528.74 (MB)
#Start Track Assignment.
#Done with 943 horizontal wires in 1 hboxes and 1104 vertical wires in 1 hboxes.
#Done with 912 horizontal wires in 1 hboxes and 1059 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 7256 um.
#Total half perimeter of net bounding box = 2031 um.
#Total wire length on LAYER Metal1 = 709 um.
#Total wire length on LAYER Metal2 = 2130 um.
#Total wire length on LAYER Metal3 = 1980 um.
#Total wire length on LAYER Metal4 = 259 um.
#Total wire length on LAYER Metal5 = 1037 um.
#Total wire length on LAYER Metal6 = 1142 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4901
#Up-Via Summary (total 4901):
#           
#-----------------------
# Metal1           1988
# Metal2           1272
# Metal3            655
# Metal4            597
# Metal5            389
#-----------------------
#                  4901 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.29 (MB), peak = 1528.74 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 48.46 (MB)
#Total memory = 1357.36 (MB)
#Peak memory = 1528.74 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 82.8% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        0        0
#	Metal5        0        0
#	Metal6        2        2
#	Totals        2        2
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1432.10 (MB), peak = 1528.74 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.56 (MB), peak = 1528.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 7489 um.
#Total half perimeter of net bounding box = 2031 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1350 um.
#Total wire length on LAYER Metal3 = 1786 um.
#Total wire length on LAYER Metal4 = 439 um.
#Total wire length on LAYER Metal5 = 2226 um.
#Total wire length on LAYER Metal6 = 1689 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6876
#Up-Via Summary (total 6876):
#           
#-----------------------
# Metal1           2004
# Metal2           1915
# Metal3           1208
# Metal4            963
# Metal5            786
#-----------------------
#                  6876 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 9.27 (MB)
#Total memory = 1366.64 (MB)
#Peak memory = 1528.74 (MB)
#route_detail Statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 9.27 (MB)
#Total memory = 1366.64 (MB)
#Peak memory = 1528.74 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#route_global_detail statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 49.64 (MB)
#Total memory = 1360.02 (MB)
#Peak memory = 1528.74 (MB)
#Number of warnings = 17
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 16:09:03 2023
#
        NanoRoute done. (took cpu=0:00:31.6 real=0:00:31.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 22 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           5
        50.000     100.000          16
       100.000     150.000           0
       150.000     200.000           0
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          12
        0.000      2.000           3
        2.000      4.000           2
        4.000      6.000           1
        6.000      8.000           0
        8.000     10.000           1
       10.000     12.000           1
       12.000     14.000           1
       14.000     16.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_1 (101 terminals)
    Guided length:  max path =    59.170um, total =   351.184um
    Routed length:  max path =    60.090um, total =   431.545um
    Deviation:      max path =     1.555%,  total =    22.883%

    Net CTS_13 (97 terminals)
    Guided length:  max path =    67.865um, total =   302.450um
    Routed length:  max path =    66.590um, total =   368.855um
    Deviation:      max path =    -1.879%,  total =    21.956%

    Net CTS_16 (95 terminals)
    Guided length:  max path =    72.155um, total =   330.260um
    Routed length:  max path =    69.720um, total =   401.245um
    Deviation:      max path =    -3.375%,  total =    21.494%

    Net CTS_4 (101 terminals)
    Guided length:  max path =    48.235um, total =   305.070um
    Routed length:  max path =    50.640um, total =   363.155um
    Deviation:      max path =     4.986%,  total =    19.040%

    Net CTS_3 (101 terminals)
    Guided length:  max path =    55.465um, total =   307.120um
    Routed length:  max path =    54.270um, total =   365.075um
    Deviation:      max path =    -2.155%,  total =    18.870%

    Net CTS_15 (101 terminals)
    Guided length:  max path =    75.100um, total =   324.063um
    Routed length:  max path =    67.320um, total =   380.990um
    Deviation:      max path =   -10.360%,  total =    17.567%

    Net CTS_18 (101 terminals)
    Guided length:  max path =    50.665um, total =   325.084um
    Routed length:  max path =    48.170um, total =   380.725um
    Deviation:      max path =    -4.925%,  total =    17.116%

    Net CTS_17 (101 terminals)
    Guided length:  max path =    45.885um, total =   337.650um
    Routed length:  max path =    46.870um, total =   394.335um
    Deviation:      max path =     2.147%,  total =    16.788%

    Net CTS_12 (98 terminals)
    Guided length:  max path =    65.005um, total =   356.909um
    Routed length:  max path =    64.110um, total =   410.890um
    Deviation:      max path =    -1.377%,  total =    15.124%

    Net CTS_9 (101 terminals)
    Guided length:  max path =    55.845um, total =   300.635um
    Routed length:  max path =    63.930um, total =   338.070um
    Deviation:      max path =    14.478%,  total =    12.452%

Set FIXED routing status on 22 net(s)
Set FIXED placed status on 21 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1943.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1965.45 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1965.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63789
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10026
[NR-eGR] Read numTotalNets=10080  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 10058 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10058 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.930949e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.51%)         1( 0.02%)   ( 0.53%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               33( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.439609e+04um, number of vias: 39657
[NR-eGR] Metal2  (2V) length: 6.316447e+04um, number of vias: 28277
[NR-eGR] Metal3  (3H) length: 6.851837e+04um, number of vias: 7420
[NR-eGR] Metal4  (4V) length: 3.617505e+04um, number of vias: 3021
[NR-eGR] Metal5  (5H) length: 1.929914e+04um, number of vias: 1123
[NR-eGR] Metal6  (6V) length: 5.636085e+03um, number of vias: 126
[NR-eGR] Metal7  (7H) length: 1.494685e+03um, number of vias: 36
[NR-eGR] Metal8  (8V) length: 5.222150e+02um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 7.436500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 5.700000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.092831e+05um, number of vias: 79681
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.98 sec, Curr Mem: 1946.45 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:33.1 real=0:00:33.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9181 and nets=10278 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1946.449M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
    wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
    hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
  CCOpt::Phase::Routing done. (took cpu=0:00:33.5 real=0:00:34.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
      hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
      hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
      hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
      cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
      sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
      wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
      hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10256 (unrouted=198, trialRouted=10058, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
    wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
    hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        21      82.764       0.022
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            21      82.764       0.022
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      523.745
  Leaf      6965.560
  Total     7489.305
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        276.390
  Leaf        1706.065
  Total       1982.455
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.022    0.038    0.060
  Leaf     0.558    0.662    1.220
  Total    0.580    0.700    1.279
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1960     0.558     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150       2       0.024       0.009      0.018    0.031    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}          -
  Leaf        0.150      20       0.065       0.003      0.062    0.075    {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      1         8.208
  CLKBUFX8     buffer     19        71.478
  CLKBUFX6     buffer      1         3.078
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.095     0.102     0.007       0.100         0.006           0.003           0.098        0.001     100% {0.095, 0.102}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.095     0.102     0.007       0.100         0.006           0.003           0.098        0.001     100% {0.095, 0.102}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2004.75)
Total number of fetched objects 10083
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2082.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2082.78 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.107667
	 Executing: set_clock_latency -source -early -max -rise -0.107667 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.107667
	 Executing: set_clock_latency -source -late -max -rise -0.107667 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.106649
	 Executing: set_clock_latency -source -early -max -fall -0.106649 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.106649
	 Executing: set_clock_latency -source -late -max -fall -0.106649 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:01.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
  cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
  cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
  sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.662pF, total=0.700pF
  wire lengths     : top=0.000um, trunk=523.745um, leaf=6965.560um, total=7489.305um
  hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1706.065um, total=1982.455um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.150ns count=2 avg=0.024ns sd=0.009ns min=0.018ns max=0.031ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.003ns min=0.062ns max=0.075ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.095, max=0.102, avg=0.098, sd=0.001], skew [0.007 vs 0.100], 100% {0.095, 0.102} (wid=0.008 ws=0.006) (gid=0.096 gs=0.005)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Tidy Up And Update Timing
Runtime done. (took cpu=0:01:13 real=0:01:15)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS          33.15 (Init 7.49, Construction 14.21, Implementation 8.27, eGRPC 1.66, PostConditioning 0.86, Other 0.65)
Clock Runtime:  (49%) CTS services      36.54 (RefinePlace 1.08, EarlyGlobalClock 3.53, NanoRoute 31.61, ExtractRC 0.32, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          4.67 (Init 1.16, CongRepair/EGR-DP 2.24, TimingUpdate 1.27, Other 0.00)
Clock Runtime: (100%) Total             74.36

Synthesizing clock trees with CCOpt done.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1358.9M, totSessionCpu=0:04:24 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1365.2M, totSessionCpu=0:04:25 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1979.5M)
Compute RC Scale Done ...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2149.8)
Total number of fetched objects 10083
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2166.14 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2166.14 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:04:29 mem=2166.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.503  |  4.567  |  4.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.249%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1469.6M, totSessionCpu=0:04:29 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2071.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2071.1M) ***
*** Starting optimizing excluded clock nets MEM= 2071.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2071.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.6/0:04:48.5 (0.9), mem = 2071.1M
*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:04:32.8/0:04:51.7 (0.9), mem = 2081.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:33.1/0:04:52.0 (0.9), mem = 2081.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   192|   261|    -0.05|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|       0|       0|       0|  75.25|          |         |
|   153|   161|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|      40|       0|       2|  75.25| 0:00:02.0|  2138.4M|
|   153|   161|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|       0|       0|       0|  75.25| 0:00:02.0|  2138.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2138.4M) ***

*** Starting place_detail (0:04:39 mem=2154.4M) ***
Total net bbox length = 1.636e+05 (7.856e+04 8.502e+04) (ext = 9.540e+03)
Move report: Detail placement moves 1300 insts, mean move: 2.25 um, max move: 17.50 um
	Max move on inst (FE_OFC637_mem_wdata_19): (117.40, 211.66) --> (117.00, 194.56)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2157.4MB
Summary Report:
Instances move: 1300 (out of 9200 movable)
Instances flipped: 0
Mean displacement: 2.25 um
Max displacement: 17.50 um (Instance: FE_OFC637_mem_wdata_19) (117.4, 211.66) -> (117, 194.56)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 1.651e+05 (7.983e+04 8.527e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2157.4MB
*** Finished place_detail (0:04:40 mem=2157.4M) ***
*** maximum move = 17.50 um ***
*** Finished re-routing un-routed nets (2157.4M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2157.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:04:40.0/0:04:59.0 (0.9), mem = 2122.4M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=2081.4M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.503  |  4.567  |  4.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.072%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:17, real = 0:00:17, mem = 1478.1M, totSessionCpu=0:04:41 **
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:41.6/0:05:00.5 (0.9), mem = 2115.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 76.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.07%|        -|   0.023|   0.000|   0:00:00.0| 2115.5M|
|    76.07%|        0|   0.023|   0.000|   0:00:01.0| 2134.5M|
|    76.07%|        0|   0.023|   0.000|   0:00:00.0| 2134.5M|
|    76.02%|        7|   0.023|   0.000|   0:00:00.0| 2153.6M|
|    75.45%|       61|   0.023|   0.000|   0:00:01.0| 2153.6M|
|    75.45%|        9|   0.023|   0.000|   0:00:00.0| 2153.6M|
|    75.45%|        9|   0.023|   0.000|   0:00:00.0| 2153.6M|
|    75.45%|        9|   0.023|   0.000|   0:00:00.0| 2153.6M|
|    75.45%|        9|   0.023|   0.000|   0:00:00.0| 2153.6M|
|    75.45%|        0|   0.023|   0.000|   0:00:00.0| 2153.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 75.45
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting place_detail (0:04:44 mem=2153.6M) ***
Total net bbox length = 1.651e+05 (7.987e+04 8.525e+04) (ext = 1.032e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2153.6MB
Summary Report:
Instances move: 0 (out of 9193 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.651e+05 (7.987e+04 8.525e+04) (ext = 1.032e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2153.6MB
*** Finished place_detail (0:04:44 mem=2153.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2153.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2153.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:44.5/0:05:03.4 (0.9), mem = 2153.6M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2080.54M, totSessionCpu=0:04:45).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2101.71 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 2101.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 63957
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10026
[NR-eGR] Read numTotalNets=10113  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10091 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10091 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.947639e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.51%)         1( 0.02%)   ( 0.53%) 
[NR-eGR]  Metal2  (2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               34( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.436878e+04um, number of vias: 39722
[NR-eGR] Metal2  (2V) length: 6.312267e+04um, number of vias: 28408
[NR-eGR] Metal3  (3H) length: 6.922518e+04um, number of vias: 7544
[NR-eGR] Metal4  (4V) length: 3.622559e+04um, number of vias: 3146
[NR-eGR] Metal5  (5H) length: 2.009203e+04um, number of vias: 1134
[NR-eGR] Metal6  (6V) length: 6.137590e+03um, number of vias: 112
[NR-eGR] Metal7  (7H) length: 1.362885e+03um, number of vias: 36
[NR-eGR] Metal8  (8V) length: 3.922550e+02um, number of vias: 15
[NR-eGR] Metal9  (9H) length: 9.696500e+01um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 8.550000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.100000e+00um, number of vias: 0
[NR-eGR] Total length: 2.110269e+05um, number of vias: 80125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 1.44 sec, Curr Mem: 2059.38 MB )
Extraction called for design 'picorv32' of instances=9214 and nets=10311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2056.379M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.15)
Total number of fetched objects 10116
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2124.18 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2124.18 CPU=0:00:02.2 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:48.9/0:05:08.5 (0.9), mem = 2124.2M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   164|   176|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.51|     0.00|       0|       0|       0|  75.45|          |         |
|   142|   150|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.51|     0.00|      25|       0|       0|  75.45| 0:00:02.0|  2138.2M|
|   142|   150|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.51|     0.00|       0|       0|       0|  75.45| 0:00:02.0|  2138.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2138.2M) ***

*** Starting place_detail (0:04:55 mem=2154.2M) ***
Total net bbox length = 1.652e+05 (7.989e+04 8.526e+04) (ext = 9.874e+03)
Move report: Detail placement moves 529 insts, mean move: 6.40 um, max move: 33.69 um
	Max move on inst (FE_OFC66_mem_addr_3): (180.60, 211.66) --> (179.40, 179.17)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2157.3MB
Summary Report:
Instances move: 529 (out of 9218 movable)
Instances flipped: 0
Mean displacement: 6.40 um
Max displacement: 33.69 um (Instance: FE_OFC66_mem_addr_3) (180.6, 211.66) -> (179.4, 179.17)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.676e+05 (8.127e+04 8.637e+04) (ext = 1.057e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2157.3MB
*** Finished place_detail (0:04:56 mem=2157.3M) ***
*** maximum move = 33.69 um ***
*** Finished re-routing un-routed nets (2157.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2157.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:04:56.0/0:05:15.6 (0.9), mem = 2122.2M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 1.697%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9239 and nets=10336 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2059.855M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2081.48 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 2081.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 64082
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10026
[NR-eGR] Read numTotalNets=10138  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10116 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10116 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.973768e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.52%)         1( 0.02%)   ( 0.54%) 
[NR-eGR]  Metal2  (2)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               36( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 1.10 sec, Curr Mem: 2081.48 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2079.48)
Total number of fetched objects 10141
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2133.97 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2133.97 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:04:59 mem=2134.0M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:36, real = 0:00:37, mem = 1481.2M, totSessionCpu=0:04:59 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.503  |  4.566  |  4.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.960%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:37, real = 0:00:39, mem = 1481.2M, totSessionCpu=0:05:00 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          4.503 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-365            8  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 30 warning(s), 0 error(s)

#% End ccopt_design (date=02/08 16:09:48, total cpu=0:01:51, real=0:01:56, peak res=1481.2M, current mem=1385.1M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl
@file 58:
@file 59: report_clock_trees > $LAYOUT_REPORTS/clocktree.txt
@file 60: report_skew_groups > $LAYOUT_REPORTS/clocktree_skew.txt
@file 61:
@file 62: # Optimize again after CTS
@file 63: opt_design -post_cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1385.3M, totSessionCpu=0:05:03 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1393.0M, totSessionCpu=0:05:04 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2003.7M)
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.503  |  4.566  |  4.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.960%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1387.1M, totSessionCpu=0:05:05 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1994.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1994.2M) ***
*** Starting optimizing excluded clock nets MEM= 1994.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1994.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:05.1/0:05:26.7 (0.9), mem = 1994.2M
*** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:05:08.6/0:05:30.2 (0.9), mem = 2169.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:09.0/0:05:30.5 (0.9), mem = 2169.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   142|   150|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|       0|       0|       0|  75.96|          |         |
|   136|   144|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|       7|       0|       0|  75.96| 0:00:02.0|  2144.0M|
|   136|   144|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.50|     0.00|       0|       0|       0|  75.96| 0:00:02.0|  2144.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2144.0M) ***

*** Starting place_detail (0:05:15 mem=2160.0M) ***
Total net bbox length = 1.676e+05 (8.127e+04 8.637e+04) (ext = 1.041e+04)
Move report: Detail placement moves 384 insts, mean move: 6.44 um, max move: 34.69 um
	Max move on inst (FE_OFC68_mem_addr_2): (188.60, 208.24) --> (186.40, 175.75)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2163.0MB
Summary Report:
Instances move: 384 (out of 9225 movable)
Instances flipped: 0
Mean displacement: 6.44 um
Max displacement: 34.69 um (Instance: FE_OFC68_mem_addr_2) (188.6, 208.24) -> (186.4, 175.75)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.699e+05 (8.271e+04 8.714e+04) (ext = 1.077e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2163.0MB
*** Finished place_detail (0:05:16 mem=2163.0M) ***
*** maximum move = 34.69 um ***
*** Finished re-routing un-routed nets (2163.0M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2163.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:05:16.0/0:05:37.5 (0.9), mem = 2127.9M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=2084.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.455  |  4.566  |  4.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.104%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:13, mem = 1485.7M, totSessionCpu=0:05:17 **
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:17.5/0:05:39.1 (0.9), mem = 2120.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 76.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.10%|        -|   0.023|   0.000|   0:00:00.0| 2120.0M|
|    76.10%|        0|   0.023|   0.000|   0:00:01.0| 2139.1M|
|    76.10%|        0|   0.023|   0.000|   0:00:00.0| 2139.1M|
|    76.05%|        4|   0.023|   0.000|   0:00:00.0| 2158.2M|
|    75.62%|       38|   0.023|   0.000|   0:00:01.0| 2158.2M|
|    75.62%|        1|   0.023|   0.000|   0:00:00.0| 2158.2M|
|    75.62%|        1|   0.023|   0.000|   0:00:00.0| 2158.2M|
|    75.62%|        1|   0.023|   0.000|   0:00:00.0| 2158.2M|
|    75.62%|        1|   0.023|   0.000|   0:00:00.0| 2158.2M|
|    75.62%|        0|   0.023|   0.000|   0:00:00.0| 2158.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 75.62
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** Starting place_detail (0:05:20 mem=2158.2M) ***
Total net bbox length = 1.698e+05 (8.269e+04 8.713e+04) (ext = 1.077e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2158.2MB
Summary Report:
Instances move: 0 (out of 9221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.698e+05 (8.269e+04 8.713e+04) (ext = 1.077e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2158.2MB
*** Finished place_detail (0:05:20 mem=2158.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2158.2M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2158.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:05:20.4/0:05:42.0 (0.9), mem = 2158.2M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=2085.12M, totSessionCpu=0:05:20).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2106.29 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2106.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 64100
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10026
[NR-eGR] Read numTotalNets=10141  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10119 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10119 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.996425e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        26( 0.50%)         1( 0.02%)   ( 0.52%) 
[NR-eGR]  Metal2  (2)        13( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               40( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.432585e+04um, number of vias: 39805
[NR-eGR] Metal2  (2V) length: 6.281002e+04um, number of vias: 28631
[NR-eGR] Metal3  (3H) length: 6.971933e+04um, number of vias: 7831
[NR-eGR] Metal4  (4V) length: 3.766351e+04um, number of vias: 3393
[NR-eGR] Metal5  (5H) length: 2.202984e+04um, number of vias: 1208
[NR-eGR] Metal6  (6V) length: 6.681180e+03um, number of vias: 155
[NR-eGR] Metal7  (7H) length: 1.864055e+03um, number of vias: 50
[NR-eGR] Metal8  (8V) length: 6.822900e+02um, number of vias: 31
[NR-eGR] Metal9  (9H) length: 1.593650e+02um, number of vias: 8
[NR-eGR] Metal10 (10V) length: 4.237000e+01um, number of vias: 4
[NR-eGR] Metal11 (11H) length: 8.600000e+00um, number of vias: 0
[NR-eGR] Total length: 2.159864e+05um, number of vias: 81116
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 1.07 sec, Curr Mem: 2066.96 MB )
Extraction called for design 'picorv32' of instances=9242 and nets=10339 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2064.957M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2068.39)
Total number of fetched objects 10144
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2125.43 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2125.43 CPU=0:00:01.9 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:24.5/0:05:46.4 (0.9), mem = 2125.4M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   147|   167|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     4.42|     0.00|       0|       0|       0|  75.62|          |         |
|   109|   115|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.42|     0.00|      47|       0|       0|  75.63| 0:00:02.0|  2145.0M|
|   109|   115|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     4.42|     0.00|       0|       0|       0|  75.63| 0:00:02.0|  2145.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2145.0M) ***

*** Starting place_detail (0:05:31 mem=2161.0M) ***
Total net bbox length = 1.699e+05 (8.272e+04 8.715e+04) (ext = 9.701e+03)
Move report: Detail placement moves 811 insts, mean move: 10.20 um, max move: 46.19 um
	Max move on inst (FE_OFC61_mem_addr_5): (173.80, 211.66) --> (204.60, 196.27)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2164.0MB
Summary Report:
Instances move: 811 (out of 9268 movable)
Instances flipped: 0
Mean displacement: 10.20 um
Max displacement: 46.19 um (Instance: FE_OFC61_mem_addr_5) (173.8, 211.66) -> (204.6, 196.27)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.768e+05 (8.675e+04 9.005e+04) (ext = 1.097e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2164.0MB
*** Finished place_detail (0:05:31 mem=2164.0M) ***
*** maximum move = 46.19 um ***
*** Finished re-routing un-routed nets (2164.0M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2164.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:05:31.7/0:05:53.6 (0.9), mem = 2128.9M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 4.191%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9289 and nets=10386 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2063.598M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2085.22 MB )
[NR-eGR] Read 10939 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2085.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 64335
[NR-eGR] #PG Blockages       : 10939
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10026
[NR-eGR] Read numTotalNets=10188  numIgnoredNets=22
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10166 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10166 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.067852e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.52%)         1( 0.02%)   ( 0.54%) 
[NR-eGR]  Metal2  (2)        13( 0.07%)         1( 0.01%)   ( 0.08%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               41( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.77 sec, Curr Mem: 2085.22 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2083.22)
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2137.71 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2137.71 CPU=0:00:02.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:05:35 mem=2137.7M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:32, real = 0:00:33, mem = 1489.1M, totSessionCpu=0:05:35 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.375  |  4.566  |  4.375  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.206   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:35, mem = 1489.1M, totSessionCpu=0:05:36 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          4.375 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
@file 64:
@file 65: report_area > $LAYOUT_REPORTS/area_postcts.txt
@file 66: report_power > $LAYOUT_REPORTS/power_postcts.txt
default_emulate_view
@file 67: time_design -post_cts -slack_report > $LAYOUT_REPORTS/timing_setup_postcts.txt
@file 68: time_design -post_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postcts.txt
@file 69: report_gate_count -out_file $LAYOUT_REPORTS/gates_postcts.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=29779 Cells=9289 Area=30553.9 um^2
@file 70: report_qor -format text -file $LAYOUT_REPORTS/qor_postcts.txt
@file 71: report_route -summary > $LAYOUT_REPORTS/route_postcts.txt
@file 72:
@file 73: # Commence final detailed routing
@file 74: # (layers 1-11, medium effort on vias, timing+SI driven)
@file 75: set_db route_design_top_routing_layer 11
@file 76: set_db route_design_bottom_routing_layer 1
@file 77:
@file 78: #set_db route_design_detail_use_multi_cut_via_effort medium
@file 79: # high effort instead of medium fixes DRC spacing violation
@file 80: set_db route_design_concurrent_minimize_via_count_effort high
@file 81: set_db route_design_detail_fix_antenna true
@file 82: set_db route_design_with_timing_driven true
@file 83: set_db route_design_with_si_driven true
@file 84:
@file 85: route_design -global_detail -via_opt
#% Begin route_design (date=02/08 16:10:33, mem=1362.6M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.61 (MB), peak = 1528.74 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1977.7M, init mem=1978.1M)
TechSite Violation:	13
*info: Placed = 9289           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:76.56%(30554/39910)
Placement Density (including fixed std cells):76.56%(30554/39910)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1977.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (22) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1977.7M) ***

route_global_detail

#set_db route_design_detail_fix_antenna true
#set_db route_design_bottom_routing_layer 1
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 11
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#Start route_global_detail on Wed Feb  8 16:10:33 2023
#
#Generating timing data, please wait...
#10191 total nets, 22 already routed, 22 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.61 (MB), peak = 1528.74 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:10:34 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2052.56 CPU=0:00:01.6 REAL=0:00:01.0)
Path 1: MET (4.329 ns) Late Output Delay Assertion
               View: default_emulate_view
              Group: clk
         Startpoint: (R) resetn
              Clock: (R) clk
           Endpoint: (F) mem_la_addr[30]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    8.000        0.000
         Drv Adjust:+    0.000        0.068
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (P)    0.000 (I)
            Arrival:=    8.000        0.068

       Output Delay:-    1.000
        Uncertainty:-    0.050
        Cppr Adjust:+    0.000
      Required Time:=    6.950
       Launch Clock:=    0.068
        Input Delay:+    1.000
          Data Path:+    1.554
              Slack:=    4.329

#----------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc              Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  resetn                      -      resetn           R     (arrival)      23  0.133   0.006    1.074  
  g92107__2346/Y              -      B->Y             F     NAND2BX1        3  0.133   0.082    1.156  
  g92005__1881/Y              -      AN->Y            F     NAND2BX1        2  0.079   0.056    1.211  
  g91616__1881/Y              -      C->Y             R     NOR3X1          6  0.055   0.109    1.320  
  g91606__6783/Y              -      B->Y             F     NAND2X1         2  0.165   0.082    1.402  
  g91601__4319/Y              -      A1->Y            R     OAI22X1         2  0.065   0.083    1.485  
  inc_add_382_74_g562/CO      -      B->CO            R     ADDHX1          1  0.113   0.048    1.533  
  inc_add_382_74_g561/CO      -      B->CO            R     ADDHX1          1  0.015   0.029    1.562  
  inc_add_382_74_g560/CO      -      B->CO            R     ADDHX1          1  0.012   0.032    1.594  
  inc_add_382_74_g559/CO      -      B->CO            R     ADDHX1          1  0.019   0.033    1.626  
  inc_add_382_74_g558/CO      -      B->CO            R     ADDHX1          1  0.017   0.028    1.655  
  inc_add_382_74_g557/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.683  
  inc_add_382_74_g556/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    1.710  
  inc_add_382_74_g555/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.738  
  inc_add_382_74_g554/CO      -      B->CO            R     ADDHX1          1  0.012   0.029    1.767  
  inc_add_382_74_g553/CO      -      B->CO            R     ADDHX1          1  0.013   0.028    1.795  
  inc_add_382_74_g552/CO      -      B->CO            R     ADDHX1          1  0.011   0.029    1.824  
  inc_add_382_74_g551/CO      -      B->CO            R     ADDHX1          1  0.014   0.030    1.854  
  inc_add_382_74_g550/CO      -      B->CO            R     ADDHX1          1  0.013   0.028    1.882  
  inc_add_382_74_g549/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.910  
  inc_add_382_74_g548/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.938  
  inc_add_382_74_g547/CO      -      B->CO            R     ADDHX1          1  0.011   0.029    1.966  
  inc_add_382_74_g546/CO      -      B->CO            R     ADDHX1          1  0.013   0.030    1.997  
  inc_add_382_74_g545/CO      -      B->CO            R     ADDHX1          1  0.015   0.031    2.028  
  inc_add_382_74_g544/CO      -      B->CO            R     ADDHX1          1  0.016   0.029    2.057  
  inc_add_382_74_g543/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    2.085  
  inc_add_382_74_g542/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    2.112  
  inc_add_382_74_g541/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    2.140  
  inc_add_382_74_g540/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.167  
  inc_add_382_74_g539/CO      -      B->CO            R     ADDHX1          1  0.011   0.032    2.200  
  inc_add_382_74_g538/CO      -      B->CO            R     ADDHX1          1  0.019   0.032    2.232  
  inc_add_382_74_g537/CO      -      B->CO            R     ADDHX1          1  0.016   0.029    2.261  
  inc_add_382_74_g536/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.288  
  inc_add_382_74_g535/CO      -      B->CO            R     ADDHX1          1  0.011   0.030    2.319  
  inc_add_382_74_g534/S       -      B->S             F     ADDHX1          1  0.015   0.040    2.358  
  g183175/Y                   -      B->Y             F     MX2X1           1  0.012   0.036    2.395  
  FE_OFC377_mem_la_addr_30/Y  -      A->Y             R     INVX1           1  0.008   0.010    2.404  
  FE_OFC378_mem_la_addr_30/Y  -      A->Y             F     INVX1           2  0.009   0.018    2.422  
  FE_OFC517_mem_la_addr_30/Y  -      A->Y             R     INVX1           1  0.023   0.048    2.470  
  FE_OFC518_mem_la_addr_30/Y  -      A->Y             F     CLKINVX20       1  0.073   0.151    2.621  
  mem_la_addr[30]             -      mem_la_addr[30]  F     -               1  0.228   0.000    2.621  
#----------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:10:37 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 8.00
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1415.48 (MB), peak = 1528.74 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 23.20ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:10:37 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1415.68 (MB), peak = 1528.74 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1421.93 (MB), peak = 1528.74 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.57 (MB), peak = 1528.74 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
picorv32
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1359.21 (MB), peak = 1528.74 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10386)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Wed Feb  8 16:10:39 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.37 (MB), peak = 1528.74 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.98 (MB), peak = 1528.74 (MB)
#Merging special wires: starts on Wed Feb  8 16:10:40 2023 with memory = 1392.27 (MB), peak = 1528.74 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
#
#Finished routing data preparation on Wed Feb  8 16:10:40 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 1392.36 (MB)
#Peak memory = 1528.74 (MB)
#
#
#Start global routing on Wed Feb  8 16:10:40 2023
#
#
#Start global routing initialization on Wed Feb  8 16:10:40 2023
#
#Number of eco nets is 4
#
#Start global routing data preparation on Wed Feb  8 16:10:40 2023
#
#Start routing resource analysis on Wed Feb  8 16:10:40 2023
#
#Routing resource analysis is done on Wed Feb  8 16:10:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1202           0        6480    65.86%
#  Metal2         V        1156           0        6480     3.61%
#  Metal3         H        1202           0        6480     0.00%
#  Metal4         V        1156           0        6480     3.61%
#  Metal5         H        1202           0        6480     0.00%
#  Metal6         V        1156           0        6480     3.61%
#  Metal7         H        1202           0        6480     0.00%
#  Metal8         V        1156           0        6480     3.61%
#  Metal9         H        1202           0        6480     0.00%
#  Metal10        V         375          87        6480    10.59%
#  Metal11        H         439          41        6480     5.15%
#  --------------------------------------------------------------
#  Total                  11449       2.47%       71280     8.73%
#
#
#
#
#Global routing data preparation is done on Wed Feb  8 16:10:40 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.75 (MB), peak = 1528.74 (MB)
#
#
#Global routing initialization is done on Wed Feb  8 16:10:40 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.79 (MB), peak = 1528.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.21 (MB), peak = 1528.74 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.73 (MB), peak = 1528.74 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.80 (MB), peak = 1528.74 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 4...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1446.21 (MB), peak = 1528.74 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1446.63 (MB), peak = 1528.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 198 (skipped).
#Total number of routable nets = 10188.
#Total number of nets in the design = 10386.
#
#10170 routable nets have only global wires.
#18 routable nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0           10166  
#  NDR_ClockTree            4              4               0  
#-----------------------------------------------------------
#          Total            4              4           10166  
#-----------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0           10166  
#  NDR_ClockTree           22             22               0  
#-----------------------------------------------------------
#          Total           22             22           10166  
#-----------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      147(2.27%)     80(1.23%)     12(0.19%)      3(0.05%)   (3.73%)
#  Metal3       22(0.34%)      2(0.03%)      0(0.00%)      0(0.00%)   (0.37%)
#  Metal4        8(0.12%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.12%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    177(0.26%)     82(0.12%)     12(0.02%)      3(0.00%)   (0.41%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.04% H + 0.37% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |        647.00 |        649.00 |
[hotspot] |   Metal2(V)   |         12.00 |         51.00 |
[hotspot] |   Metal3(H)   |          2.00 |          3.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1   647.00 |(Metal1   649.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |         10.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 10.00/32.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   109.44   150.47   123.12   191.52 |       10.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   109.44    88.92   123.12   109.44 |        4.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   205.19   198.36   218.88   212.03 |        3.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   109.44    61.55   116.28    75.23 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   109.44   129.96   116.28   143.63 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 217746 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 1160 um.
#Total wire length on LAYER Metal2 = 42489 um.
#Total wire length on LAYER Metal3 = 63354 um.
#Total wire length on LAYER Metal4 = 48270 um.
#Total wire length on LAYER Metal5 = 40255 um.
#Total wire length on LAYER Metal6 = 17682 um.
#Total wire length on LAYER Metal7 = 3614 um.
#Total wire length on LAYER Metal8 = 728 um.
#Total wire length on LAYER Metal9 = 88 um.
#Total wire length on LAYER Metal10 = 75 um.
#Total wire length on LAYER Metal11 = 31 um.
#Total number of vias = 82880
#Up-Via Summary (total 82880):
#           
#-----------------------
# Metal1          37362
# Metal2          27378
# Metal3          10477
# Metal4           5261
# Metal5           2086
# Metal6            255
# Metal7             44
# Metal8              9
# Metal9              6
# Metal10             2
#-----------------------
#                 82880 
#
#Total number of involved regular nets 1980
#Maximum src to sink distance  276.4
#Average of max src_to_sink distance  47.9
#Average of ave src_to_sink distance  30.8
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 99.9
#Average of max src_to_sink distance for priority net 71.4
#Average of ave src_to_sink distance for priority net 38.9
#Max overcon = 11 tracks.
#Total overcon = 0.41%.
#Worst layer Gcell overcon rate = 0.37%.
#
#Global routing statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 57.31 (MB)
#Total memory = 1449.69 (MB)
#Peak memory = 1528.74 (MB)
#
#Finished global routing on Wed Feb  8 16:11:01 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.20 (MB), peak = 1528.74 (MB)
#Start Track Assignment.
#Done with 19547 horizontal wires in 1 hboxes and 18016 vertical wires in 1 hboxes.
#Done with 4747 horizontal wires in 1 hboxes and 4252 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      1202.20 	  0.02%  	  0.00% 	  0.00%
# Metal2     40373.20 	  0.10%  	  0.00% 	  0.00%
# Metal3     60435.47 	  0.19%  	  0.00% 	  0.00%
# Metal4     47417.15 	  0.05%  	  0.00% 	  0.00%
# Metal5     37914.97 	  0.03%  	  0.00% 	  0.01%
# Metal6     15950.96 	  0.01%  	  0.00% 	  0.00%
# Metal7      3605.05 	  0.00%  	  0.00% 	  0.00%
# Metal8       729.67 	  0.00%  	  0.00% 	  0.00%
# Metal9        86.82 	  0.00%  	  0.00% 	  0.00%
# Metal10       75.55 	  0.00%  	  0.00% 	  0.00%
# Metal11       31.27 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      207822.31  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 228580 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 9063 um.
#Total wire length on LAYER Metal2 = 41758 um.
#Total wire length on LAYER Metal3 = 66163 um.
#Total wire length on LAYER Metal4 = 48473 um.
#Total wire length on LAYER Metal5 = 40792 um.
#Total wire length on LAYER Metal6 = 17755 um.
#Total wire length on LAYER Metal7 = 3649 um.
#Total wire length on LAYER Metal8 = 732 um.
#Total wire length on LAYER Metal9 = 87 um.
#Total wire length on LAYER Metal10 = 77 um.
#Total wire length on LAYER Metal11 = 31 um.
#Total number of vias = 82880
#Up-Via Summary (total 82880):
#           
#-----------------------
# Metal1          37362
# Metal2          27378
# Metal3          10477
# Metal4           5261
# Metal5           2086
# Metal6            255
# Metal7             44
# Metal8              9
# Metal9              6
# Metal10             2
#-----------------------
#                 82880 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1435.98 (MB), peak = 1528.74 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Metal6    Total 
#	19        3         22        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:27, elapsed time = 00:00:55, memory = 1607.06 (MB), peak = 1614.48 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 7032 horizontal wires in 1 hboxes and 6431 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -373853253
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 10188 nets were built. 405 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:05 .
#   Increased memory =    78.84 (MB), total memory =  1536.01 (MB), peak memory =  1614.48 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.72 (MB), peak = 1614.48 (MB)
#RC Statistics: 53597 Res, 34192 Ground Cap, 1273 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3281.74 (35637), Avg L-Edge Length: 15125.79 (11470)
#Start writing rcdb into /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_AKgdiv.rcdb.d
#Finish writing rcdb with 72854 nodes, 62666 edges, and 3152 xcaps
#405 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_AKgdiv.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2189.832M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_AKgdiv.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_AKgdiv.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 2165.832M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = 967908013
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:37
#Elapsed time = 00:01:05
#Increased memory = 26.15 (MB)
#Total memory = 1462.56 (MB)
#Peak memory = 1614.48 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:12:09 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
Reading RCDB with compressed RC data.
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2242.48 CPU=0:00:02.0 REAL=0:00:02.0)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10191. 
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2216.75 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET (4.215 ns) Late Output Delay Assertion
               View: default_emulate_view
              Group: clk
         Startpoint: (R) resetn
              Clock: (R) clk
           Endpoint: (F) mem_la_addr[30]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    8.000        0.000
         Drv Adjust:+    0.000        0.073
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (P)    0.000 (I)
            Arrival:=    8.000        0.073

       Output Delay:-    1.000
        Uncertainty:-    0.050
        Cppr Adjust:+    0.000
      Required Time:=    6.950
       Launch Clock:=    0.073
        Input Delay:+    1.000
          Data Path:+    1.661
              Slack:=    4.215
     +------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point        | Flags |       Arc       | Edge |   Cell    | Fanout | Trans | Delay | Arrival | 
     |                            |       |                 |      |           |        |  (ns) |  (ns) |  (ns)   | 
     |----------------------------+-------+-----------------+------+-----------+--------+-------+-------+---------| 
     | resetn                     |       | resetn          |  R   | (arrival) |     23 | 0.144 | 0.007 |   1.080 | 
     | g92107__2346/Y             |       | B->Y            |  F   | NAND2BX1  |      3 | 0.145 | 0.087 |   1.167 | 
     | g92005__1881/Y             |       | AN->Y           |  F   | NAND2BX1  |      2 | 0.083 | 0.056 |   1.223 | 
     | g91616__1881/Y             |       | C->Y            |  R   | NOR3X1    |      6 | 0.056 | 0.119 |   1.342 | 
     | g91606__6783/Y             |       | B->Y            |  F   | NAND2X1   |      2 | 0.183 | 0.098 |   1.440 | 
     | g91601__4319/Y             |       | A1->Y           |  R   | OAI22X1   |      2 | 0.086 | 0.090 |   1.531 | 
     | inc_add_382_74_g562/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.113 | 0.049 |   1.579 | 
     | inc_add_382_74_g561/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.016 | 0.030 |   1.609 | 
     | inc_add_382_74_g560/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.035 |   1.644 | 
     | inc_add_382_74_g559/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.022 | 0.036 |   1.680 | 
     | inc_add_382_74_g558/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.021 | 0.029 |   1.708 | 
     | inc_add_382_74_g557/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   1.738 | 
     | inc_add_382_74_g556/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.029 |   1.767 | 
     | inc_add_382_74_g555/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.029 |   1.796 | 
     | inc_add_382_74_g554/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.031 |   1.827 | 
     | inc_add_382_74_g553/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.031 |   1.857 | 
     | inc_add_382_74_g552/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.033 |   1.890 | 
     | inc_add_382_74_g551/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.019 | 0.032 |   1.922 | 
     | inc_add_382_74_g550/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.016 | 0.028 |   1.950 | 
     | inc_add_382_74_g549/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.030 |   1.980 | 
     | inc_add_382_74_g548/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.031 |   2.010 | 
     | inc_add_382_74_g547/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.030 |   2.041 | 
     | inc_add_382_74_g546/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.032 |   2.073 | 
     | inc_add_382_74_g545/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.018 | 0.034 |   2.107 | 
     | inc_add_382_74_g544/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.020 | 0.031 |   2.138 | 
     | inc_add_382_74_g543/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.027 |   2.165 | 
     | inc_add_382_74_g542/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.028 |   2.193 | 
     | inc_add_382_74_g541/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.030 |   2.223 | 
     | inc_add_382_74_g540/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.027 |   2.251 | 
     | inc_add_382_74_g539/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.034 |   2.285 | 
     | inc_add_382_74_g538/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.023 | 0.033 |   2.318 | 
     | inc_add_382_74_g537/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.018 | 0.031 |   2.350 | 
     | inc_add_382_74_g536/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.028 |   2.377 | 
     | inc_add_382_74_g535/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.032 |   2.409 | 
     | inc_add_382_74_g534/S      |       | B->S            |  F   | ADDHX1    |      1 | 0.019 | 0.041 |   2.450 | 
     | g183175/Y                  |       | B->Y            |  F   | MX2X1     |      1 | 0.013 | 0.041 |   2.491 | 
     | FE_OFC377_mem_la_addr_30/Y |       | A->Y            |  R   | INVX1     |      1 | 0.015 | 0.014 |   2.505 | 
     | FE_OFC378_mem_la_addr_30/Y |       | A->Y            |  F   | INVX1     |      2 | 0.014 | 0.020 |   2.525 | 
     | FE_OFC517_mem_la_addr_30/Y |       | A->Y            |  R   | INVX1     |      1 | 0.026 | 0.052 |   2.577 | 
     | FE_OFC518_mem_la_addr_30/Y |       | A->Y            |  F   | CLKINVX20 |      1 | 0.079 | 0.158 |   2.735 | 
     | mem_la_addr[30]            |       | mem_la_addr[30] |  F   |           |      1 | 0.245 | 0.000 |   2.735 | 
     +------------------------------------------------------------------------------------------------------------+ 

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:12:14 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 8.00
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1519.65 (MB), peak = 1614.48 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 16:12:14 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.94 (MB), peak = 1614.48 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.94 (MB), peak = 1614.48 (MB)
Worst slack reported in the design = 7.020604 (late)

*** writeDesignTiming (0:00:00.7) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.62 (MB), peak = 1614.48 (MB)
Un-suppress "**WARN ..." messages.
picorv32
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10188
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.27 (MB), peak = 1614.48 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10188
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 770 horizontal wires in 1 hboxes and 611 vertical wires in 1 hboxes.
#Done with 141 horizontal wires in 1 hboxes and 146 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      1201.80 	  0.00%  	  0.00% 	  0.00%
# Metal2     40280.44 	  0.03%  	  0.00% 	  0.00%
# Metal3     60403.22 	  0.15%  	  0.00% 	  0.00%
# Metal4     47394.81 	  0.03%  	  0.00% 	  0.00%
# Metal5     37909.23 	  0.02%  	  0.00% 	  0.01%
# Metal6     15947.44 	  0.00%  	  0.00% 	  0.00%
# Metal7      3604.85 	  0.00%  	  0.00% 	  0.00%
# Metal8       729.67 	  0.00%  	  0.00% 	  0.00%
# Metal9        86.82 	  0.00%  	  0.00% 	  0.00%
# Metal10       75.55 	  0.00%  	  0.00% 	  0.00%
# Metal11       31.27 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      207665.10  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 228377 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 9483 um.
#Total wire length on LAYER Metal2 = 41790 um.
#Total wire length on LAYER Metal3 = 65830 um.
#Total wire length on LAYER Metal4 = 48305 um.
#Total wire length on LAYER Metal5 = 40671 um.
#Total wire length on LAYER Metal6 = 17727 um.
#Total wire length on LAYER Metal7 = 3646 um.
#Total wire length on LAYER Metal8 = 732 um.
#Total wire length on LAYER Metal9 = 87 um.
#Total wire length on LAYER Metal10 = 77 um.
#Total wire length on LAYER Metal11 = 31 um.
#Total number of vias = 82880
#Up-Via Summary (total 82880):
#           
#-----------------------
# Metal1          37362
# Metal2          27378
# Metal3          10477
# Metal4           5261
# Metal5           2086
# Metal6            255
# Metal7             44
# Metal8              9
# Metal9              6
# Metal10             2
#-----------------------
#                 82880 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1482.66 (MB), peak = 1614.48 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:01:38
#Increased memory = 105.07 (MB)
#Total memory = 1468.29 (MB)
#Peak memory = 1614.48 (MB)
#Start reading timing information from file .timing_file_106720.tif.gz ...
#Read in timing information for 409 ports, 9289 instances from timing file .timing_file_106720.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 64
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        8       41       49
#	Metal2        0       15       15
#	Totals        8       56       64
#1586 out of 9289 instances (17.1%) need to be verified(marked ipoed), dirty area = 9.8%.
#20.9% of the total area is being checked for drcs
#20.9% of the total area was checked
#   number of violations = 65
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        9       41       50
#	Metal2        0       15       15
#	Totals        9       56       65
#cpu time = 00:01:33, elapsed time = 00:01:33, memory = 1605.36 (MB), peak = 1620.95 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 14
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        2        2
#	Metal2       12       12
#	Totals       14       14
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1625.92 (MB), peak = 1628.64 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       12        1       14
#	Totals        1       12        1       14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1629.68 (MB), peak = 1629.71 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1623.35 (MB), peak = 1630.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 229025 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4037 um.
#Total wire length on LAYER Metal2 = 50598 um.
#Total wire length on LAYER Metal3 = 64881 um.
#Total wire length on LAYER Metal4 = 48679 um.
#Total wire length on LAYER Metal5 = 37646 um.
#Total wire length on LAYER Metal6 = 18353 um.
#Total wire length on LAYER Metal7 = 4055 um.
#Total wire length on LAYER Metal8 = 613 um.
#Total wire length on LAYER Metal9 = 79 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:40
#Elapsed time = 00:01:40
#Increased memory = 5.85 (MB)
#Total memory = 1474.13 (MB)
#Peak memory = 1630.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1492.75 (MB), peak = 1630.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 229025 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4037 um.
#Total wire length on LAYER Metal2 = 50598 um.
#Total wire length on LAYER Metal3 = 64881 um.
#Total wire length on LAYER Metal4 = 48679 um.
#Total wire length on LAYER Metal5 = 37646 um.
#Total wire length on LAYER Metal6 = 18353 um.
#Total wire length on LAYER Metal7 = 4055 um.
#Total wire length on LAYER Metal8 = 613 um.
#Total wire length on LAYER Metal9 = 79 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 229025 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4037 um.
#Total wire length on LAYER Metal2 = 50598 um.
#Total wire length on LAYER Metal3 = 64881 um.
#Total wire length on LAYER Metal4 = 48679 um.
#Total wire length on LAYER Metal5 = 37646 um.
#Total wire length on LAYER Metal6 = 18353 um.
#Total wire length on LAYER Metal7 = 4055 um.
#Total wire length on LAYER Metal8 = 613 um.
#Total wire length on LAYER Metal9 = 79 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1589.46 (MB), peak = 1630.98 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb  8 16:14:09 2023
#
#
#Start Post Route Wire Spread.
#Done with 3569 horizontal wires in 2 hboxes and 3373 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231681 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4066 um.
#Total wire length on LAYER Metal2 = 50955 um.
#Total wire length on LAYER Metal3 = 65713 um.
#Total wire length on LAYER Metal4 = 49476 um.
#Total wire length on LAYER Metal5 = 38115 um.
#Total wire length on LAYER Metal6 = 18518 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1621.57 (MB), peak = 1630.98 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1497.85 (MB), peak = 1630.98 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231681 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4066 um.
#Total wire length on LAYER Metal2 = 50955 um.
#Total wire length on LAYER Metal3 = 65713 um.
#Total wire length on LAYER Metal4 = 49476 um.
#Total wire length on LAYER Metal5 = 38115 um.
#Total wire length on LAYER Metal6 = 18518 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#route_detail Statistics:
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = 9.27 (MB)
#Total memory = 1477.55 (MB)
#Peak memory = 1630.98 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:03:18
#Elapsed time = 00:03:46
#Increased memory = 80.02 (MB)
#Total memory = 1442.70 (MB)
#Peak memory = 1630.98 (MB)
#Number of warnings = 1
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 16:14:19 2023
#
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
#Default setup view is reset to default_emulate_view.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       route_design
#route_design: cpu time = 00:03:20, elapsed time = 00:03:48, memory = 1428.42 (MB), peak = 1630.98 (MB)
#% End route_design (date=02/08 16:14:20, total cpu=0:03:20, real=0:03:47, peak res=1631.0M, current mem=1428.4M)
@file 86:
@file 87: # default is 'single'. 
@file 88: # Set here to 'ocv' because postroute says so
@file 89: set_db timing_analysis_type ocv
@file 90:
@file 91: # Optimize yet again after routing
@file 92: opt_design -post_route
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1428.4M, totSessionCpu=0:09:04 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1450.1M, totSessionCpu=0:09:05 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2136.2M, init mem=2136.2M)
TechSite Violation:	13
*info: Placed = 9289           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:76.56%(30554/39910)
Placement Density (including fixed std cells):76.56%(30554/39910)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2135.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#num needed restored net=0
#need_extraction net=0 (total=10386)
#Start routing data preparation on Wed Feb  8 16:14:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.33 (MB), peak = 1630.98 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1466.26 (MB), peak = 1630.98 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1472.34 (MB), peak = 1630.98 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Feb  8 16:14:31 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.75 (MB), peak = 1630.98 (MB)
#Start routing data preparation on Wed Feb  8 16:14:31 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.75 (MB), peak = 1630.98 (MB)
#Init Design Signature = -1625243861
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 10188 nets were built. 249 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:09, elapsed time = 00:00:09 .
#   Increased memory =   107.59 (MB), total memory =  1570.83 (MB), peak memory =  1630.98 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.76 (MB), peak = 1630.98 (MB)
#RC Statistics: 65084 Res, 36770 Ground Cap, 2083 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3340.51 (37969), Avg L-Edge Length: 8757.86 (21309)
#Start writing rcdb into /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_jqDo0N.rcdb.d
#Finish writing rcdb with 75432 nodes, 65244 edges, and 4762 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1508.80 (MB), peak = 1630.98 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_jqDo0N.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2187.988M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_jqDo0N.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_jqDo0N.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2163.988M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:16
#Elapsed time = 00:00:19
#Increased memory = 57.54 (MB)
#Total memory = 1505.88 (MB)
#Peak memory = 1630.98 (MB)
#
#249 inserted nodes are removed
#Final Design Signature = -1625243861
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2153.06 CPU=0:00:00.2 REAL=0:00:00.0) 
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.601562)
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:54.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:54.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.601562)
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:54.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:54.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M

Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2162.6)
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2234.71 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2217.18 CPU=0:00:02.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2182.29)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 8. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10191. 
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2188.45 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2188.45 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:09:30 mem=2188.4M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.355  |  4.694  |  4.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:00:30, mem = 1497.2M, totSessionCpu=0:09:30 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10364 (unrouted=198, trialRouted=0, noStatus=0, routed=10166, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 21 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
      route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BUFX2/A BUFX2/Y (default: )
    For power domain auto-default:
      Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
      Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 39910.032um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk/Leaf Routing info:
      Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.150ns
      Slew time target (trunk):   0.150ns
      Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.048ns
      Buffer max distance: 1391.875um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1960
      Delay constrained sinks:     1960
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:setup.late:
      Skew target:                 0.100ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule NDR_ClockTree):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.631pF, total=0.667pF
    wire lengths     : top=0.000um, trunk=523.745um, leaf=7218.480um, total=7742.225um
    hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1714.855um, total=1991.245um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.150ns count=2 avg=0.023ns sd=0.010ns min=0.016ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.005ns min=0.057ns max=0.076ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.101, avg=0.095, sd=0.002], skew [0.009 vs 0.100], 100% {0.092, 0.101} (wid=0.007 ws=0.005) (gid=0.094 gs=0.007)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.631pF, total=0.667pF
    wire lengths     : top=0.000um, trunk=523.745um, leaf=7218.480um, total=7742.225um
    hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1714.855um, total=1991.245um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.150ns count=2 avg=0.023ns sd=0.010ns min=0.016ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.005ns min=0.057ns max=0.076ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.101, avg=0.095, sd=0.002], skew [0.009 vs 0.100], 100% {0.092, 0.101} (wid=0.007 ws=0.005) (gid=0.094 gs=0.007)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
    cell areas       : b=82.764um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=82.764um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
    sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.631pF, total=0.667pF
    wire lengths     : top=0.000um, trunk=523.745um, leaf=7218.480um, total=7742.225um
    hp wire lengths  : top=0.000um, trunk=276.390um, leaf=1714.855um, total=1991.245um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.150ns count=2 avg=0.023ns sd=0.010ns min=0.016ns max=0.030ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=20 avg=0.065ns sd=0.005ns min=0.057ns max=0.076ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX8: 19 CLKBUFX6: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.101, avg=0.095, sd=0.002], skew [0.009 vs 0.100], 100% {0.092, 0.101} (wid=0.007 ws=0.005) (gid=0.094 gs=0.007)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10364 (unrouted=198, trialRouted=0, noStatus=0, routed=10166, fixed=0, [crossesIlmBoundary=0, tooFewTerms=198, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.2 real=0:00:04.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      PRO
**INFO: Start fixing DRV (Mem = 2175.87M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:35.3/0:10:30.6 (0.9), mem = 2175.9M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|   234|   234|    -0.22|     0|     0|     0|     0|     0|     0|     4.35|     0.00|       0|       0|       0|  76.56|          |         |
|     0|     0|     0.00|   234|   234|    -0.20|     0|     0|     0|     0|     0|     0|     4.35|     0.00|       0|       0|       0|  76.56| 0:00:01.0|  2383.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 22 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2383.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:09:39.6/0:10:34.9 (0.9), mem = 2364.6M
drv optimizer changes nothing and skips place_detail
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:36, real = 0:00:39, mem = 1591.9M, totSessionCpu=0:09:40 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 2286.56M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=2286.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.355  |  4.693  |  4.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:36, real = 0:00:40, mem = 1591.9M, totSessionCpu=0:09:40 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:36, real = 0:00:40, mem = 1588.7M, totSessionCpu=0:09:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2277.03M, totSessionCpu=0:09:40).
**opt_design ... cpu = 0:00:36, real = 0:00:40, mem = 1588.7M, totSessionCpu=0:09:40 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
Worst Slack : 4.693 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
Worst Slack : 4.355 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.355  |  4.693  |  4.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:38, real = 0:00:41, mem = 1503.1M, totSessionCpu=0:09:42 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:09:42 mem=2198.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2198.0MB
Summary Report:
Instances move: 0 (out of 9268 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2198.0MB
*** Finished place_detail (0:09:42 mem=2198.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

route_global_detail

#set_db route_design_detail_fix_antenna true
#set_db route_design_bottom_routing_layer 1
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_top_routing_layer 11
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Wed Feb  8 16:15:02 2023
#
#num needed restored net=0
#need_extraction net=0 (total=10386)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Feb  8 16:15:02 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1498.82 (MB), peak = 1630.98 (MB)
#Merging special wires: starts on Wed Feb  8 16:15:03 2023 with memory = 1499.03 (MB), peak = 1630.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Feb  8 16:15:03 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.12 (MB)
#Total memory = 1499.12 (MB)
#Peak memory = 1630.98 (MB)
#
#
#Start global routing on Wed Feb  8 16:15:03 2023
#
#
#Start global routing initialization on Wed Feb  8 16:15:03 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.13 (MB)
#Total memory = 1499.13 (MB)
#Peak memory = 1630.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.00 (MB), peak = 1630.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231681 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4066 um.
#Total wire length on LAYER Metal2 = 50955 um.
#Total wire length on LAYER Metal3 = 65713 um.
#Total wire length on LAYER Metal4 = 49476 um.
#Total wire length on LAYER Metal5 = 38115 um.
#Total wire length on LAYER Metal6 = 18518 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.54 (MB)
#Total memory = 1503.66 (MB)
#Peak memory = 1630.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1522.90 (MB), peak = 1630.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231681 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4066 um.
#Total wire length on LAYER Metal2 = 50955 um.
#Total wire length on LAYER Metal3 = 65713 um.
#Total wire length on LAYER Metal4 = 49476 um.
#Total wire length on LAYER Metal5 = 38115 um.
#Total wire length on LAYER Metal6 = 18518 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231681 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4066 um.
#Total wire length on LAYER Metal2 = 50955 um.
#Total wire length on LAYER Metal3 = 65713 um.
#Total wire length on LAYER Metal4 = 49476 um.
#Total wire length on LAYER Metal5 = 38115 um.
#Total wire length on LAYER Metal6 = 18518 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb  8 16:15:09 2023
#
#
#Start Post Route Wire Spread.
#Done with 167 horizontal wires in 2 hboxes and 326 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231757 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4067 um.
#Total wire length on LAYER Metal2 = 50964 um.
#Total wire length on LAYER Metal3 = 65735 um.
#Total wire length on LAYER Metal4 = 49505 um.
#Total wire length on LAYER Metal5 = 38124 um.
#Total wire length on LAYER Metal6 = 18522 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1569.56 (MB), peak = 1630.98 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 231757 um.
#Total half perimeter of net bounding box = 186097 um.
#Total wire length on LAYER Metal1 = 4067 um.
#Total wire length on LAYER Metal2 = 50964 um.
#Total wire length on LAYER Metal3 = 65735 um.
#Total wire length on LAYER Metal4 = 49505 um.
#Total wire length on LAYER Metal5 = 38124 um.
#Total wire length on LAYER Metal6 = 18522 um.
#Total wire length on LAYER Metal7 = 4063 um.
#Total wire length on LAYER Metal8 = 614 um.
#Total wire length on LAYER Metal9 = 80 um.
#Total wire length on LAYER Metal10 = 40 um.
#Total wire length on LAYER Metal11 = 42 um.
#Total number of vias = 89686
#Up-Via Summary (total 89686):
#           
#-----------------------
# Metal1          38637
# Metal2          31377
# Metal3          11641
# Metal4           5377
# Metal5           2272
# Metal6            321
# Metal7             42
# Metal8             11
# Metal9              6
# Metal10             2
#-----------------------
#                 89686 
#
#route_detail Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 5.11 (MB)
#Total memory = 1504.24 (MB)
#Peak memory = 1630.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -6.89 (MB)
#Total memory = 1498.55 (MB)
#Peak memory = 1630.98 (MB)
#Number of warnings = 1
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 16:15:12 2023
#
**opt_design ... cpu = 0:00:48, real = 0:00:52, mem = 1498.3M, totSessionCpu=0:09:52 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=10386)
#Start routing data preparation on Wed Feb  8 16:15:13 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.78 (MB), peak = 1630.98 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1531.20 (MB), peak = 1630.98 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1537.38 (MB), peak = 1630.98 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Feb  8 16:15:21 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.72 (MB), peak = 1630.98 (MB)
#Start routing data preparation on Wed Feb  8 16:15:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10311 nets.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.76 (MB), peak = 1630.98 (MB)
#Init Design Signature = -859162713
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 10188 nets were built. 245 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:09, elapsed time = 00:00:09 .
#   Increased memory =   112.56 (MB), total memory =  1638.34 (MB), peak memory =  1638.60 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.35 (MB), peak = 1638.60 (MB)
#RC Statistics: 65115 Res, 36801 Ground Cap, 2088 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 3332.85 (37996), Avg L-Edge Length: 8777.18 (21334)
#Start writing rcdb into /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_lRSurP.rcdb.d
#Finish writing rcdb with 75463 nodes, 65275 edges, and 4774 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.37 (MB), peak = 1638.60 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_lRSurP.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2242.539M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_lRSurP.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_106720_cn98.it.auth.gr_grigpavl_yddM2c/nr106720_lRSurP.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2218.539M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:16
#Elapsed time = 00:00:19
#Increased memory = 65.38 (MB)
#Total memory = 1568.19 (MB)
#Peak memory = 1638.60 (MB)
#
#245 inserted nodes are removed
#Final Design Signature = -1638665580
**opt_design ... cpu = 0:01:06, real = 0:01:13, mem = 1475.2M, totSessionCpu=0:10:10 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2184)
Reading RCDB with compressed RC data.
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2240.86 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2240.86 CPU=0:00:02.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2240.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2240.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2204.97)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10191. 
Total number of fetched objects 10191
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10386,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2211.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2211.12 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:04.0 totSessionCpu=0:10:15 mem=2211.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.355  |  4.694  |  4.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:11, real = 0:01:18, mem = 1522.9M, totSessionCpu=0:10:15 **
**opt_design ... cpu = 0:01:11, real = 0:01:18, mem = 1522.9M, totSessionCpu=0:10:15 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:01:11, real = 0:01:18, mem = 1522.9M, totSessionCpu=0:10:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2187.39M, totSessionCpu=0:10:16).
**opt_design ... cpu = 0:01:12, real = 0:01:18, mem = 1522.9M, totSessionCpu=0:10:16 **

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute.recovery
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:12, real = 0:01:19, mem = 1522.6M, totSessionCpu=0:10:16 **
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.355  |  4.694  |  4.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4680   |  4428   |  2036   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.557%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:13, real = 0:01:21, mem = 1523.1M, totSessionCpu=0:10:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          4.355 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postroute
Info: Destroy the CCOpt slew target map.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute
@file 93:
@file 94: report_area > $LAYOUT_REPORTS/area_postroute.txt
@file 95: report_power > $LAYOUT_REPORTS/power_postroute.txt
default_emulate_view
@file 96: report_gate_count -out_file $LAYOUT_REPORTS/gates_postroute.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=29779 Cells=9289 Area=30553.9 um^2
@file 97: report_qor -format text -file $LAYOUT_REPORTS/qor_postroute.txt
@file 98: report_route -summary > $LAYOUT_REPORTS/route_postroute.txt
@file 99:
@file 100: time_design -post_route -slack_report > $LAYOUT_REPORTS/timing_setup_postroute.txt
@file 101: time_design -post_route -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postroute.txt
@file 102: set_db timing_analysis_type single
@file 103:
@file 104: # Run DRC+connectivity checks
@file 105: set_db check_drc_disable_rules {}
@file 106: set_db check_drc_implant true
@file 107: set_db check_drc_implant_across_rows false
@file 108: set_db check_drc_ndr_spacing false
@file 109: set_db check_drc_check_only default
@file 110: set_db check_drc_inside_via_def false
@file 111: set_db check_drc_exclude_pg_net false
@file 112: set_db check_drc_ignore_trial_route false
@file 113: set_db check_drc_use_min_spacing_on_block_obs auto
@file 114: set_db check_drc_report $LAYOUT_REPORTS/picorv32.drc.rpt
@file 115: set_db check_drc_limit 1000
@file 116:
@file 117: check_drc
#-report /mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/picorv32.drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2137.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 77.760 76.800} 1 of 9
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {77.760 0.000 155.520 76.800} 2 of 9
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {155.520 0.000 231.200 76.800} 3 of 9
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 76.800 77.760 153.600} 4 of 9
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {77.760 76.800 155.520 153.600} 5 of 9
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {155.520 76.800 231.200 153.600} 6 of 9
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 153.600 77.760 228.380} 7 of 9
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {77.760 153.600 155.520 228.380} 8 of 9
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {155.520 153.600 231.200 228.380} 9 of 9
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:03.8  ELAPSED TIME: 4.00  MEM: 0.0M) ***

@file 118: check_connectivity -type all
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Feb  8 16:15:56 2023

Design Name: picorv32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (231.2000, 228.3800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:15:56 **** Processed 5000 nets.
**** 16:15:56 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Feb  8 16:15:57 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

@file 119:
@file 120: # Fill unused space with metal
@file 121: set_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -opc_active_spacing 0.200 -min_density 10.00
@file 122: add_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -nets { VSS VDD }
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_106720.conf) Unknown option '2'!
**WARN: (from .metalfill_106720.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_106720.conf) Unknown option '0'!
**WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
************************
Timing Aware on 
P/G Nets: 75
Signal Nets: 10289
Clock Nets: 22
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:03.8, real time : 0:00:04.0, peak mem : 2203.05 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:06.3,  real:  0:00:06.0,  peak mem:  2261.41  megs.
@file 123:
@file 124:
@file 125: # Sign-off STA (not working: extraction fails with sth like
@file 126: # "Metal3 is referred to in LEF but doesnt exist in tech file"
@file 127: #
@file 128: # Extract parasitics
@file 129: # set_db extract_rc_engine post_route
@file 130: # set_db extract_rc_effort_level signoff
@file 131: # set_db extract_rc_coupled true
@file 132: #
@file 133: # extract_rc
@file 134: #
#@ End verbose source layout_flow.tcl
@innovus 2> exit


*** Memory Usage v#1 (Current mem = 2219.414M, initial mem = 264.809M) ***
*** Message Summary: 6952 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:11:27, real=0:26:08, mem=2219.4M) ---
