\hypertarget{classMipsISA_1_1InterruptFault}{
\section{クラス InterruptFault}
\label{classMipsISA_1_1InterruptFault}\index{MipsISA::InterruptFault@{MipsISA::InterruptFault}}
}


{\ttfamily \#include $<$faults.hh$>$}InterruptFaultに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.01149cm]{classMipsISA_1_1InterruptFault}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{
\index{MipsISA::InterruptFault@{MipsISA::InterruptFault}!offset@{offset}}
\index{offset@{offset}!MipsISA::InterruptFault@{MipsISA::InterruptFault}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}を再定義しています。


\begin{DoxyCode}
182     {
183         CauseReg cause = tc->readMiscRegNoEffect(MISCREG_CAUSE);
184         // offset 0x200 for release 2, 0x180 for release 1.
185         return cause.iv ? 0x200 : 0x180;
186     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}{
\index{MipsISA::InterruptFault@{MipsISA::InterruptFault}!offset@{offset}}
\index{offset@{offset}!MipsISA::InterruptFault@{MipsISA::InterruptFault}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1InterruptFault_a9c059b781f653170e9da1d520c6d96b1}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ InterruptFault $>$}を再定義しています。


\begin{DoxyCode}
182     {
183         CauseReg cause = tc->readMiscRegNoEffect(MISCREG_CAUSE);
184         // offset 0x200 for release 2, 0x180 for release 1.
185         return cause.iv ? 0x200 : 0x180;
186     }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{arch_2mips_2faults_8hh}{faults.hh}\item 
arch/miqs/\hyperlink{arch_2miqs_2faults_8hh}{faults.hh}\end{DoxyCompactItemize}
