always_ff @(posedge clk or posedge ena) begin
    if (ena)
        q <= d;
end

endmodule