# arithmetic-logical-unit
A Verilog Simulation of Arithmetic and Logical Unit
