# RISC-VI Processor

# **Timeline**

| Deadline | Objective |
| :---- | :---- |
| June 30 | Finish RISC-IV Datapath \+ Vivado |
| June 31 | Port Documentation over to GitHub \+ Plan a way to resume-ify it. |
| July 25 | Finalize circuit design \+ software layout |
| August 1 | Purchase breadboard materials and components |
| August 10 | Send PCB Design to Kevin Lee |
| August 17 | Assemble processor |
| September 5 | Finish OS Binary Code |
| September 30 | Finish Assembly Language \+ Compiler |

# 

# 

# **Documentation**

| Daily Progress  |  |  |  |
| :---- | :---- | :---- | :---- |
| ![Dates][image1] Date | ![No type][image2] Task | ![People][image3] Owner | ![Dropdowns][image4] Status |
| May 20, 2025 | Set up doc | [Tanmay](mailto:garudadri.tanmay17@gmail.com)[jiaypotato@gmail.com](mailto:jiaypotato@gmail.com) | Approved |
| May 21, 2025 | Draft up an ISA. | [Tanmay](mailto:garudadri.tanmay17@gmail.com) | In progress |
|  |  | Person | Not started |
|  |  | Person | Not started |

## **Processor Documentation**

The RISC-VI Processor is a successor to the popular RISC-V processor. Based on the Von Neumann Architecture, it was designed and built using System Verilog in Xilinx Vivado.  
Code Repository Github:

### Instruction Set Architecture

RISC-VI is a 32-bit architecture. Instructions are 32 bits long.

#### Op-Codes \[5:0\]

	

#### Instruction Guide

	

### Datapath Overview

Diagram:

### Controller

### Processing Unit

### Memory

- L1 Cache  
- 

### Bus

### I/O

## **FPGA Implementation**

[image1]: <data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAQCAYAAAAWGF8bAAAAyklEQVR4XtWT0Q3CMAxEOwIjMAIjRErOyWdHYANGoCOwQUdghI7ACIzACGAHWWpNUR2JH0461bomT4mTdN3fKpSyT5meNk8ZEzLdbf5VIYRdIhpixkWAUs8tMM4fUhNRb+d/qEIaLAuwjIXqwJKCzddUgdwamy8kg2S7KOW4ZTewxT7gr7esQKnlG4CDXhU+3TMyRv3fBORenjTXKyIAhTQDt9QEnL8UAPVEpY6UrlzfdKwbaPM1+YH8Xrl/45ZdwEixf0M9xmTnvwDJcbf8f124twAAAABJRU5ErkJggg==>

[image2]: <data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAQAQMAAAAs1s1YAAAABlBMVEUAAABER0byc6G0AAAAAXRSTlMAQObYZgAAAB9JREFUeF5jYEAD9h8YmEA0MwOYZmSWWQjhs4H56BgAT4ECDeGaeV4AAAAASUVORK5CYII=>

[image3]: <data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAQCAMAAAAhxq8pAAADAFBMVEUAAABAQEBERkZFR0ZER0ZDR0VISEhFRUVERkVER0ZDR0dDRkNESERDRkZER0VESEhESEZCR0RDR0ZER0dERkZGRkZDRkRARUVASEhERkVFSEhDR0VER0ZGRkZDR0VFSEVFRUVFR0VER0YAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACxWeV0AAAAInRSTlMAEH/fz58gMO/vn1BAoL9AgHDfcIBQoDAgz2CQr19vYGBvGxXIWQAAAIJJREFUeF5jYKAIMMIYHFIMDE9/QthMUDFmqRevGKRhKqBASQhECEM4MJUM32EMIGCG0n/FvwhLMDyDcFiggp9YZBkYvkI5WAFMO6M04x9p9m9QDpiUZofKMTz5BRNUYnjG8gXE4BVl+Pwa5qTPP8BiDJ/vMfAywGznBTERAO54ZAAAT90XrfZ0HKwAAAAASUVORK5CYII=>

[image4]: <data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAQCAYAAAAWGF8bAAAAx0lEQVR4Xu2TYRHCMAyFKwEJSEBCjyVpXIAEHIATJCBhEpCAhEkA0tEtTVcod/zku8ufvDR7fduc+/NTmHkNge6t1QU82x0TQHRMg8i4t7rGI266QJc0b3Xt7Gq1d3jvV69zQyZUn9QAMHg5K8vnpuTBtFNzXzEawj5rKL0AmE7pFku3KXrR8jPHeaRELy00m2NhuYIstT1hPB8OqoF9dKmDbQQD3ZZcTznIJ2S1GmlZ5k4DhENa3FrbDz+Bk5eTIqhVdFbJ8wG0lJX5M/zhmwAAAABJRU5ErkJggg==>