library verilog;
use verilog.vl_types.all;
entity ALUOut is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        ALU_result_i    : in     vl_logic_vector(63 downto 0);
        ALU_result_o    : out    vl_logic_vector(63 downto 0)
    );
end ALUOut;
