// Seed: 2242023980
module module_0 (
    output tri1 id_0,
    input  wor  id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wand  id_4,
    input  tri1  id_5,
    input  tri1  id_6,
    output tri   id_7
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_7,
      id_5
  );
endmodule
module module_2 (
    input tri0  id_0,
    input tri0  id_1
    , id_6 = 1,
    input uwire id_2,
    input wire  id_3,
    input wire  id_4
);
  assign id_6[1] = 1;
endmodule
