// Seed: 799973631
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wand id_1;
  assign id_1 = -1 && id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  wire id_5, id_6;
  assign id_1 = id_4;
  wire id_7, id_8;
  assign id_4 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd23,
    parameter id_4 = 32'd18
) (
    _id_1,
    id_2,
    id_3[id_1 : id_1]
);
  inout logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  buf primCall (id_3, id_5);
  logic _id_4;
  ;
  wire [-1 'd0 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
