{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 627,
    "design__inferred_latch__count": 0,
    "design__instance__count": 123349,
    "design__instance__area": 3002140,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 5,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 33,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 349,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.02346724085509777,
    "power__switching__total": 0.02188034914433956,
    "power__leakage__total": 4.778361108037643e-05,
    "power__total": 0.0453953742980957,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.6642296900512579,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.6642296900512579,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11825729619163516,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 9.270710683754183,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.201832,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 9.270711,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 35,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 349,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -1.1638521587010568,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 1.1650704064604325,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.6847307359368878,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": -5.89775178720932,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": -8994.717318003077,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": -5.89775178720932,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.822376,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 2340,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": -5.897752,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 2340,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 35,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 349,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.8479365227747272,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.8491985133225102,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.29357261896844955,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 3.753086836429394,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.425466,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 3.753087,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 35,
    "design__max_fanout_violation__count": 349,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.6642296900512579,
    "clock__skew__worst_setup": 0.6642296900512579,
    "timing__hold__ws": 0.11825729619163516,
    "timing__setup__ws": -5.89775178720932,
    "timing__hold__tns": 0,
    "timing__setup__tns": -8994.717318003077,
    "timing__hold__wns": 0,
    "timing__setup__wns": -5.89775178720932,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.201832,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 2340,
    "timing__setup_r2r__ws": -5.897752,
    "timing__setup_r2r_vio__count": 2340,
    "design__die__bbox": "0.0 0.0 2000.0 2000.0",
    "design__core__bbox": "362.4 362.88 1637.76 1636.74",
    "design__io": 52,
    "design__die__area": 4000000,
    "design__core__area": 1624630,
    "design__instance__count__stdcell": 51439,
    "design__instance__area__stdcell": 729091,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 186361,
    "design__instance__count__padcells": 196,
    "design__instance__area__padcells": 1108800,
    "design__instance__count__cover": 64,
    "design__instance__area__cover": 313600,
    "design__instance__utilization": 0.563484,
    "design__instance__utilization__stdcell": 0.506923,
    "design__rows": 413,
    "design__rows:CoreSite": 413,
    "design__sites": 767957,
    "design__sites:CoreSite": 767957,
    "design__instance__count__class:macro": 2,
    "design__instance__area__class:macro": 186361,
    "design__instance__count__class:input_pad": 9,
    "design__instance__area__class:input_pad": 129600,
    "design__instance__count__class:output_pad": 7,
    "design__instance__area__class:output_pad": 100800,
    "design__instance__count__class:input_output_pad": 32,
    "design__instance__area__class:input_output_pad": 460800,
    "design__instance__count__class:power_pad": 16,
    "design__instance__area__class:power_pad": 230400,
    "design__instance__count__class:buffer": 515,
    "design__instance__area__class:buffer": 3763.07,
    "design__instance__count__class:inverter": 2070,
    "design__instance__area__class:inverter": 11378.1,
    "design__instance__count__class:sequential_cell": 4722,
    "design__instance__area__class:sequential_cell": 231331,
    "design__instance__count__class:multi_input_combinational_cell": 31336,
    "design__instance__area__class:multi_input_combinational_cell": 318512,
    "flow__warnings__count": 0,
    "flow__errors__count": 0,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__type_count": 0,
    "flow__warnings__count:ORD-0039": 1,
    "design__instance__count__class:pad_spacer": 132,
    "design__instance__area__class:pad_spacer": 187200,
    "design__instance__count__class:cover": 64,
    "design__instance__area__class:cover": 313600,
    "flow__warnings__count:PAD-0033": 4,
    "design__power_grid_violation__count__net:VSS": 0,
    "design__power_grid_violation__count__net:VDD": 0,
    "design__power_grid_violation__count": 0,
    "flow__warnings__count:GRT-0281": 2,
    "timing__drv__floating__nets": 4,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 151.38,
    "design__instance__displacement__mean": 0.002,
    "design__instance__displacement__max": 17.04,
    "route__wirelength__estimated": 2000670,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 12004,
    "design__instance__area__class:timing_repair_buffer": 149853,
    "flow__warnings__count:RSZ-0020": 1,
    "design__instance__count__class:clock_buffer": 504,
    "design__instance__area__class:clock_buffer": 12127.4,
    "design__instance__count__class:clock_inverter": 214,
    "design__instance__area__class:clock_inverter": 1723.68,
    "flow__warnings__count:CTS-0041": 11,
    "design__instance__count__setup_buffer": 317,
    "design__instance__count__hold_buffer": 359,
    "flow__warnings__count:RSZ-0062": 1,
    "global_route__vias": 821,
    "global_route__wirelength": 3121214,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "flow__warnings__count:EST-0026": 1001,
    "antenna_diodes_count": 68,
    "design__instance__count__class:antenna_cell": 74,
    "design__instance__area__class:antenna_cell": 402.797,
    "route__net": 51255,
    "route__net__special": 52,
    "route__drc_errors__iter:0": 1549,
    "route__wirelength__iter:0": 2334922,
    "route__drc_errors__iter:1": 301,
    "route__wirelength__iter:1": 2334580,
    "route__drc_errors__iter:2": 218,
    "route__wirelength__iter:2": 2334563,
    "route__drc_errors__iter:3": 6,
    "route__wirelength__iter:3": 2334469,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 2334471,
    "route__drc_errors__iter:5": 22,
    "route__wirelength__iter:5": 2333916,
    "route__drc_errors__iter:6": 7,
    "route__wirelength__iter:6": 2333915,
    "route__drc_errors__iter:7": 0,
    "route__wirelength__iter:7": 2333930,
    "route__drc_errors": 0,
    "route__wirelength": 2334471,
    "route__vias": 365511,
    "route__vias__singlecut": 365511,
    "route__vias__multicut": 0,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 2239.18,
    "design__instance__count__class:fill_cell": 71648,
    "design__instance__area__class:fill_cell": 664290,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 1026,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 1026,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 1026,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 1026,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VDD__corner:nom_typ_1p20V_25C": 1.1862,
    "design_powergrid__drop__average__net:VDD__corner:nom_typ_1p20V_25C": 1.19698,
    "design_powergrid__drop__worst__net:VDD__corner:nom_typ_1p20V_25C": 0.0138013,
    "design_powergrid__voltage__worst__net:VSS__corner:nom_typ_1p20V_25C": 0.0146032,
    "design_powergrid__drop__average__net:VSS__corner:nom_typ_1p20V_25C": 0.00239016,
    "design_powergrid__drop__worst__net:VSS__corner:nom_typ_1p20V_25C": 0.0146032,
    "design_powergrid__voltage__worst": 0.0146032,
    "design_powergrid__voltage__worst__net:VDD": 1.1862,
    "design_powergrid__drop__worst": 0.0146032,
    "design_powergrid__drop__worst__net:VDD": 0.0138013,
    "design_powergrid__voltage__worst__net:VSS": 0.0146032,
    "design_powergrid__drop__worst__net:VSS": 0.0146032,
    "ir__voltage__worst": 1.19,
    "ir__drop__avg": 0.00302,
    "ir__drop__worst": 0.0138,
    "design__xor_difference__count": 0,
    "magic__illegal_overlap__count": 17852,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}