{"sha": "3ec5b5f015903512558b480752056ac9e41e8f3d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2VjNWI1ZjAxNTkwMzUxMjU1OGI0ODA3NTIwNTZhYzllNDFlOGYzZA==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2017-08-31T16:03:09Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2017-08-31T16:03:09Z"}, "message": "[AArch64 obvious] Fix register constraints for aarch64_ml[as]_elt_merge<mode>\n\nThe MLA by-element instructions have the same restriction as other by-element\ninstructions whereby the forms operating on vectors of 16-bit integer data\nmay only use registers v0-v15. We have an iterator for that, applied to the\nother patterns generating this instruction, so use that.\n\ngcc/\n\n\t* config/aarch64/aarch64-simd.md (aarch64_mla_elt_merge<mode>): Fix\n\tregister constraint for by-element operand.\n\t(aarch64_mls_elt_merge<mode>): Likewise.\n\nFrom-SVN: r251568", "tree": {"sha": "4b81afe9c0409697be8e864ed176820f5a074a50", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4b81afe9c0409697be8e864ed176820f5a074a50"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3ec5b5f015903512558b480752056ac9e41e8f3d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3ec5b5f015903512558b480752056ac9e41e8f3d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3ec5b5f015903512558b480752056ac9e41e8f3d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3ec5b5f015903512558b480752056ac9e41e8f3d/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b54d4018b17c8e7be96cedd211e7c9dd5d1c3e43", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b54d4018b17c8e7be96cedd211e7c9dd5d1c3e43", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b54d4018b17c8e7be96cedd211e7c9dd5d1c3e43"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "1d3794c07dc007ca34b3743701925e3ae175d4e4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3ec5b5f015903512558b480752056ac9e41e8f3d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3ec5b5f015903512558b480752056ac9e41e8f3d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3ec5b5f015903512558b480752056ac9e41e8f3d", "patch": "@@ -1,3 +1,9 @@\n+2017-08-31  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (aarch64_mla_elt_merge<mode>): Fix\n+\tregister constraint for by-element operand.\n+\t(aarch64_mls_elt_merge<mode>): Likewise.\n+\n 2017-08-31  Claudiu Zissulescu  <claziss@synopsys.com>\n \n \t* config/arc/arc.c (arc_can_follow_jump): Check for short"}, {"sha": "8f045c210502330af9d47f6adfd46a9e36328b74", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3ec5b5f015903512558b480752056ac9e41e8f3d/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3ec5b5f015903512558b480752056ac9e41e8f3d/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=3ec5b5f015903512558b480752056ac9e41e8f3d", "patch": "@@ -1072,7 +1072,7 @@\n   [(set (match_operand:VDQHS 0 \"register_operand\" \"=w\")\n \t(plus:VDQHS\n \t  (mult:VDQHS (vec_duplicate:VDQHS\n-\t\t  (match_operand:<VEL> 1 \"register_operand\" \"w\"))\n+\t\t  (match_operand:<VEL> 1 \"register_operand\" \"<h_con>\"))\n \t\t(match_operand:VDQHS 2 \"register_operand\" \"w\"))\n \t  (match_operand:VDQHS 3 \"register_operand\" \"0\")))]\n  \"TARGET_SIMD\"\n@@ -1132,7 +1132,7 @@\n \t(minus:VDQHS\n \t  (match_operand:VDQHS 1 \"register_operand\" \"0\")\n \t  (mult:VDQHS (vec_duplicate:VDQHS\n-\t\t  (match_operand:<VEL> 2 \"register_operand\" \"w\"))\n+\t\t  (match_operand:<VEL> 2 \"register_operand\" \"<h_con>\"))\n \t\t(match_operand:VDQHS 3 \"register_operand\" \"w\"))))]\n   \"TARGET_SIMD\"\n   \"mls\\t%0.<Vtype>, %3.<Vtype>, %2.<Vetype>[0]\""}]}