###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:40:51 2022
#  Design:            Integrator
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_prePlace -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.530
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.270
- Arrival Time                 20.775
= Slack Time                   28.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.495 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   28.495 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   29.802 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   29.802 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   30.312 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   30.312 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   30.780 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   30.780 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   31.415 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   31.415 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   32.425 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   32.425 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   33.271 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   33.271 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   34.124 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   34.124 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   34.977 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   34.977 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   35.842 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   35.842 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   36.691 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   36.691 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.050 |   37.545 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.050 |   37.545 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   38.398 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   38.398 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   39.251 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   39.251 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   40.098 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   40.098 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   40.901 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   40.901 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   41.703 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   41.703 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   42.505 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   42.505 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   43.307 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   43.307 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   44.109 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   44.109 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   44.912 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   44.912 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   45.714 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   45.714 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   46.516 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   46.516 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   47.318 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   47.318 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  19.625 |   48.120 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.625 |   48.120 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.722 |  20.347 |   48.842 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  20.347 |   48.842 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.427 |  20.775 |   49.270 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.775 |   49.270 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -28.495 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -28.495 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.384
- Arrival Time                 20.668
= Slack Time                   28.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.716 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   28.716 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   30.023 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   30.023 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   30.533 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   30.533 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   31.002 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   31.002 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   31.636 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   31.636 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   32.646 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   32.646 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   33.492 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   33.492 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   34.345 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   34.345 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   35.198 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   35.198 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   36.063 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   36.063 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   36.913 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   36.913 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   37.766 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   37.766 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   38.619 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   38.619 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   39.472 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   39.472 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   40.320 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   40.320 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   41.122 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   41.122 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   41.924 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   41.924 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   42.726 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   42.726 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   43.529 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   43.529 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   44.331 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   44.331 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   45.133 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   45.133 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   45.935 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   45.935 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   46.737 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   46.737 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   47.540 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   47.540 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  19.625 |   48.342 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.625 |   48.342 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.043 |  20.668 |   49.384 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.668 |   49.384 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -28.716 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -28.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 19.866
= Slack Time                   29.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.519 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   29.519 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   30.826 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   30.826 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   31.336 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   31.336 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   31.804 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   31.804 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   32.438 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   32.438 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   33.448 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   33.448 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   34.295 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   34.295 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   35.148 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   35.148 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   36.001 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   36.001 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   36.866 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   36.866 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   37.715 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   37.715 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   38.568 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   38.568 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   39.421 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   39.421 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   40.275 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   40.275 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   41.122 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   41.122 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   41.924 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   41.924 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   42.727 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   42.727 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   43.529 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   43.529 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   44.331 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   44.331 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   45.133 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   45.133 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   45.935 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   45.935 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   46.738 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   46.738 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   47.540 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   47.540 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   48.342 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   48.342 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.043 |  19.866 |   49.385 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.866 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.519 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.519 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 19.064
= Slack Time                   30.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.321 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   30.321 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   31.628 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   31.628 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   32.138 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   32.138 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   32.606 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   32.606 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   33.241 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   33.241 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   34.251 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   34.251 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   35.097 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   35.097 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   35.950 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   35.950 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   36.803 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   36.803 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   37.668 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   37.668 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   38.517 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   38.517 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   39.371 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   39.371 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   40.224 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   40.224 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   41.077 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   41.077 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   41.924 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   41.924 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   42.727 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   42.727 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   43.529 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   43.529 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   44.331 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   44.331 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   45.133 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   45.133 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   45.935 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   45.935 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   46.738 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   46.738 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   47.540 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   47.540 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   48.342 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   48.342 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.043 |  19.064 |   49.385 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  19.064 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -30.321 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -30.321 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 18.262
= Slack Time                   31.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.123 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   31.123 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   32.430 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   32.430 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   32.940 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   32.940 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   33.409 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   33.409 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   34.043 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   34.043 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   35.053 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   35.053 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   35.899 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   35.899 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   36.752 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   36.752 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   37.605 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   37.605 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   38.470 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   38.470 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   39.320 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   39.320 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   40.173 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   40.173 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   41.026 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   41.026 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   41.879 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   41.879 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   42.727 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   42.727 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   43.529 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   43.529 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   44.331 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   44.331 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   45.133 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   45.133 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   45.935 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   45.935 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   46.738 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   46.738 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   47.540 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   47.540 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   48.342 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   48.342 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.043 |  18.262 |   49.385 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  18.262 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.123 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.123 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 17.459
= Slack Time                   31.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.926 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   31.926 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   33.233 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   33.233 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   33.742 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   33.742 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   34.211 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   34.211 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   34.845 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   34.845 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   35.855 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   35.855 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   36.701 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   36.701 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   37.555 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   37.555 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   38.408 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   38.408 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   39.272 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   39.272 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   40.122 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   40.122 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   40.975 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   40.975 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   41.828 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   41.828 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   42.681 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   42.681 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   43.529 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   43.529 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   44.331 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   44.331 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   45.133 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   45.133 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   45.935 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   45.935 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   46.738 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   46.738 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   47.540 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   47.540 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   48.342 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   48.342 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.043 |  17.459 |   49.385 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  17.459 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.925 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.925 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 16.657
= Slack Time                   32.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.728 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   32.728 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   34.035 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   34.035 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   34.544 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   34.544 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   35.013 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   35.013 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   35.647 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   35.647 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   36.657 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   36.657 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   37.504 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   37.504 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   38.357 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   38.357 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   39.210 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   39.210 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   40.075 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   40.075 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   40.924 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   40.924 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   41.777 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   41.777 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   42.630 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   42.630 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   43.483 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   43.483 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   44.331 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   44.331 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   45.133 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   45.133 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   45.935 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   45.935 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   46.738 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   46.738 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   47.540 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   47.540 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   48.342 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   48.342 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.043 |  16.657 |   49.385 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.657 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.728 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.728 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 15.855
= Slack Time                   33.530
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.530 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   33.530 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   34.837 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   34.837 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   35.347 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   35.347 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   35.815 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   35.815 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   36.449 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   36.449 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   37.459 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   37.459 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   38.306 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   38.306 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   39.159 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   39.159 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   40.012 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   40.012 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   40.877 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   40.877 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   41.726 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   41.726 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   42.579 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   42.579 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   43.432 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   43.432 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   44.286 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   44.286 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   45.133 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   45.133 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   45.935 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   45.935 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   46.738 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   46.738 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   47.540 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   47.540 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   48.342 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   48.342 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.043 |  15.855 |   49.385 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.855 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -33.530 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -33.530 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 15.053
= Slack Time                   34.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.332 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   34.332 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   35.639 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   35.639 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   36.149 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   36.149 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   36.618 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   36.618 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   37.252 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   37.252 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   38.262 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   38.262 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   39.108 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   39.108 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   39.961 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   39.961 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   40.814 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   40.814 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   41.679 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   41.679 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   42.528 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   42.528 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   43.382 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   43.382 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   44.235 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   44.235 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   45.088 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   45.088 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   45.935 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   45.935 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   46.738 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   46.738 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   47.540 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   47.540 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   48.342 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   48.342 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.043 |  15.053 |   49.385 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  15.053 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -34.332 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -34.332 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 14.250
= Slack Time                   35.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.134 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   35.134 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   36.441 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   36.441 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   36.951 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   36.951 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   37.420 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   37.420 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   38.054 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   38.054 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   39.064 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   39.064 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   39.910 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   39.910 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   40.763 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   40.763 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   41.616 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   41.616 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   42.481 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   42.481 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   43.331 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   43.331 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   44.184 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   44.184 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   45.037 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   45.037 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   45.890 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   45.890 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   46.738 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   46.738 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   47.540 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   47.540 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   48.342 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   48.342 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.043 |  14.250 |   49.385 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  14.250 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.134 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.134 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 13.448
= Slack Time                   35.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.937 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   35.937 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   37.244 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   37.244 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   37.753 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   37.753 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   38.222 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   38.222 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   38.856 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   38.856 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   39.866 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   39.866 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   40.712 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   40.712 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   41.566 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   41.566 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   42.419 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   42.419 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   43.283 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   43.283 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   44.133 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   44.133 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   44.986 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   44.986 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   45.839 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   45.839 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   46.692 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   46.692 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   47.540 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   47.540 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   48.342 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   48.342 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.043 |  13.448 |   49.385 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  13.448 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.937 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.937 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 12.646
= Slack Time                   36.739
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.739 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   36.739 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   38.046 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   38.046 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   38.555 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   38.555 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   39.024 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   39.024 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   39.658 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   39.658 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   40.668 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   40.668 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   41.515 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   41.515 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   42.368 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   42.368 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   43.221 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   43.221 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   44.085 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   44.085 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   44.935 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   44.935 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   45.788 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   45.788 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   46.641 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   46.641 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   47.494 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   47.494 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   48.342 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   48.342 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.043 |  12.646 |   49.385 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  12.646 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -36.739 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.739 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 11.837
= Slack Time                   37.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.548 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   37.548 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   38.855 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   38.855 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   39.364 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   39.364 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   39.833 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   39.833 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   40.467 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   40.467 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   41.477 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   41.477 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   42.324 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   42.324 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   43.177 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   43.177 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   44.030 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   44.030 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   44.895 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   44.895 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   45.744 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   45.744 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   46.597 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   46.597 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   47.450 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   47.450 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   48.304 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   48.304 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.081 |  11.837 |   49.385 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.000 |  11.837 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -37.548 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.548 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 10.984
= Slack Time                   38.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.401 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   38.401 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   39.708 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   39.708 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   40.218 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   40.218 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   40.686 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   40.686 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   41.320 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   41.320 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   42.330 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   42.330 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   43.177 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   43.177 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   44.030 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   44.030 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   44.883 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   44.883 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   45.748 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   45.748 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   46.597 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   46.597 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   47.450 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   47.450 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   48.304 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   48.304 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.081 |  10.984 |   49.385 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.000 |  10.984 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -38.401 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -38.401 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                 10.131
= Slack Time                   39.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.254 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   39.254 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   40.561 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   40.561 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   41.071 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   41.071 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   41.539 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   41.539 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   42.174 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   42.174 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   43.184 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   43.184 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   44.030 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   44.030 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   44.883 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   44.883 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   45.736 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   45.736 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   46.601 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   46.601 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   47.450 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   47.450 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   48.304 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   48.304 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.081 |  10.131 |   49.385 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |  10.131 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -39.254 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -39.254 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  9.278
= Slack Time                   40.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   40.107 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   40.107 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   41.414 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   41.414 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   41.924 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   41.924 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   42.392 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   42.392 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.919 |   43.027 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.919 |   43.027 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.929 |   44.037 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.929 |   44.037 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   44.883 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   44.883 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   45.736 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   45.736 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   46.589 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   46.589 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   47.454 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   47.454 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   48.303 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   48.303 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.081 |   9.278 |   49.385 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   9.278 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.107 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.107 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  8.437
= Slack Time                   40.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   40.948 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   40.948 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   42.255 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   42.255 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   42.764 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   42.764 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   43.233 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   43.233 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   43.867 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   43.867 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   44.877 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   44.877 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   45.724 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   45.724 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   46.577 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   46.577 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   47.430 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   47.430 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   48.295 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   48.295 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.090 |   8.437 |   49.385 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   8.437 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.948 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.948 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  7.612
= Slack Time                   41.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.772 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   41.772 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   43.080 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   43.080 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   43.589 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   43.589 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   44.194 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   44.194 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   44.613 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   44.613 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   45.463 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   45.463 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   4.538 |   46.311 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   4.538 |   46.311 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.803 |   5.342 |   47.114 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   5.342 |   47.114 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.182 |   6.523 |   48.296 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   6.523 |   48.296 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.089 |   7.612 |   49.385 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   7.612 |   49.385 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -41.772 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -41.772 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  6.809
= Slack Time                   42.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   42.576 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   42.576 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   43.883 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   43.883 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   44.392 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   44.392 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   44.997 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   44.997 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   45.416 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   45.416 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   46.266 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   46.266 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   4.538 |   47.114 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   4.538 |   47.114 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.182 |   5.720 |   48.296 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   5.720 |   48.296 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.089 |   6.809 |   49.385 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   6.809 |   49.385 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.576 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.576 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  5.999
= Slack Time                   43.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   43.386 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   43.386 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   44.693 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   44.693 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   45.202 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   45.202 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   45.807 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   45.807 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   46.226 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   46.226 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   47.076 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   47.076 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.219 |   4.910 |   48.296 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   4.910 |   48.296 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.089 |   5.999 |   49.385 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   5.999 |   49.385 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -43.386 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -43.386 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.385
- Arrival Time                  5.188
= Slack Time                   44.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   44.197 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   44.197 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   45.504 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   45.504 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   46.013 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   46.013 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   46.482 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   46.482 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.919 |   47.116 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.919 |   47.116 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.220 |   4.139 |   48.336 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   4.139 |   48.336 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.049 |   5.188 |   49.385 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   5.188 |   49.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -44.197 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.197 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.299
- Arrival Time                  3.190
= Slack Time                   46.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   46.109 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk                            | DFRRQ_5VX1 | 0.000 |   0.000 |   46.109 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.486 |   1.486 |   47.595 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.000 |   1.486 |   47.595 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.366 |   1.852 |   47.961 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   1.852 |   47.961 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.716 |   2.568 |   48.678 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   2.568 |   48.678 | 
     | add_123_40/g537/S                 |   v   | Out[0]                         | HA_5VX1    | 0.622 |   3.190 |   49.299 | 
     | Delay2_reg_reg[0][0]/D            |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   3.190 |   49.299 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -46.109 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -46.109 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.486
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.314
- Arrival Time                  1.604
= Slack Time                   47.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.711 | 
     | Delay_out1_reg[5]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.711 | 
     | Delay_out1_reg[5]/Q  |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 1.604 |   1.604 |   49.314 | 
     | Delay1_out1_reg[5]/D |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 0.000 |   1.604 |   49.314 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.711 | 
     | Delay1_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.711 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.481
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.319
- Arrival Time                  1.570
= Slack Time                   47.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.749 | 
     | Delay_out1_reg[11]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.749 | 
     | Delay_out1_reg[11]/Q  |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 1.570 |   1.570 |   49.319 | 
     | Delay1_out1_reg[11]/D |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 0.000 |   1.570 |   49.319 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.749 | 
     | Delay1_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.749 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.474
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.326
- Arrival Time                  1.520
= Slack Time                   47.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.806 | 
     | Delay_out1_reg[12]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.806 | 
     | Delay_out1_reg[12]/Q  |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 1.520 |   1.520 |   49.326 | 
     | Delay1_out1_reg[12]/D |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 0.000 |   1.520 |   49.326 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.806 | 
     | Delay1_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.806 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.468
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.332
- Arrival Time                  1.471
= Slack Time                   47.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.861 | 
     | Delay_out1_reg[4]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.861 | 
     | Delay_out1_reg[4]/Q  |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 1.471 |   1.471 |   49.332 | 
     | Delay1_out1_reg[4]/D |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 0.000 |   1.471 |   49.332 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.861 | 
     | Delay1_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.861 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.334
- Arrival Time                  1.457
= Slack Time                   47.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.877 | 
     | Delay_out1_reg[2]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.877 | 
     | Delay_out1_reg[2]/Q  |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 1.457 |   1.457 |   49.334 | 
     | Delay1_out1_reg[2]/D |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 0.000 |   1.457 |   49.334 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.877 | 
     | Delay1_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.877 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.334
- Arrival Time                  1.456
= Slack Time                   47.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.878 | 
     | Delay_out1_reg[7]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.878 | 
     | Delay_out1_reg[7]/Q  |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 1.456 |   1.456 |   49.334 | 
     | Delay1_out1_reg[7]/D |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 0.000 |   1.456 |   49.334 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.878 | 
     | Delay1_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.878 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.339
- Arrival Time                  1.420
= Slack Time                   47.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.918 | 
     | Delay_out1_reg[13]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.918 | 
     | Delay_out1_reg[13]/Q  |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 1.420 |   1.420 |   49.339 | 
     | Delay1_out1_reg[13]/D |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 0.000 |   1.420 |   49.339 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.918 | 
     | Delay1_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.918 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.339
- Arrival Time                  1.418
= Slack Time                   47.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.921 | 
     | Delay_out1_reg[10]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.921 | 
     | Delay_out1_reg[10]/Q  |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 1.418 |   1.418 |   49.339 | 
     | Delay1_out1_reg[10]/D |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 0.000 |   1.418 |   49.339 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.921 | 
     | Delay1_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.921 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.339
- Arrival Time                  1.416
= Slack Time                   47.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.923 | 
     | Delay_out1_reg[14]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.923 | 
     | Delay_out1_reg[14]/Q  |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 1.416 |   1.416 |   49.339 | 
     | Delay1_out1_reg[14]/D |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 0.000 |   1.416 |   49.339 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.923 | 
     | Delay1_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.923 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.344
- Arrival Time                  1.373
= Slack Time                   47.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.972 | 
     | Delay_out1_reg[3]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.972 | 
     | Delay_out1_reg[3]/Q  |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 1.373 |   1.373 |   49.344 | 
     | Delay1_out1_reg[3]/D |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 0.000 |   1.373 |   49.344 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.972 | 
     | Delay1_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.972 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.454
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.346
- Arrival Time                  1.362
= Slack Time                   47.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.983 | 
     | Delay_out1_reg[15]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.983 | 
     | Delay_out1_reg[15]/Q  |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 1.362 |   1.362 |   49.346 | 
     | Delay1_out1_reg[15]/D |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 0.000 |   1.362 |   49.346 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.983 | 
     | Delay1_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.983 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.448
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.352
- Arrival Time                  1.307
= Slack Time                   48.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   48.045 | 
     | Delay_out1_reg[0]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   48.045 | 
     | Delay_out1_reg[0]/Q  |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 1.307 |   1.307 |   49.352 | 
     | Delay1_out1_reg[0]/D |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 0.000 |   1.307 |   49.352 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -48.045 | 
     | Delay1_out1_reg[0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.045 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.358
- Arrival Time                  1.258
= Slack Time                   48.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.100 | 
     | Delay_out1_reg[18]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   48.100 | 
     | Delay_out1_reg[18]/Q  |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 1.258 |   1.258 |   49.358 | 
     | Delay1_out1_reg[18]/D |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.258 |   49.358 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -48.100 | 
     | Delay1_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.100 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.358
- Arrival Time                  1.258
= Slack Time                   48.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.100 | 
     | Delay_out1_reg[16]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   48.100 | 
     | Delay_out1_reg[16]/Q  |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 1.258 |   1.258 |   49.358 | 
     | Delay1_out1_reg[16]/D |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   1.258 |   49.358 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -48.100 | 
     | Delay1_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.100 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.358
- Arrival Time                  1.258
= Slack Time                   48.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.100 | 
     | Delay_out1_reg[17]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   48.100 | 
     | Delay_out1_reg[17]/Q  |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 1.258 |   1.258 |   49.358 | 
     | Delay1_out1_reg[17]/D |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.258 |   49.358 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -48.100 | 
     | Delay1_out1_reg[17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.100 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.441
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.359
- Arrival Time                  1.251
= Slack Time                   48.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   48.108 | 
     | Delay_out1_reg[6]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   48.108 | 
     | Delay_out1_reg[6]/Q  |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 1.251 |   1.251 |   49.359 | 
     | Delay1_out1_reg[6]/D |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 0.000 |   1.251 |   49.359 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -48.108 | 
     | Delay1_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.108 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.360
- Arrival Time                  1.238
= Slack Time                   48.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   48.122 | 
     | Delay_out1_reg[9]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   48.122 | 
     | Delay_out1_reg[9]/Q  |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 1.238 |   1.238 |   49.360 | 
     | Delay1_out1_reg[9]/D |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   1.238 |   49.360 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -48.122 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.122 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.360
- Arrival Time                  1.238
= Slack Time                   48.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   48.122 | 
     | Delay_out1_reg[8]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   48.122 | 
     | Delay_out1_reg[8]/Q  |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 1.238 |   1.238 |   49.360 | 
     | Delay1_out1_reg[8]/D |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 0.000 |   1.238 |   49.360 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -48.122 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.122 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.361
- Arrival Time                  1.234
= Slack Time                   48.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   48.127 | 
     | Delay_out1_reg[1]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   48.127 | 
     | Delay_out1_reg[1]/Q  |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 1.234 |   1.234 |   49.361 | 
     | Delay1_out1_reg[1]/D |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.234 |   49.361 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -48.127 | 
     | Delay1_out1_reg[1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.127 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.368
- Arrival Time                  1.170
= Slack Time                   48.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   48.199 | 
     | Delay_out1_reg[19]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   48.199 | 
     | Delay_out1_reg[19]/Q  |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 1.170 |   1.170 |   49.368 | 
     | Delay1_out1_reg[19]/D |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.170 |   49.368 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -48.199 | 
     | Delay1_out1_reg[19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.199 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][9]/Q |   ^   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][9]/D |   ^   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][8]/Q |   ^   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][8]/D |   ^   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][7]/Q |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][7]/D |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][6]/Q |   ^   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][6]/D |   ^   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][5]/Q |   ^   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][5]/D |   ^   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][4]/Q |   ^   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][4]/D |   ^   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][3]/Q |   ^   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][3]/D |   ^   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.383
- Arrival Time                  1.038
= Slack Time                   48.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   48.346 | 
     | Delay2_reg_reg[0][2]/Q |   ^   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 1.038 |   1.038 |   49.383 | 
     | Delay2_reg_reg[1][2]/D |   ^   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.038 |   49.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -48.346 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -48.346 | 
     +----------------------------------------------------------------------------------+ 

