

******* Archived project restoration attempt on Thu Jan 31 20:58:39 2019
Source archive file:	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/acl_iface_partition.qxp
Archive was extracted into	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/db/top_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Jan 31 20:59:22 2019
Source archive file:	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/acl_iface_partition.qxp
Archive was extracted into	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/db/top_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Jan 31 20:59:23 2019
Source archive file:	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/acl_iface_partition.qxp
Archive was extracted into	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/db/top_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Thu Jan 31 21:03:35 2019
Source archive file:	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/acl_iface_partition.qxp
Archive was extracted into	/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/db/top_tmp_qic_import/
		 - successfully.
