#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 15:16:54 2024
# Process ID: 8112
# Current directory: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8500 H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\VHDL_INTR\VHDL_INTR\VHDL_INTR.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.xpr
INFO: [Project 1-313] Project file moved from 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/VHDL_INTR' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0'; using path 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <AES_F> from BD file <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/VHDL_INTR.srcs/sources_1/bd/AES_F/AES_F.bd>
create_peripheral inpg.fr user AES_ENC 1.0 -dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core inpg.fr:user:AES_ENC:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core inpg.fr:user:AES_ENC:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core inpg.fr:user:AES_ENC:1.0]
write_peripheral [ipx::find_open_core inpg.fr:user:AES_ENC:1.0]
set_property  ip_repo_paths  {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo/AES_ENC_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'inpg.fr:user:AES_ENC:1.0'. The one found in IP location 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0' will take precedence over the same IP in location h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0
ipx::edit_ip_in_project -upgrade true -name edit_AES_ENC_v1_0 -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL_INTR/../ip_repo h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'inpg.fr:user:AES_ENC:1.0'. The one found in IP location 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0' will take precedence over the same IP in location h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/AES_file.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ComputeColumn.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/subBytes.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/LastRound.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/MixColumns.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/tb_inv_subBytes.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/KeySchedule.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/GenerateKeys.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/round.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/design.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/key_tb.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ShiftRows.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/testbench.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/AES_file.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/AES_file.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/tb_inv_subBytes.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/tb_inv_subBytes.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/testbench.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/testbench.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/key_tb.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/key_tb.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/design.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/design.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/GenerateKeys.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/MixColumns.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/GenerateKeys.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/MixColumns.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/KeySchedule.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ComputeColumn.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ShiftRows.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/subBytes.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/KeySchedule.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ComputeColumn.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ShiftRows.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/subBytes.vhd}}
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/round.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/LastRound.vhd}}] -no_script -reset -force -quiet
remove_files  {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/round.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/LastRound.vhd}}
add_files -norecurse -scan_for_includes {{H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ComputeColumn.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/GenerateKeys.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/round.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/subBytes.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/LastRound.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/design.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/ShiftRows.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/MixColumns.vhd} {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/VHDL IP_code/KeySchedule.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'inpg.fr:user:AES_ENC:1.0'. The one found in IP location 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/VHDL_INTR/ip_repo/AES_ENC_1.0' will take precedence over the same IP in location h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_ENC_1.0
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 15:31:56 2024...
