Analysis & Synthesis report for effect
Tue Jul 20 18:53:37 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_state
 10. State Machine - |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_state
 11. State Machine - |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 20. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated
 21. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
 22. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
 23. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
 24. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated
 25. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
 26. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
 27. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 28. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 29. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 30. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 31. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
 32. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
 35. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated
 38. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0
 39. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 40. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 41. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 42. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 43. Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_bit_pipe:endofpacket_bit_pipe
 44. Source assignments for cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated
 45. Source assignments for cpueffect:cpueffect1|pll_0:the_pll_0
 46. Source assignments for cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch
 47. Source assignments for cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch
 48. Source assignments for sld_hub:sld_hub_inst
 49. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 50. Source assignments for cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4
 51. Parameter Settings for User Entity Instance: clk12m:clk12m1|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
 53. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
 55. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
 57. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 59. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 61. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
 63. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
 65. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
 67. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
 69. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
 70. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 71. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 73. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 75. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 76. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 79. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
 80. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
 81. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
 82. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
 83. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult
 84. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
 85. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
 86. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
 87. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
 88. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
 89. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
 90. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
 91. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
 92. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
 93. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
 94. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
 95. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
 96. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
 97. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
 98. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
 99. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
100. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
101. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
102. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
103. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component
105. Parameter Settings for User Entity Instance: debounce:debounce0
106. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
107. Parameter Settings for Inferred Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0
108. Parameter Settings for Inferred Entity Instance: distortion:distortion1|lpm_mult:Mult0
109. altpll Parameter Settings by Entity Instance
110. altsyncram Parameter Settings by Entity Instance
111. altmult_add Parameter Settings by Entity Instance
112. lpm_mult Parameter Settings by Entity Instance
113. altshift_taps Parameter Settings by Entity Instance
114. Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch"
115. Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch"
116. Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0"
117. Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in"
118. Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
119. Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
120. Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift"
121. Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift"
122. Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0:the_cpu_0"
123. Port Connectivity Checks: "cpueffect:cpueffect1"
124. Port Connectivity Checks: "distortion:distortion1"
125. Port Connectivity Checks: "dac:dac1"
126. Port Connectivity Checks: "adc:adc1"
127. Port Connectivity Checks: "clk12m:clk12m1"
128. Analysis & Synthesis Messages
129. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 20 18:53:37 2010         ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name                      ; effect                                        ;
; Top-level Entity Name              ; effect                                        ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 4,736                                         ;
;     Total combinational functions  ; 3,833                                         ;
;     Dedicated logic registers      ; 2,754                                         ;
; Total registers                    ; 2754                                          ;
; Total pins                         ; 14                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 226,323                                       ;
; Embedded Multiplier 9-bit elements ; 11                                            ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C70F896C6       ;                    ;
; Top-level entity name                                        ; effect             ; effect             ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+-----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                        ;
+-----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+
; cpueffect.v                       ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/cpueffect.v                                             ;
; adc.v                             ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/adc.v                                                   ;
; dac.v                             ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/dac.v                                                   ;
; debounce.v                        ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/debounce.v                                              ;
; effect.v                          ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/effect.v                                                ;
; i2c.v                             ; yes             ; User Verilog HDL File             ; /home/lucaspeng/dclab/final/i2c.v                                                   ;
; clk12m.v                          ; yes             ; User Wizard-Generated File        ; /home/lucaspeng/dclab/final/clk12m.v                                                ;
; altpll.tdf                        ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf                ;
; aglobal90.inc                     ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/aglobal90.inc             ;
; stratix_pll.inc                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                 ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; distortion.v                      ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/distortion.v                                            ;
; adclrc.v                          ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/adclrc.v                                                ;
; chorus_on.v                       ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/chorus_on.v                                             ;
; clk.v                             ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/clk.v                                                   ;
; cpu_0.v                           ; yes             ; Encrypted Altera IP File          ; /home/lucaspeng/dclab/final/cpu_0.v                                                 ;
; cpu_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_test_bench.v                                      ;
; altsyncram.tdf                    ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc             ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                       ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                    ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_decode.inc            ;
; a_rdenreg.inc                     ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                        ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                        ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altram.inc                ;
; altdpram.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altdpram.inc              ;
; altqpram.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altqpram.inc              ;
; db/altsyncram_qed1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_qed1.tdf                                  ;
; db/altsyncram_f5g1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_f5g1.tdf                                  ;
; db/altsyncram_8pf1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_8pf1.tdf                                  ;
; db/altsyncram_87f1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_87f1.tdf                                  ;
; db/altsyncram_97f1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_97f1.tdf                                  ;
; db/altsyncram_4bf1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_4bf1.tdf                                  ;
; db/altsyncram_29f1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_29f1.tdf                                  ;
; db/altsyncram_9vc1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_9vc1.tdf                                  ;
; cpu_0_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_mult_cell.v                                       ;
; altmult_add.tdf                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altmult_add.tdf           ;
; stratix_mac_mult.inc              ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;
; stratix_mac_out.inc               ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/stratix_mac_out.inc       ;
; db/mult_add_4cr2.tdf              ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/mult_add_4cr2.tdf                                    ;
; db/ded_mult_2o81.tdf              ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/ded_mult_2o81.tdf                                    ;
; db/dffpipe_93c.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/dffpipe_93c.tdf                                      ;
; db/mult_add_6cr2.tdf              ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/mult_add_6cr2.tdf                                    ;
; db/altsyncram_c572.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_c572.tdf                                  ;
; cpu_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_oci_test_bench.v                                  ;
; db/altsyncram_e502.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_e502.tdf                                  ;
; cpu_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_jtag_debug_module_wrapper.v                       ;
; cpu_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_jtag_debug_module_tck.v                           ;
; altera_std_synchronizer.v         ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; cpu_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_jtag_debug_module_sysclk.v                        ;
; sld_virtual_jtag_basic.v          ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; cpu_0_fpoint.v                    ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpu_0_fpoint.v                                          ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;
; addcore.inc                       ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/addcore.inc               ;
; look_add.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/look_add.inc              ;
; bypassff.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/bypassff.inc              ;
; altshift.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altshift.inc              ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;
; alt_mercury_add_sub.inc           ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/alt_mercury_add_sub.inc   ;
; db/add_sub_fjd.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_fjd.tdf                                      ;
; db/add_sub_r3c.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_r3c.tdf                                      ;
; db/add_sub_egg.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_egg.tdf                                      ;
; db/add_sub_7pb.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_7pb.tdf                                      ;
; lpm_mult.tdf                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_mult.tdf              ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; multcore.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/multcore.inc              ;
; db/mult_5ft.tdf                   ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/mult_5ft.tdf                                         ;
; db/add_sub_cti.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_cti.tdf                                      ;
; db/add_sub_lre.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_lre.tdf                                      ;
; db/add_sub_nqe.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_nqe.tdf                                      ;
; db/add_sub_bsi.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_bsi.tdf                                      ;
; db/add_sub_bli.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_bli.tdf                                      ;
; db/add_sub_g6i.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_g6i.tdf                                      ;
; db/add_sub_taf.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_taf.tdf                                      ;
; db/add_sub_6jf.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_6jf.tdf                                      ;
; lpm_compare.tdf                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_compare.tdf           ;
; comptree.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/comptree.inc              ;
; db/cmpr_aag.tdf                   ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/cmpr_aag.tdf                                         ;
; cpueffect_clock_0.v               ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/cpueffect_clock_0.v                                     ;
; datain.v                          ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/datain.v                                                ;
; dataout.v                         ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/dataout.v                                               ;
; onchip_memory2_0.v                ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/onchip_memory2_0.v                                      ;
; db/altsyncram_k3c1.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_k3c1.tdf                                  ;
; db/decode_1oa.tdf                 ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/decode_1oa.tdf                                       ;
; db/mux_ujb.tdf                    ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/mux_ujb.tdf                                          ;
; pll_0.v                           ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/pll_0.v                                                 ;
; altpllpll_0.v                     ; yes             ; Auto-Found Wizard-Generated File  ; /home/lucaspeng/dclab/final/altpllpll_0.v                                           ;
; vibrato_on.v                      ; yes             ; Auto-Found Verilog HDL File       ; /home/lucaspeng/dclab/final/vibrato_on.v                                            ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction            ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction            ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
; altshift_taps.tdf                 ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altshift_taps.tdf         ;
; lpm_counter.inc                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_counter.inc           ;
; lpm_compare.inc                   ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_compare.inc           ;
; lpm_constant.inc                  ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/lpm_constant.inc          ;
; db/shift_taps_f1n.tdf             ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/shift_taps_f1n.tdf                                   ;
; db/altsyncram_r461.tdf            ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/altsyncram_r461.tdf                                  ;
; db/add_sub_gvd.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_gvd.tdf                                      ;
; db/cntr_kkf.tdf                   ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/cntr_kkf.tdf                                         ;
; db/cmpr_6cc.tdf                   ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/cmpr_6cc.tdf                                         ;
; db/cntr_74h.tdf                   ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/cntr_74h.tdf                                         ;
; multcore.tdf                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/multcore.tdf              ;
; csa_add.inc                       ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/csa_add.inc               ;
; mpar_add.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/mpar_add.inc              ;
; muleabz.inc                       ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/muleabz.inc               ;
; mul_lfrg.inc                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/mul_lfrg.inc              ;
; mul_boothc.inc                    ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/mul_boothc.inc            ;
; alt_ded_mult.inc                  ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/alt_ded_mult.inc          ;
; alt_ded_mult_y.inc                ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc        ;
; dffpipe.inc                       ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/dffpipe.inc               ;
; mpar_add.tdf                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/mpar_add.tdf              ;
; db/add_sub_ofh.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_ofh.tdf                                      ;
; db/add_sub_u4h.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_u4h.tdf                                      ;
; db/add_sub_sfh.tdf                ; yes             ; Auto-Generated Megafunction       ; /home/lucaspeng/dclab/final/db/add_sub_sfh.tdf                                      ;
; altshift.tdf                      ; yes             ; Megafunction                      ; /home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altshift.tdf              ;
+-----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,736                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 3833                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 1844                                                                                   ;
;     -- 3 input functions                    ; 1481                                                                                   ;
;     -- <=2 input functions                  ; 508                                                                                    ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 3343                                                                                   ;
;     -- arithmetic mode                      ; 490                                                                                    ;
;                                             ;                                                                                        ;
; Total registers                             ; 2754                                                                                   ;
;     -- Dedicated logic registers            ; 2754                                                                                   ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 14                                                                                     ;
; Total memory bits                           ; 226323                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 11                                                                                     ;
; Total PLLs                                  ; 2                                                                                      ;
; Maximum fan-out node                        ; cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2782                                                                                   ;
; Total fan-out                               ; 28702                                                                                  ;
; Average fan-out                             ; 4.13                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |effect                                                                                            ; 3833 (3)          ; 2754 (0)     ; 226323      ; 11           ; 1       ; 5         ; 14   ; 0            ; |effect                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |adc:adc1|                                                                                      ; 47 (47)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|adc:adc1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |clk12m:clk12m1|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|clk12m:clk12m1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|clk12m:clk12m1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |cpueffect:cpueffect1|                                                                          ; 3449 (1)          ; 2565 (0)     ; 226323      ; 11           ; 1       ; 5         ; 0    ; 0            ; |effect|cpueffect:cpueffect1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |adclrc:the_adclrc|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|adclrc:the_adclrc                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |adclrc_s1_arbitrator:the_adclrc_s1|                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|adclrc_s1_arbitrator:the_adclrc_s1                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |chorus_on:the_chorus_on|                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|chorus_on:the_chorus_on                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |chorus_on_s1_arbitrator:the_chorus_on_s1|                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|chorus_on_s1_arbitrator:the_chorus_on_s1                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |clk:the_clk|                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|clk:the_clk                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |clk_s1_arbitrator:the_clk_s1|                                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|clk_s1_arbitrator:the_clk_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |cpu_0:the_cpu_0|                                                                            ; 2052 (1811)       ; 1571 (1390)  ; 62336       ; 4            ; 0       ; 2         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cpu_0_bht_module:cpu_0_bht|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_8pf1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_29f1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_4bf1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_9vc1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_qed1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                        ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_f5g1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |mult_add_4cr2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |mult_add_6cr2:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                     ; 230 (36)          ; 181 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                  ; 90 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                 ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                                                                                                                                                                                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                   ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                       ; 80 (80)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                                                                                                                                                                                              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                          ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                                                                                                                                                                                       ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                    ; 10 (10)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                            ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram:the_altsyncram|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work         ;
;                      |altsyncram_c572:auto_generated|                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated                                                                                                                                                                                                            ; work         ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_87f1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_97f1:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                         ; 135 (135)         ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |cpu_0_fpoint:the_cpu_0_fpoint|                                                              ; 1034 (5)          ; 818 (68)     ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |cpu_0_fpoint_addsub_single:the_fp_addsub|                                                ; 799 (310)         ; 431 (291)    ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |altshift_taps:sign_dffe31_rtl_0|                                                      ; 10 (0)            ; 6 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |shift_taps_f1n:auto_generated|                                                     ; 10 (2)            ; 6 (3)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_r461:altsyncram4|                                                    ; 0 (0)             ; 0 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4                                                                                                                                                                                                                                                                                 ; work         ;
;                   |cntr_74h:cntr5|                                                                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_74h:cntr5                                                                                                                                                                                                                                                                                              ; work         ;
;                   |cntr_kkf:cntr1|                                                                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|cntr_kkf:cntr1                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift|                         ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift                                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift|                         ; 102 (102)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift                                                                                                                                                                                                                                                                                                              ; work         ;
;             |cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                ; 26 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|           ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8                                                                                                                                                                                                                             ; work         ;
;                   |cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20                                                                                                                                                    ; work         ;
;                      |cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                           ; work         ;
;                |cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7                                                                                                                                                                                                                             ; work         ;
;                   |cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10                                                                                                                                                    ; work         ;
;                      |cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                           ; work         ;
;             |cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                ; 28 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|          ; 13 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                            ; work         ;
;                   |cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|       ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                   ; work         ;
;                      |cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                          ; work         ;
;                   |cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                   ; work         ;
;                      |cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                          ; work         ;
;                      |cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                          ; work         ;
;                         |cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ; work         ;
;             |lpm_add_sub:add_sub1|                                                                 ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_cti:auto_generated|                                                        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_cti:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:add_sub2|                                                                 ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_cti:auto_generated|                                                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_cti:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:add_sub3|                                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_lre:auto_generated|                                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:add_sub4|                                                                 ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_nqe:auto_generated|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:add_sub5|                                                                 ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_bsi:auto_generated|                                                        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_bsi:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:add_sub6|                                                                 ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |add_sub_nqe:auto_generated|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                      ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |add_sub_bli:auto_generated|                                                        ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_bli:auto_generated                                                                                                                                                                                                                                                                                                                ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                     ; 25 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_g6i:auto_generated|                                                        ; 25 (25)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_g6i:auto_generated                                                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                     ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_g6i:auto_generated|                                                        ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_g6i:auto_generated                                                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                        ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |add_sub_bli:auto_generated|                                                        ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_bli:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                       ; 26 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |add_sub_g6i:auto_generated|                                                        ; 26 (26)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_g6i:auto_generated                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                       ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |add_sub_g6i:auto_generated|                                                        ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_g6i:auto_generated                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                           ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |add_sub_taf:auto_generated|                                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |add_sub_6jf:auto_generated|                                                        ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated                                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |cmpr_aag:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;          |cpu_0_fpoint_mult_single:the_fp_mult|                                                    ; 230 (166)         ; 319 (195)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                            ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |add_sub_fjd:auto_generated|                                                        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_mult:man_product2_mult|                                                           ; 55 (0)            ; 115 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |mult_5ft:auto_generated|                                                           ; 55 (55)           ; 115 (115)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                           ; 42 (42)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                             ; 28 (28)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cpueffect_clock_0:the_cpueffect_clock_0|                                                    ; 23 (1)            ; 93 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |cpueffect_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cpueffect_clock_0_edge_to_pulse:read_request_edge_to_pulse|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpueffect_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |cpueffect_clock_0_edge_to_pulse:write_request_edge_to_pulse|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |cpueffect_clock_0_master_FSM:master_FSM|                                                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cpueffect_clock_0_slave_FSM:slave_FSM|                                                   ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch|             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch|           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |datain:the_datain|                                                                          ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|datain:the_datain                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |datain_s1_arbitrator:the_datain_s1|                                                         ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|datain_s1_arbitrator:the_datain_s1                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |dataout:the_dataout|                                                                        ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|dataout:the_dataout                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |dataout_s1_arbitrator:the_dataout_s1|                                                       ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|dataout_s1_arbitrator:the_dataout_s1                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                      ; 34 (0)            ; 1 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:the_altsyncram|                                                               ; 34 (0)            ; 1 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_k3c1:auto_generated|                                                       ; 34 (0)            ; 1 (1)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |decode_1oa:decode3|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|decode_1oa:decode3                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |mux_ujb:mux2|                                                                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|mux_ujb:mux2                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                     ; 24 (24)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |pll_0:the_pll_0|                                                                            ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|pll_0:the_pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altpllpll_0:the_pll|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altpll:altpll_component|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |pll_0_s1_arbitrator:the_pll_0_s1|                                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|pll_0_s1_arbitrator:the_pll_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |vibrato_on:the_vibrato_on|                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|vibrato_on:the_vibrato_on                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |vibrato_on_s1_arbitrator:the_vibrato_on_s1|                                                 ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|cpueffect:cpueffect1|vibrato_on_s1_arbitrator:the_vibrato_on_s1                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |dac:dac1|                                                                                      ; 31 (31)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|dac:dac1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |debounce:debounce0|                                                                            ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|debounce:debounce0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |distortion:distortion1|                                                                        ; 58 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult0|                                                                             ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |multcore:mult_core|                                                                      ; 40 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |mpar_add:padder|                                                                      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |lpm_add_sub:adder[0]|                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |add_sub_u4h:auto_generated|                                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |lpm_add_sub:adder[1]|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |add_sub_ofh:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |mpar_add:sub_par_add|                                                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_sfh:auto_generated|                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |i2c:i2c1|                                                                                      ; 126 (126)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|i2c:i2c1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:sld_hub_inst|                                                                          ; 90 (52)           ; 61 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |effect|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
+----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_0_bht_ram.mif                 ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                              ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; cpu_0_dc_tag_ram.mif              ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                              ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                              ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; cpu_0_ic_tag_ram.mif              ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 3            ; 49           ; 3            ; 49           ; 147    ; None                              ;
; cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; onchip_memory2_0.hex              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 11          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|pll_0:the_pll_0|not_areset                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch|data_out                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch|data_in_d1                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_nativeaddress[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_nativeaddress_d1[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[13]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_nativeaddress[2]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_nativeaddress[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[5]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[10]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[2]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[9]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[8]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[11]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[3]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[12]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[4]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[14]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[6]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[15]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|master_writedata[7]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[13]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_nativeaddress_d1[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_nativeaddress_d1[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[12]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[14]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[15]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|slave_writedata_d1[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                  ;
+----------------------------------------------------------+----+
; Logic Cell Name                                          ;    ;
+----------------------------------------------------------+----+
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[13]~67 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[10]~70 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[9]~71  ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[16]~64 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[11]~69 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[12]~68 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[14]~66 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|Mn_rot_step2[15]~65 ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_rot_step1[15]~65  ;    ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_rot_step1[16]~64  ;    ;
; Number of logic cells representing combinational loops   ; 10 ;
+----------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|pll_0:the_pll_0|status_reg_out[0..15]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|A_ipending_reg_irq0                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1..31]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter                                                                                                   ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                   ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1                                                                          ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]                                                                                       ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                   ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter                                                                                       ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                       ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                              ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                           ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                       ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|vibrato_on_s1_arbitrator:the_vibrato_on_s1|d1_vibrato_on_s1_end_xfer                                                                                                                           ; Merged with cpueffect:cpueffect1|vibrato_on_s1_arbitrator:the_vibrato_on_s1|d1_reasons_to_wait                               ;
; cpueffect:cpueffect1|pll_0_s1_arbitrator:the_pll_0_s1|d1_pll_0_s1_end_xfer                                                                                                                                          ; Merged with cpueffect:cpueffect1|pll_0_s1_arbitrator:the_pll_0_s1|d1_reasons_to_wait                                         ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[0]                                                                                                       ; Merged with cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]    ;
; cpueffect:cpueffect1|dataout_s1_arbitrator:the_dataout_s1|d1_dataout_s1_end_xfer                                                                                                                                    ; Merged with cpueffect:cpueffect1|dataout_s1_arbitrator:the_dataout_s1|d1_reasons_to_wait                                     ;
; cpueffect:cpueffect1|datain_s1_arbitrator:the_datain_s1|d1_datain_s1_end_xfer                                                                                                                                       ; Merged with cpueffect:cpueffect1|datain_s1_arbitrator:the_datain_s1|d1_reasons_to_wait                                       ;
; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|man_round_p[0]                                                                                                              ; Merged with cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lsb_dffe                 ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                             ; Merged with cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait           ;
; cpueffect:cpueffect1|clk_s1_arbitrator:the_clk_s1|d1_clk_s1_end_xfer                                                                                                                                                ; Merged with cpueffect:cpueffect1|clk_s1_arbitrator:the_clk_s1|d1_reasons_to_wait                                             ;
; cpueffect:cpueffect1|chorus_on_s1_arbitrator:the_chorus_on_s1|d1_chorus_on_s1_end_xfer                                                                                                                              ; Merged with cpueffect:cpueffect1|chorus_on_s1_arbitrator:the_chorus_on_s1|d1_reasons_to_wait                                 ;
; cpueffect:cpueffect1|adclrc_s1_arbitrator:the_adclrc_s1|d1_adclrc_s1_end_xfer                                                                                                                                       ; Merged with cpueffect:cpueffect1|adclrc_s1_arbitrator:the_adclrc_s1|d1_reasons_to_wait                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|A_valid_wrctl_ienable                                                                                                                                                          ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]                                                                                       ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~24  ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~25  ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~26  ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                  ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                       ;
; cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_state.010                                                                                               ; Merged with cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM|master_read ;
; Total Number of Removed Registers = 214                                                                                                                                                                             ;                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break,        ;
;                                                                                                                                         ; due to stuck port data_in ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype      ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                  ; Stuck at GND              ; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1],            ;
;                                                                                                                                         ; due to stuck port data_in ; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]             ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                           ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                             ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[3]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[3]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[2]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|E_control_reg_rddata[1]                                                                            ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_control_reg_rddata[1]                                                                              ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                          ; Stuck at GND              ; cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                         ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0     ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0       ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1     ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1       ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|A_ipending_reg_irq0                                                                                ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0:the_cpu_0|A_valid_wrctl_ienable                                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable      ; Stuck at GND              ; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1] ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2754  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 256   ;
; Number of registers using Asynchronous Clear ; 2410  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2089  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                       ; 5       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|hbreak_enabled                                                                                                             ; 42      ;
; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|counter_out[3]                                                                                               ; 2       ;
; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|counter_out[1]                                                                                               ; 3       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_pipe_flush                                                                                                               ; 34      ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                        ; 66      ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|M_pipe_flush_waddr[13]                                                                                                     ; 1       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                      ; 1       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                       ; 2       ;
; cpueffect:cpueffect1|cpu_0:the_cpu_0|reset_d1                                                                                                                   ; 4       ;
; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6 ; 49      ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                        ; 2       ;
; Total number of inverted registers = 12                                                                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|d_byteenable[1]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|d_address_tag_field[0]                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |effect|i2c:i2c1|count_1[29]                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |effect|i2c:i2c1|reset_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |effect|debounce:debounce0|count[19]                                                                                                                                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_inst_result[19]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|M_mem_byte_en[1]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift|sbit_piper1d[17]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[2]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_dc_rd_data_cnt[3]                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|d_writedata[0]                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[10]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|ic_tag_wraddress[4]                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[26]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_slow_inst_result[19]                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_slow_inst_result[13]                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift|sbit_piper1d[19]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |effect|adc:adc1|reg_count[0]                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[12]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|M_st_data[24]                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |effect|i2c:i2c1|reset_state[3]                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |effect|dac:dac1|counter[4]                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[2]                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_slow_inst_result[5]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift|sbit_piper1d[22]                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                                   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|M_pipe_flush_waddr[10]                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|M_mem_byte_en[2]                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift|sbit_piper1d[24]                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_logic_result[15]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|dc_data_rd_port_addr[1]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|dc_data_wr_port_addr[8]                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|dc_data_wr_port_data[2]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift|result[8]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |effect|distortion:distortion1|data_tmp~27                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_alu_result[1]                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_alu_result[6]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|D_dst_regnum[3]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[0]                                                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[21]                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift|result[0]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_alu_result[30]                                                                                                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|E_alu_result[13]                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|D_src2_reg[10]                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_wr_data_unfiltered[23]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_wr_data_unfiltered[11]                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift|result[2]                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|A_wr_data_unfiltered[1]                                                                                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[0]                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |effect|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |effect|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |effect|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |effect|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |effect|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                          ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                                 ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                      ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                  ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                       ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                   ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                   ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                                     ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                                              ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0  ;
+-------------------+-------+---------------------------+------------------------------+
; Assignment        ; Value ; From                      ; To                           ;
+-------------------+-------+---------------------------+------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]      ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]          ;
; CUT               ; ON    ; *                         ; slave_readdata[15]           ;
; CUT               ; ON    ; *                         ; slave_readdata[14]           ;
; CUT               ; ON    ; *                         ; slave_readdata[13]           ;
; CUT               ; ON    ; *                         ; slave_readdata[12]           ;
; CUT               ; ON    ; *                         ; slave_readdata[11]           ;
; CUT               ; ON    ; *                         ; slave_readdata[10]           ;
; CUT               ; ON    ; *                         ; slave_readdata[9]            ;
; CUT               ; ON    ; *                         ; slave_readdata[8]            ;
; CUT               ; ON    ; *                         ; slave_readdata[7]            ;
; CUT               ; ON    ; *                         ; slave_readdata[6]            ;
; CUT               ; ON    ; *                         ; slave_readdata[5]            ;
; CUT               ; ON    ; *                         ; slave_readdata[4]            ;
; CUT               ; ON    ; *                         ; slave_readdata[3]            ;
; CUT               ; ON    ; *                         ; slave_readdata[2]            ;
; CUT               ; ON    ; *                         ; slave_readdata[1]            ;
; CUT               ; ON    ; *                         ; slave_readdata[0]            ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0      ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0       ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0       ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]       ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]       ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]       ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]       ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]       ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]       ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]        ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]        ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]        ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]        ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]        ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]        ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]        ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]        ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]        ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0     ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]          ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]          ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]          ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0       ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0    ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]    ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0 ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]       ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]       ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0    ;
+-------------------+-------+---------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------+
; Assignment                  ; Value                                                                ; From ; To                          ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                     ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                     ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                      ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                      ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; Assignment                  ; Value                                                                ; From ; To                           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                       ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                       ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; Assignment                  ; Value                                                                ; From ; To                           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                       ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                       ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; Assignment                  ; Value                                                                ; From ; To                           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                      ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                      ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                       ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                       ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                         ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                              ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                 ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|pll_0:the_pll_0 ;
+-------------------+-------+------+--------------------------+
; Assignment        ; Value ; From ; To                       ;
+-------------------+-------+------+--------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset               ;
+-------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                          ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                     ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                        ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                              ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                        ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                   ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                      ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk12m:clk12m1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 6                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 25                ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                       ;
+----------------+----------------------+----------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                                     ;
+----------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_f5g1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                                  ;
+----------------+-------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_8pf1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_87f1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_97f1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                       ;
+----------------+----------------------+----------------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                                     ;
+----------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_4bf1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_29f1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9vc1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                         ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                      ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                      ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                      ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                               ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                      ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                                      ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                                      ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                         ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                      ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                      ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                      ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                      ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                      ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                               ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                      ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                                      ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                                      ;
+---------------------------------------+-------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                      ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                    ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                            ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_fjd ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_r3c ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_egg ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_7pb ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                              ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTHA                                     ; 24         ; Signed Integer                                                                                    ;
; LPM_WIDTHB                                     ; 24         ; Signed Integer                                                                                    ;
; LPM_WIDTHP                                     ; 48         ; Signed Integer                                                                                    ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                           ;
; LPM_WIDTHS                                     ; 1          ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                           ;
; LPM_PIPELINE                                   ; 5          ; Signed Integer                                                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                           ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                           ;
; CBXI_PARAMETER                                 ; mult_5ft   ; Untyped                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                           ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cti ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cti ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_lre ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_bsi ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                           ;
; USE_WYS                ; ON          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_bli ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                            ;
; USE_WYS                ; ON          ; Untyped                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_g6i ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                            ;
; USE_WYS                ; ON          ; Untyped                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_g6i ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                         ;
; USE_WYS                ; ON          ; Untyped                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_bli ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                          ;
; USE_WYS                ; ON          ; Untyped                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_g6i ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                          ;
; USE_WYS                ; ON          ; Untyped                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_g6i ; Untyped                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_taf ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                       ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_6jf ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                           ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED     ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_aag   ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 5120                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 5120                 ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_k3c1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                      ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                   ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                   ;
; CLK0_PHASE_SHIFT              ; -1806             ; Untyped                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                   ;
; M                             ; 0                 ; Untyped                                                                   ;
; N                             ; 1                 ; Untyped                                                                   ;
; M2                            ; 1                 ; Untyped                                                                   ;
; N2                            ; 1                 ; Untyped                                                                   ;
; SS                            ; 1                 ; Untyped                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                   ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                   ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                            ;
+-------------------------------+-------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NDELAY         ; 6500  ; Signed Integer                         ;
; NBITS          ; 20    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 4                                ; Untyped         ;
; node_info                ; 00011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                    ;
; WIDTH          ; 49             ; Untyped                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_f1n ; Untyped                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distortion:distortion1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------+
; Parameter Name                                 ; Value      ; Type                     ;
+------------------------------------------------+------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 14         ; Untyped                  ;
; LPM_WIDTHB                                     ; 6          ; Untyped                  ;
; LPM_WIDTHP                                     ; 20         ; Untyped                  ;
; LPM_WIDTHR                                     ; 20         ; Untyped                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                  ;
; LATENCY                                        ; 0          ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                  ;
; USE_EAB                                        ; OFF        ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                  ;
+------------------------------------------------+------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                     ;
+-------------------------------+----------------------------------------------------------------------------------+
; Name                          ; Value                                                                            ;
+-------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                ;
; Entity Instance               ; clk12m:clk12m1|altpll:altpll_component                                           ;
;     -- OPERATION_MODE         ; NORMAL                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                ;
; Entity Instance               ; cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                ;
+-------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                              ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                           ;
; Entity Instance                       ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                    ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                    ;
;     -- WIDTH_A                        ; 16                                                                                                          ;
;     -- WIDTH_B                        ; 16                                                                                                          ;
;     -- WIDTH_RESULT                   ; 32                                                                                                          ;
; Entity Instance                       ; cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                    ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                    ;
;     -- WIDTH_A                        ; 16                                                                                                          ;
;     -- WIDTH_B                        ; 16                                                                                                          ;
;     -- WIDTH_RESULT                   ; 16                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                  ;
; Entity Instance                       ; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; distortion:distortion1|lpm_mult:Mult0                                                                              ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                           ;
; Entity Instance            ; cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                           ;
;     -- TAP_DISTANCE        ; 3                                                                                                                           ;
;     -- WIDTH               ; 49                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0" ;
+--------------------+-------+----------+--------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                          ;
+--------------------+-------+----------+--------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                     ;
+--------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in"                                          ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; cpueffect_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                     ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                                ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                       ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
; data[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1|cpu_0:the_cpu_0"                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_irq               ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpueffect:cpueffect1"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "distortion:distortion1"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; threshold        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; threshold[8..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; threshold[15..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; threshold[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; threshold[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; threshold[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; gain             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gain[15..5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; gain[1..0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; gain[4]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; gain[3]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; gain[2]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "dac:dac1"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; play ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "adc:adc1"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; record ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk12m:clk12m1"                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jul 20 18:52:50 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off effect -c effect
Info: Found 18 design units, including 18 entities, in source file cpueffect.v
    Info: Found entity 1: adclrc_s1_arbitrator
    Info: Found entity 2: chorus_on_s1_arbitrator
    Info: Found entity 3: clk_s1_arbitrator
    Info: Found entity 4: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 5: cpu_0_custom_instruction_master_arbitrator
    Info: Found entity 6: cpu_0_data_master_arbitrator
    Info: Found entity 7: cpu_0_instruction_master_arbitrator
    Info: Found entity 8: cpu_0_fpoint_s1_arbitrator
    Info: Found entity 9: cpueffect_clock_0_in_arbitrator
    Info: Found entity 10: cpueffect_clock_0_out_arbitrator
    Info: Found entity 11: datain_s1_arbitrator
    Info: Found entity 12: dataout_s1_arbitrator
    Info: Found entity 13: onchip_memory2_0_s1_arbitrator
    Info: Found entity 14: pll_0_s1_arbitrator
    Info: Found entity 15: vibrato_on_s1_arbitrator
    Info: Found entity 16: cpueffect_reset_cpu_clk_domain_synch_module
    Info: Found entity 17: cpueffect_reset_clk_50_domain_synch_module
    Info: Found entity 18: cpueffect
Info: Found 1 design units, including 1 entities, in source file adc.v
    Info: Found entity 1: adc
Info: Found 1 design units, including 1 entities, in source file dac.v
    Info: Found entity 1: dac
Info: Found 1 design units, including 1 entities, in source file debounce.v
    Info: Found entity 1: debounce
Warning (10275): Verilog HDL Module Instantiation warning at effect.v(41): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file effect.v
    Info: Found entity 1: effect
Info: Found 1 design units, including 1 entities, in source file i2c.v
    Info: Found entity 1: i2c
Info: Found 1 design units, including 1 entities, in source file clk12m.v
    Info: Found entity 1: clk12m
Warning (10236): Verilog HDL Implicit Net warning at adc.v(26): created implicit net for "addr"
Warning (10236): Verilog HDL Implicit Net warning at effect.v(81): created implicit net for "cpu_clk"
Info: Elaborating entity "effect" for the top level hierarchy
Info (10266): Verilog HDL Module Instantiation information at effect.v(41): instance "clk12m1" connects port 0 to an empty expression
Info: Elaborating entity "clk12m" for hierarchy "clk12m:clk12m1"
Info: Elaborating entity "altpll" for hierarchy "clk12m:clk12m1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clk12m:clk12m1|altpll:altpll_component"
Info: Instantiated megafunction "clk12m:clk12m1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "6"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk12m"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "i2c" for hierarchy "i2c:i2c1"
Info: Elaborating entity "adc" for hierarchy "adc:adc1"
Warning (10036): Verilog HDL or VHDL warning at adc.v(26): object "addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc.v(19): object "write" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at adc.v(26): truncated value with size 18 to match size of target (1)
Info: Elaborating entity "dac" for hierarchy "dac:dac1"
Warning (10036): Verilog HDL or VHDL warning at dac.v(7): object "read" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at dac.v(41): truncated value with size 32 to match size of target (5)
Warning: Using design file distortion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: distortion
Info: Elaborating entity "distortion" for hierarchy "distortion:distortion1"
Warning (10240): Verilog HDL Always Construct warning at distortion.v(19): inferring latch(es) for variable "data_tmp", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "cpueffect" for hierarchy "cpueffect:cpueffect1"
Info: Elaborating entity "adclrc_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|adclrc_s1_arbitrator:the_adclrc_s1"
Warning: Using design file adclrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: adclrc
Info: Elaborating entity "adclrc" for hierarchy "cpueffect:cpueffect1|adclrc:the_adclrc"
Info: Elaborating entity "chorus_on_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|chorus_on_s1_arbitrator:the_chorus_on_s1"
Warning: Using design file chorus_on.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: chorus_on
Info: Elaborating entity "chorus_on" for hierarchy "cpueffect:cpueffect1|chorus_on:the_chorus_on"
Info: Elaborating entity "clk_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|clk_s1_arbitrator:the_clk_s1"
Warning: Using design file clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: clk
Info: Elaborating entity "clk" for hierarchy "cpueffect:cpueffect1|clk:the_clk"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_custom_instruction_master_arbitrator" for hierarchy "cpueffect:cpueffect1|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "cpueffect:cpueffect1|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "cpueffect:cpueffect1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_dbrk
    Info: Found entity 16: cpu_0_nios2_oci_itrace
    Info: Found entity 17: cpu_0_nios2_oci_td_mode
    Info: Found entity 18: cpu_0_nios2_oci_dtrace
    Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_0_nios2_oci_fifo
    Info: Found entity 23: cpu_0_nios2_oci_pib
    Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_0_nios2_oci_im
    Info: Found entity 26: cpu_0_nios2_performance_monitors
    Info: Found entity 27: cpu_0_nios2_oci
    Info: Found entity 28: cpu_0
Info: Elaborating entity "cpu_0" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0"
Warning: Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_test_bench
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "13"
    Info: Parameter "width_b" = "13"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f5g1.tdf
    Info: Found entity 1: altsyncram_f5g1
Info: Elaborating entity "altsyncram_f5g1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info: Found entity 1: altsyncram_8pf1
Info: Elaborating entity "altsyncram_8pf1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info: Found entity 1: altsyncram_87f1
Info: Elaborating entity "altsyncram_87f1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info: Found entity 1: altsyncram_97f1
Info: Elaborating entity "altsyncram_97f1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4bf1.tdf
    Info: Found entity 1: altsyncram_4bf1
Info: Elaborating entity "altsyncram_4bf1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info: Found entity 1: altsyncram_29f1
Info: Elaborating entity "altsyncram_29f1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info: Found entity 1: altsyncram_9vc1
Info: Elaborating entity "altsyncram_9vc1" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Warning: Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_mult_cell
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "cpu_0_fpoint_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint_s1_arbitrator:the_cpu_0_fpoint_s1"
Warning: Using design file cpu_0_fpoint.v, which is not specified as a design file for the current project, but contains definitions for 23 design units and 23 entities in project
    Info: Found entity 1: cpu_0_fpoint_mult_single
    Info: Found entity 2: cpu_0_fpoint_addsub_single_altbarrel_shift_0ig
    Info: Found entity 3: cpu_0_fpoint_addsub_single_altbarrel_shift_l2e
    Info: Found entity 4: cpu_0_fpoint_addsub_single_altpriority_encoder_i0b
    Info: Found entity 5: cpu_0_fpoint_addsub_single_altpriority_encoder_l0b
    Info: Found entity 6: cpu_0_fpoint_addsub_single_altpriority_encoder_q0b
    Info: Found entity 7: cpu_0_fpoint_addsub_single_altpriority_encoder_iha
    Info: Found entity 8: cpu_0_fpoint_addsub_single_altpriority_encoder_lha
    Info: Found entity 9: cpu_0_fpoint_addsub_single_altpriority_encoder_qha
    Info: Found entity 10: cpu_0_fpoint_addsub_single_altpriority_encoder_aja
    Info: Found entity 11: cpu_0_fpoint_addsub_single_altpriority_encoder_a2b
    Info: Found entity 12: cpu_0_fpoint_addsub_single_altpriority_encoder_9u8
    Info: Found entity 13: cpu_0_fpoint_addsub_single_altpriority_encoder_64b
    Info: Found entity 14: cpu_0_fpoint_addsub_single_altpriority_encoder_94b
    Info: Found entity 15: cpu_0_fpoint_addsub_single_altpriority_encoder_e4b
    Info: Found entity 16: cpu_0_fpoint_addsub_single_altpriority_encoder_u5b
    Info: Found entity 17: cpu_0_fpoint_addsub_single_altpriority_encoder_6la
    Info: Found entity 18: cpu_0_fpoint_addsub_single_altpriority_encoder_9la
    Info: Found entity 19: cpu_0_fpoint_addsub_single_altpriority_encoder_ela
    Info: Found entity 20: cpu_0_fpoint_addsub_single_altpriority_encoder_uma
    Info: Found entity 21: cpu_0_fpoint_addsub_single_altpriority_encoder_tma
    Info: Found entity 22: cpu_0_fpoint_addsub_single
    Info: Found entity 23: cpu_0_fpoint
Info: Elaborating entity "cpu_0_fpoint" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint"
Info: Elaborating entity "cpu_0_fpoint_mult_single" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" with the following parameter:
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_fjd.tdf
    Info: Found entity 1: add_sub_fjd
Info: Elaborating entity "add_sub_fjd" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info: Parameter "lpm_pipeline" = "0"
    Info: Parameter "lpm_width" = "10"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_r3c.tdf
    Info: Found entity 1: add_sub_r3c
Info: Elaborating entity "add_sub_r3c" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_r3c:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_pipeline" = "0"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_width" = "10"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf
    Info: Found entity 1: add_sub_egg
Info: Elaborating entity "add_sub_egg" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" with the following parameter:
    Info: Parameter "lpm_pipeline" = "0"
    Info: Parameter "lpm_width" = "25"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf
    Info: Found entity 1: add_sub_7pb
Info: Elaborating entity "add_sub_7pb" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated"
Info: Elaborating entity "lpm_mult" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult" with the following parameter:
    Info: Parameter "lpm_pipeline" = "5"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_widtha" = "24"
    Info: Parameter "lpm_widthb" = "24"
    Info: Parameter "lpm_widthp" = "48"
    Info: Parameter "lpm_widths" = "1"
    Info: Parameter "lpm_type" = "lpm_mult"
    Info: Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info: Found 1 design units, including 1 entities, in source file db/mult_5ft.tdf
    Info: Found entity 1: mult_5ft
Info: Elaborating entity "mult_5ft" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated"
Info: Elaborating entity "cpu_0_fpoint_addsub_single" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altbarrel_shift_0ig" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altbarrel_shift_l2e" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_9u8" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_aja" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_q0b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_l0b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_i0b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_qha" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_lha" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_lha:altpriority_encoder15"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_iha" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_lha:altpriority_encoder15|cpu_0_fpoint_addsub_single_altpriority_encoder_iha:altpriority_encoder17"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_a2b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_tma" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_u5b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_e4b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_94b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_64b" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_uma" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_ela" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_9la" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_9la:altpriority_encoder32"
Info: Elaborating entity "cpu_0_fpoint_addsub_single_altpriority_encoder_6la" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_9la:altpriority_encoder32|cpu_0_fpoint_addsub_single_altpriority_encoder_6la:altpriority_encoder34"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_add_sub"
    Info: Parameter "lpm_hint" = "USE_WYS=ON"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cti.tdf
    Info: Found entity 1: add_sub_cti
Info: Elaborating entity "add_sub_cti" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_cti:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf
    Info: Found entity 1: add_sub_lre
Info: Elaborating entity "add_sub_lre" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf
    Info: Found entity 1: add_sub_nqe
Info: Elaborating entity "add_sub_nqe" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_add_sub"
    Info: Parameter "lpm_hint" = "USE_WYS=ON"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf
    Info: Found entity 1: add_sub_bsi
Info: Elaborating entity "add_sub_bsi" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_bsi:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" with the following parameter:
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "14"
    Info: Parameter "lpm_type" = "lpm_add_sub"
    Info: Parameter "lpm_hint" = "USE_WYS=ON"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bli.tdf
    Info: Found entity 1: add_sub_bli
Info: Elaborating entity "add_sub_bli" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_bli:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" with the following parameter:
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "14"
    Info: Parameter "lpm_type" = "lpm_add_sub"
    Info: Parameter "lpm_hint" = "USE_WYS=ON"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g6i.tdf
    Info: Found entity 1: add_sub_g6i
Info: Elaborating entity "add_sub_g6i" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_g6i:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" with the following parameter:
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "14"
    Info: Parameter "lpm_type" = "lpm_add_sub"
    Info: Parameter "lpm_hint" = "USE_WYS=ON"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "13"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_taf.tdf
    Info: Found entity 1: add_sub_taf
Info: Elaborating entity "add_sub_taf" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "13"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6jf.tdf
    Info: Found entity 1: add_sub_6jf
Info: Elaborating entity "add_sub_6jf" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated"
Warning: Variable or input pin "datab" is defined but never used
Info: Elaborating entity "lpm_compare" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf
    Info: Found entity 1: cmpr_aag
Info: Elaborating entity "cmpr_aag" for hierarchy "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated"
Info: Elaborating entity "cpueffect_clock_0_in_arbitrator" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in"
Info: Elaborating entity "cpueffect_clock_0_out_arbitrator" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0_out_arbitrator:the_cpueffect_clock_0_out"
Warning: Using design file cpueffect_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: cpueffect_clock_0_edge_to_pulse
    Info: Found entity 2: cpueffect_clock_0_slave_FSM
    Info: Found entity 3: cpueffect_clock_0_master_FSM
    Info: Found entity 4: cpueffect_clock_0_bit_pipe
    Info: Found entity 5: cpueffect_clock_0
Info: Elaborating entity "cpueffect_clock_0" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0"
Info: Elaborating entity "cpueffect_clock_0_edge_to_pulse" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "cpueffect_clock_0_slave_FSM" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "cpueffect_clock_0_master_FSM" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "cpueffect_clock_0_bit_pipe" for hierarchy "cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "datain_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|datain_s1_arbitrator:the_datain_s1"
Warning: Using design file datain.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: datain
Info: Elaborating entity "datain" for hierarchy "cpueffect:cpueffect1|datain:the_datain"
Info: Elaborating entity "dataout_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|dataout_s1_arbitrator:the_dataout_s1"
Warning: Using design file dataout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dataout
Info: Elaborating entity "dataout" for hierarchy "cpueffect:cpueffect1|dataout:the_dataout"
Info: Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Warning: Using design file onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_memory2_0
Info: Elaborating entity "onchip_memory2_0" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0"
Info: Elaborating entity "altsyncram" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_memory2_0.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "5120"
    Info: Parameter "numwords_a" = "5120"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k3c1.tdf
    Info: Found entity 1: altsyncram_k3c1
Info: Elaborating entity "altsyncram_k3c1" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Elaborating entity "decode_1oa" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|decode_1oa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info: Found entity 1: mux_ujb
Info: Elaborating entity "mux_ujb" for hierarchy "cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|mux_ujb:mux2"
Info: Elaborating entity "pll_0_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|pll_0_s1_arbitrator:the_pll_0_s1"
Warning: Using design file pll_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pll_0
Info: Elaborating entity "pll_0" for hierarchy "cpueffect:cpueffect1|pll_0:the_pll_0"
Warning: Using design file altpllpll_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpllpll_0
Info: Elaborating entity "altpllpll_0" for hierarchy "cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll"
Info: Elaborating entity "altpll" for hierarchy "cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component"
Info: Instantiated megafunction "cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "-1806"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "vibrato_on_s1_arbitrator" for hierarchy "cpueffect:cpueffect1|vibrato_on_s1_arbitrator:the_vibrato_on_s1"
Warning: Using design file vibrato_on.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: vibrato_on
Info: Elaborating entity "vibrato_on" for hierarchy "cpueffect:cpueffect1|vibrato_on:the_vibrato_on"
Info: Elaborating entity "cpueffect_reset_cpu_clk_domain_synch_module" for hierarchy "cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch"
Info: Elaborating entity "cpueffect_reset_clk_50_domain_synch_module" for hierarchy "cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch"
Info: Elaborating entity "debounce" for hierarchy "debounce:debounce0"
Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Ignored 158 buffer(s)
    Info: Ignored 158 SOFT buffer(s)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|sign_dffe31~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 49
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "distortion:distortion1|Mult0"
Info: Elaborated megafunction instantiation "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0"
Info: Instantiated megafunction "cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "49"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_f1n.tdf
    Info: Found entity 1: shift_taps_f1n
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r461.tdf
    Info: Found entity 1: altsyncram_r461
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info: Found entity 1: add_sub_gvd
Info: Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info: Found entity 1: cntr_kkf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info: Found entity 1: cmpr_6cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info: Found entity 1: cntr_74h
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Instantiated megafunction "distortion:distortion1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "14"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ofh.tdf
    Info: Found entity 1: add_sub_ofh
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_u4h.tdf
    Info: Found entity 1: add_sub_u4h
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf
    Info: Found entity 1: add_sub_sfh
Info: Elaborated megafunction instantiation "distortion:distortion1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "distortion:distortion1|lpm_mult:Mult0"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 69 registers lost all their fanouts during netlist optimizations. The first 69 are displayed below.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|A_valid_wrctl_ienable" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~24" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~25" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~26" lost all its fanouts during netlist optimizations.
    Info: Register "cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated|op_1~0"
    Info (17048): Logic cell "distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ofh:auto_generated|op_1~2"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file /home/lucaspeng/dclab/final/compile/effect.map.smsg
Info: Implemented 5407 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 5 output pins
    Info: Implemented 5047 logic cells
    Info: Implemented 328 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 11 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Tue Jul 20 18:53:37 2010
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/lucaspeng/dclab/final/compile/effect.map.smsg.


