Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 17 19:08:42 2020
| Host         : fnavarro-HPEnvy-MjrXFCE running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file jk_ff_timing_summary_routed.rpt -pb jk_ff_timing_summary_routed.pb -rpx jk_ff_timing_summary_routed.rpx -warn_on_violation
| Design       : jk_ff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pS (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.500        0.000                      0                    2        0.737        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.500        0.000                      0                    2        0.737        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 Q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.704ns (29.675%)  route 1.668ns (70.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Q_reg_C/Q
                         net (fo=2, routed)           0.493     6.108    Q_reg_C_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  pSalida_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.624     6.856    pSalida_OBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.980 r  Q_C_i_1/O
                         net (fo=2, routed)           0.551     7.532    Q_C_i_1_n_0
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDPE (Setup_fdpe_C_D)       -0.067    15.032    Q_reg_P
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 Q_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.704ns (29.715%)  route 1.665ns (70.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Q_reg_C/Q
                         net (fo=2, routed)           0.493     6.108    Q_reg_C_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.124     6.232 r  pSalida_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.624     6.856    pSalida_OBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.980 r  Q_C_i_1/O
                         net (fo=2, routed)           0.548     7.528    Q_C_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)       -0.067    15.057    Q_reg_C
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.059%)  route 0.592ns (71.941%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  Q_reg_P/Q
                         net (fo=2, routed)           0.138     1.757    Q_reg_P_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  pSalida_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.246     2.048    pSalida_OBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.093 r  Q_C_i_1/O
                         net (fo=2, routed)           0.208     2.301    Q_C_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  Q_reg_C/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.070     1.564    Q_reg_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 Q_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.850%)  route 0.598ns (72.150%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  Q_reg_P/Q
                         net (fo=2, routed)           0.138     1.757    Q_reg_P_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  pSalida_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.246     2.048    pSalida_OBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     2.093 r  Q_C_i_1/O
                         net (fo=2, routed)           0.214     2.308    Q_C_i_1_n_0
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  Q_reg_P/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y3           FDPE (Hold_fdpe_C_D)         0.070     1.548    Q_reg_P
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.759    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     Q_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     Q_reg_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Q_reg_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Q_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Q_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Q_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Q_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Q_reg_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     Q_reg_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     Q_reg_P/C



