{"1": {"res1": 11, "res4": 14, "seq": "RLRA", "ss": "HGGG", "type1": "AD", "symbol": "a"}, "2": {"res1": 18, "res4": 21, "seq": "SRWG", "ss": "BSCT", "type1": "Pa", "symbol": "c"}, "3": {"res1": 20, "res4": 23, "seq": "WGIV", "ss": "CTTS", "type1": "AD", "symbol": "a"}, "4": {"res1": 25, "res4": 28, "seq": "TTYP", "ss": "BSSC", "type1": "AB1", "symbol": "e"}, "5": {"res1": 63, "res4": 66, "seq": "ALVH", "ss": "HTTT", "type1": "AD", "symbol": "a"}, "6": {"res1": 65, "res4": 68, "seq": "VHDL", "ss": "TTTT", "type1": "AD", "symbol": "a"}, "7": {"res1": 67, "res4": 70, "seq": "DLAE", "ss": "TTTH", "type1": "AD", "symbol": "a"}, "8": {"res1": 77, "res4": 80, "seq": "PTPH", "ss": "CGGG", "type1": "AD", "symbol": "a"}}