library ieee;
use ieee.std_logic_1164.all;

entity alu_1bit is
port(

);

end entity alu_1bit;

architecture behavioral of alu_1bit is


begin

end architecture behavioral;