{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611145247302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611145247308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 13:20:47 2021 " "Processing started: Wed Jan 20 13:20:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611145247308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145247308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145247308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611145248062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611145248062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-behavior " "Found design unit 1: RegisterFile-behavior" {  } { { "../vhdl/RegisterFile.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257066 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../vhdl/RegisterFile.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_vec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_vec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_vec-rtl " "Found design unit 1: Register_vec-rtl" {  } { { "../vhdl/Register_vec.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_vec " "Found entity 1: Register_vec" {  } { { "../vhdl/Register_vec.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_std-rtl " "Found design unit 1: Register_std-rtl" {  } { { "../vhdl/Register_std.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_std " "Found entity 1: Register_std" {  } { { "../vhdl/Register_std.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/register_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_PC-rtl " "Found design unit 1: Register_PC-rtl" {  } { { "../vhdl/Register_PC.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_PC " "Found entity 1: Register_PC" {  } { { "../vhdl/Register_PC.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/pcinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/pcinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCInc-behaviour " "Found design unit 1: PCInc-behaviour" {  } { { "../vhdl/PCInc.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257082 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCInc " "Found entity 1: PCInc" {  } { { "../vhdl/PCInc.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/PCInc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavior " "Found design unit 1: mux4to1-behavior" {  } { { "../vhdl/mux4to1.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257085 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../vhdl/mux4to1.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux2to1_vec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux2to1_vec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_vec-behavior " "Found design unit 1: mux2to1_vec-behavior" {  } { { "../vhdl/mux2to1_vec.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257089 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_vec " "Found entity 1: mux2to1_vec" {  } { { "../vhdl/mux2to1_vec.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_vec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux2to1_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/mux2to1_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_std-behavior " "Found design unit 1: mux2to1_std-behavior" {  } { { "../vhdl/mux2to1_std.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257093 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_std " "Found entity 1: mux2to1_std" {  } { { "../vhdl/mux2to1_std.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/mux2to1_std.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/immgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/immgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmGen-behaviour " "Found design unit 1: ImmGen-behaviour" {  } { { "../vhdl/ImmGen.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "../vhdl/ImmGen.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ImmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/hazarddetunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/hazarddetunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetUnit-behaviour " "Found design unit 1: HazardDetUnit-behaviour" {  } { { "../vhdl/HazardDetUnit.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257100 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetUnit " "Found entity 1: HazardDetUnit" {  } { { "../vhdl/HazardDetUnit.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/HazardDetUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/forwardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/forwardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardUnit-behaviour " "Found design unit 1: ForwardUnit-behaviour" {  } { { "../vhdl/ForwardUnit.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257104 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "../vhdl/ForwardUnit.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ForwardUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "../vhdl/datapath.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257108 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behaviour " "Found design unit 1: CU-behaviour" {  } { { "../vhdl/CU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257112 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../vhdl/CU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/branchcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/branchcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchComp-behaviour " "Found design unit 1: BranchComp-behaviour" {  } { { "../vhdl/BranchComp.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257117 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchComp " "Found entity 1: BranchComp" {  } { { "../vhdl/BranchComp.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/BranchComp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/alu_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/alu_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CU-behaviour " "Found design unit 1: ALU_CU-behaviour" {  } { { "../vhdl/ALU_CU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CU " "Found entity 1: ALU_CU" {  } { { "../vhdl/ALU_CU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU_CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/polito/secondo anno/integrated system architecture/lab_isa/lab3/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../vhdl/ALU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../vhdl/ALU.vhd" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145257128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145257128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611145257288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:ControlUnit " "Elaborating entity \"CU\" for hierarchy \"CU:ControlUnit\"" {  } { { "../vhdl/datapath.vhd" "ControlUnit" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_PC Register_PC:PC_reg " "Elaborating entity \"Register_PC\" for hierarchy \"Register_PC:PC_reg\"" {  } { { "../vhdl/datapath.vhd" "PC_reg" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_vec mux2to1_vec:PC_sel_mux " "Elaborating entity \"mux2to1_vec\" for hierarchy \"mux2to1_vec:PC_sel_mux\"" {  } { { "../vhdl/datapath.vhd" "PC_sel_mux" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCInc PCInc:PC_inc " "Elaborating entity \"PCInc\" for hierarchy \"PCInc:PC_inc\"" {  } { { "../vhdl/datapath.vhd" "PC_inc" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vec Register_vec:IF_pipe_PC " "Elaborating entity \"Register_vec\" for hierarchy \"Register_vec:IF_pipe_PC\"" {  } { { "../vhdl/datapath.vhd" "IF_pipe_PC" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetUnit HazardDetUnit:HazardDetectionUnit " "Elaborating entity \"HazardDetUnit\" for hierarchy \"HazardDetUnit:HazardDetectionUnit\"" {  } { { "../vhdl/datapath.vhd" "HazardDetectionUnit" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_afile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_afile\"" {  } { { "../vhdl/datapath.vhd" "Register_afile" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:Imm_gen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:Imm_gen\"" {  } { { "../vhdl/datapath.vhd" "Imm_gen" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_std mux2to1_std:ID_MemRead_sel_mux " "Elaborating entity \"mux2to1_std\" for hierarchy \"mux2to1_std:ID_MemRead_sel_mux\"" {  } { { "../vhdl/datapath.vhd" "ID_MemRead_sel_mux" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_vec mux2to1_vec:ID_ALUOp_sel_mux " "Elaborating entity \"mux2to1_vec\" for hierarchy \"mux2to1_vec:ID_ALUOp_sel_mux\"" {  } { { "../vhdl/datapath.vhd" "ID_ALUOp_sel_mux" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_std Register_std:ID_pipe_MemRead " "Elaborating entity \"Register_std\" for hierarchy \"Register_std:ID_pipe_MemRead\"" {  } { { "../vhdl/datapath.vhd" "ID_pipe_MemRead" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vec Register_vec:ID_pipe_ALUOp " "Elaborating entity \"Register_vec\" for hierarchy \"Register_vec:ID_pipe_ALUOp\"" {  } { { "../vhdl/datapath.vhd" "ID_pipe_ALUOp" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vec Register_vec:ID_pipe_ImmSel " "Elaborating entity \"Register_vec\" for hierarchy \"Register_vec:ID_pipe_ImmSel\"" {  } { { "../vhdl/datapath.vhd" "ID_pipe_ImmSel" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vec Register_vec:ID_pipe_Rs1 " "Elaborating entity \"Register_vec\" for hierarchy \"Register_vec:ID_pipe_Rs1\"" {  } { { "../vhdl/datapath.vhd" "ID_pipe_Rs1" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:ForwardA_mux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:ForwardA_mux\"" {  } { { "../vhdl/datapath.vhd" "ForwardA_mux" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_a " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_a\"" {  } { { "../vhdl/datapath.vhd" "ALU_a" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CU ALU_CU:ALU_CU_a " "Elaborating entity \"ALU_CU\" for hierarchy \"ALU_CU:ALU_CU_a\"" {  } { { "../vhdl/datapath.vhd" "ALU_CU_a" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchComp BranchComp:Branch_Comp " "Elaborating entity \"BranchComp\" for hierarchy \"BranchComp:Branch_Comp\"" {  } { { "../vhdl/datapath.vhd" "Branch_Comp" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:Forward_Unit " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:Forward_Unit\"" {  } { { "../vhdl/datapath.vhd" "Forward_Unit" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/datapath.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145257688 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegisterFile:Register_afile\|reg_file_rtl_0 " "Inferred RAM node \"RegisterFile:Register_afile\|reg_file_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611145258204 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegisterFile:Register_afile\|reg_file_rtl_1 " "Inferred RAM node \"RegisterFile:Register_afile\|reg_file_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1611145258206 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:Register_afile\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:Register_afile\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datapath.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter INIT_FILE set to db/datapath.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:Register_afile\|reg_file_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:Register_afile\|reg_file_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datapath.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter INIT_FILE set to db/datapath.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611145258599 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611145258599 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611145258599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:Register_afile\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:Register_afile\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145258841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:Register_afile\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"RegisterFile:Register_afile\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/datapath.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/datapath.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611145258842 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611145258842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpn1 " "Found entity 1: altsyncram_bpn1" {  } { { "db/altsyncram_bpn1.tdf" "" { Text "C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/Quartus/db/altsyncram_bpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611145258923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145258923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611145259888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611145261779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611145261779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1311 " "Implemented 1311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611145262132 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611145262132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1083 " "Implemented 1083 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611145262132 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611145262132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611145262132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611145262174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 13:21:02 2021 " "Processing ended: Wed Jan 20 13:21:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611145262174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611145262174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611145262174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611145262174 ""}
