

================================================================
== Vitis HLS Report for 'mmult_Pipeline_readB'
================================================================
* Date:           Sun Dec 29 07:19:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Systolic_Array_Tiling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 12 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loc_1 = alloca i32 1"   --->   Operation 14 'alloca' 'loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul56"   --->   Operation 15 'read' 'mul56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln100"   --->   Operation 16 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i62 %sext_ln100_read"   --->   Operation 17 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln100_cast" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 19 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %loc_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %j_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 23 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 24 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 25 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 25 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 26 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 27 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%b5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 28 'read' 'b5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%b_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_col"   --->   Operation 29 'read' 'b_col_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_5, void @empty_14, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body59"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%loc = load i32 %loc_1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 33 'load' 'loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln94 = icmp_eq  i32 %loc, i32 %mul56_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 35 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln94 = add i32 %loc, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 36 'add' 'add_ln94' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.body59.split, void %for.body138.preheader.exitStub" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 37 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %add_ln94, i32 %loc_1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 38 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 39 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 39 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.35>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:96]   --->   Operation 40 'load' 'j_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [Systolic_Array_Tiling/src/mmult_tiling.cpp:97]   --->   Operation 41 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [Systolic_Array_Tiling/src/mmult_tiling.cpp:95]   --->   Operation 42 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 43 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.85ns)   --->   "%icmp_ln96 = icmp_eq  i32 %j_2_load, i32 %b_col_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:96]   --->   Operation 44 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.88ns)   --->   "%add_ln97 = add i32 %i_load, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:97]   --->   Operation 45 'add' 'add_ln97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 46 [1/1] (0.22ns)   --->   "%j = select i1 %icmp_ln96, i32 0, i32 %j_2_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:96]   --->   Operation 46 'select' 'j' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.22ns)   --->   "%i_2 = select i1 %icmp_ln96, i32 %add_ln97, i32 %i_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:96]   --->   Operation 47 'select' 'i_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i32 %j" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 48 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%localB_addr = getelementptr i32 %localB, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 49 'getelementptr' 'localB_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%localB_1_addr = getelementptr i32 %localB_1, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 50 'getelementptr' 'localB_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%localB_2_addr = getelementptr i32 %localB_2, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 51 'getelementptr' 'localB_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%localB_3_addr = getelementptr i32 %localB_3, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 52 'getelementptr' 'localB_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%localB_4_addr = getelementptr i32 %localB_4, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 53 'getelementptr' 'localB_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%localB_5_addr = getelementptr i32 %localB_5, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 54 'getelementptr' 'localB_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%localB_6_addr = getelementptr i32 %localB_6, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 55 'getelementptr' 'localB_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%localB_7_addr = getelementptr i32 %localB_7, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 56 'getelementptr' 'localB_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%localB_8_addr = getelementptr i32 %localB_8, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 57 'getelementptr' 'localB_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%localB_9_addr = getelementptr i32 %localB_9, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 58 'getelementptr' 'localB_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%localB_10_addr = getelementptr i32 %localB_10, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 59 'getelementptr' 'localB_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%localB_11_addr = getelementptr i32 %localB_11, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 60 'getelementptr' 'localB_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%localB_12_addr = getelementptr i32 %localB_12, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 61 'getelementptr' 'localB_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%localB_13_addr = getelementptr i32 %localB_13, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 62 'getelementptr' 'localB_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%localB_14_addr = getelementptr i32 %localB_14, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 63 'getelementptr' 'localB_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%localB_15_addr = getelementptr i32 %localB_15, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 64 'getelementptr' 'localB_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%localB_16_addr = getelementptr i32 %localB_16, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 65 'getelementptr' 'localB_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%localB_17_addr = getelementptr i32 %localB_17, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 66 'getelementptr' 'localB_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%localB_18_addr = getelementptr i32 %localB_18, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 67 'getelementptr' 'localB_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%localB_19_addr = getelementptr i32 %localB_19, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 68 'getelementptr' 'localB_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%localB_20_addr = getelementptr i32 %localB_20, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 69 'getelementptr' 'localB_20_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%localB_21_addr = getelementptr i32 %localB_21, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 70 'getelementptr' 'localB_21_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%localB_22_addr = getelementptr i32 %localB_22, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 71 'getelementptr' 'localB_22_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%localB_23_addr = getelementptr i32 %localB_23, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 72 'getelementptr' 'localB_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%localB_24_addr = getelementptr i32 %localB_24, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 73 'getelementptr' 'localB_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%localB_25_addr = getelementptr i32 %localB_25, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 74 'getelementptr' 'localB_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%localB_26_addr = getelementptr i32 %localB_26, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 75 'getelementptr' 'localB_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%localB_27_addr = getelementptr i32 %localB_27, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 76 'getelementptr' 'localB_27_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%localB_28_addr = getelementptr i32 %localB_28, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 77 'getelementptr' 'localB_28_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%localB_29_addr = getelementptr i32 %localB_29, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 78 'getelementptr' 'localB_29_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%localB_30_addr = getelementptr i32 %localB_30, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 79 'getelementptr' 'localB_30_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%localB_31_addr = getelementptr i32 %localB_31, i64 0, i64 %zext_ln100" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 80 'getelementptr' 'localB_31_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %i_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 81 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.34ns)   --->   "%switch_ln100 = switch i5 %trunc_ln100, void %arrayidx6915.case.31, i5 0, void %arrayidx6915.case.0, i5 1, void %arrayidx6915.case.1, i5 2, void %arrayidx6915.case.2, i5 3, void %arrayidx6915.case.3, i5 4, void %arrayidx6915.case.4, i5 5, void %arrayidx6915.case.5, i5 6, void %arrayidx6915.case.6, i5 7, void %arrayidx6915.case.7, i5 8, void %arrayidx6915.case.8, i5 9, void %arrayidx6915.case.9, i5 10, void %arrayidx6915.case.10, i5 11, void %arrayidx6915.case.11, i5 12, void %arrayidx6915.case.12, i5 13, void %arrayidx6915.case.13, i5 14, void %arrayidx6915.case.14, i5 15, void %arrayidx6915.case.15, i5 16, void %arrayidx6915.case.16, i5 17, void %arrayidx6915.case.17, i5 18, void %arrayidx6915.case.18, i5 19, void %arrayidx6915.case.19, i5 20, void %arrayidx6915.case.20, i5 21, void %arrayidx6915.case.21, i5 22, void %arrayidx6915.case.22, i5 23, void %arrayidx6915.case.23, i5 24, void %arrayidx6915.case.24, i5 25, void %arrayidx6915.case.25, i5 26, void %arrayidx6915.case.26, i5 27, void %arrayidx6915.case.27, i5 28, void %arrayidx6915.case.28, i5 29, void %arrayidx6915.case.29, i5 30, void %arrayidx6915.case.30" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 82 'switch' 'switch_ln100' <Predicate = true> <Delay = 0.34>
ST_10 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_30_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 83 'store' 'store_ln100' <Predicate = (trunc_ln100 == 30)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 84 'br' 'br_ln100' <Predicate = (trunc_ln100 == 30)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_29_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 85 'store' 'store_ln100' <Predicate = (trunc_ln100 == 29)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 86 'br' 'br_ln100' <Predicate = (trunc_ln100 == 29)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_28_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 87 'store' 'store_ln100' <Predicate = (trunc_ln100 == 28)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 88 'br' 'br_ln100' <Predicate = (trunc_ln100 == 28)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_27_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 89 'store' 'store_ln100' <Predicate = (trunc_ln100 == 27)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 90 'br' 'br_ln100' <Predicate = (trunc_ln100 == 27)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_26_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 91 'store' 'store_ln100' <Predicate = (trunc_ln100 == 26)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 92 'br' 'br_ln100' <Predicate = (trunc_ln100 == 26)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_25_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 93 'store' 'store_ln100' <Predicate = (trunc_ln100 == 25)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 94 'br' 'br_ln100' <Predicate = (trunc_ln100 == 25)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_24_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 95 'store' 'store_ln100' <Predicate = (trunc_ln100 == 24)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 96 'br' 'br_ln100' <Predicate = (trunc_ln100 == 24)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_23_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 97 'store' 'store_ln100' <Predicate = (trunc_ln100 == 23)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 98 'br' 'br_ln100' <Predicate = (trunc_ln100 == 23)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_22_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 99 'store' 'store_ln100' <Predicate = (trunc_ln100 == 22)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 100 'br' 'br_ln100' <Predicate = (trunc_ln100 == 22)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_21_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 101 'store' 'store_ln100' <Predicate = (trunc_ln100 == 21)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 102 'br' 'br_ln100' <Predicate = (trunc_ln100 == 21)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_20_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 103 'store' 'store_ln100' <Predicate = (trunc_ln100 == 20)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 104 'br' 'br_ln100' <Predicate = (trunc_ln100 == 20)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_19_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 105 'store' 'store_ln100' <Predicate = (trunc_ln100 == 19)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 106 'br' 'br_ln100' <Predicate = (trunc_ln100 == 19)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_18_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 107 'store' 'store_ln100' <Predicate = (trunc_ln100 == 18)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 108 'br' 'br_ln100' <Predicate = (trunc_ln100 == 18)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_17_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 109 'store' 'store_ln100' <Predicate = (trunc_ln100 == 17)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 110 'br' 'br_ln100' <Predicate = (trunc_ln100 == 17)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_16_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 111 'store' 'store_ln100' <Predicate = (trunc_ln100 == 16)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 112 'br' 'br_ln100' <Predicate = (trunc_ln100 == 16)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_15_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 113 'store' 'store_ln100' <Predicate = (trunc_ln100 == 15)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 114 'br' 'br_ln100' <Predicate = (trunc_ln100 == 15)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_14_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 115 'store' 'store_ln100' <Predicate = (trunc_ln100 == 14)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 116 'br' 'br_ln100' <Predicate = (trunc_ln100 == 14)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_13_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 117 'store' 'store_ln100' <Predicate = (trunc_ln100 == 13)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 118 'br' 'br_ln100' <Predicate = (trunc_ln100 == 13)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_12_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 119 'store' 'store_ln100' <Predicate = (trunc_ln100 == 12)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 120 'br' 'br_ln100' <Predicate = (trunc_ln100 == 12)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_11_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 121 'store' 'store_ln100' <Predicate = (trunc_ln100 == 11)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 122 'br' 'br_ln100' <Predicate = (trunc_ln100 == 11)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_10_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 123 'store' 'store_ln100' <Predicate = (trunc_ln100 == 10)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 124 'br' 'br_ln100' <Predicate = (trunc_ln100 == 10)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_9_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 125 'store' 'store_ln100' <Predicate = (trunc_ln100 == 9)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 126 'br' 'br_ln100' <Predicate = (trunc_ln100 == 9)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_8_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 127 'store' 'store_ln100' <Predicate = (trunc_ln100 == 8)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 128 'br' 'br_ln100' <Predicate = (trunc_ln100 == 8)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_7_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 129 'store' 'store_ln100' <Predicate = (trunc_ln100 == 7)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 130 'br' 'br_ln100' <Predicate = (trunc_ln100 == 7)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_6_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 131 'store' 'store_ln100' <Predicate = (trunc_ln100 == 6)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 132 'br' 'br_ln100' <Predicate = (trunc_ln100 == 6)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_5_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 133 'store' 'store_ln100' <Predicate = (trunc_ln100 == 5)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 134 'br' 'br_ln100' <Predicate = (trunc_ln100 == 5)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_4_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 135 'store' 'store_ln100' <Predicate = (trunc_ln100 == 4)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 136 'br' 'br_ln100' <Predicate = (trunc_ln100 == 4)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_3_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 137 'store' 'store_ln100' <Predicate = (trunc_ln100 == 3)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 138 'br' 'br_ln100' <Predicate = (trunc_ln100 == 3)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_2_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 139 'store' 'store_ln100' <Predicate = (trunc_ln100 == 2)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 140 'br' 'br_ln100' <Predicate = (trunc_ln100 == 2)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_1_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 141 'store' 'store_ln100' <Predicate = (trunc_ln100 == 1)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 142 'br' 'br_ln100' <Predicate = (trunc_ln100 == 1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 143 'store' 'store_ln100' <Predicate = (trunc_ln100 == 0)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 144 'br' 'br_ln100' <Predicate = (trunc_ln100 == 0)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln100 = store i32 %gmem1_addr_read, i5 %localB_31_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 145 'store' 'store_ln100' <Predicate = (trunc_ln100 == 31)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln100 = br void %arrayidx6915.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:100]   --->   Operation 146 'br' 'br_ln100' <Predicate = (trunc_ln100 == 31)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.88ns)   --->   "%j_3 = add i32 %j, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 147 'add' 'j_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %i_2, i32 %i" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 148 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %j_3, i32 %j_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 149 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body59" [Systolic_Array_Tiling/src/mmult_tiling.cpp:94]   --->   Operation 150 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('mul56_read') on port 'mul56' [43]  (0 ns)
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [48]  (7.3 ns)

 <State 8>: 1.27ns
The critical path consists of the following:
	'load' operation ('loc', Systolic_Array_Tiling/src/mmult_tiling.cpp:94) on local variable 'loc' [54]  (0 ns)
	'add' operation ('add_ln94', Systolic_Array_Tiling/src/mmult_tiling.cpp:94) [57]  (0.88 ns)
	'store' operation ('store_ln94', Systolic_Array_Tiling/src/mmult_tiling.cpp:94) of variable 'add_ln94', Systolic_Array_Tiling/src/mmult_tiling.cpp:94 on local variable 'loc' [202]  (0.387 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', Systolic_Array_Tiling/src/mmult_tiling.cpp:100) on port 'gmem1' (Systolic_Array_Tiling/src/mmult_tiling.cpp:100) [68]  (7.3 ns)

 <State 10>: 2.35ns
The critical path consists of the following:
	'load' operation ('j_2_load', Systolic_Array_Tiling/src/mmult_tiling.cpp:96) on local variable 'j' [60]  (0 ns)
	'icmp' operation ('icmp_ln96', Systolic_Array_Tiling/src/mmult_tiling.cpp:96) [64]  (0.859 ns)
	'select' operation ('j', Systolic_Array_Tiling/src/mmult_tiling.cpp:96) [66]  (0.227 ns)
	'add' operation ('j', Systolic_Array_Tiling/src/mmult_tiling.cpp:94) [201]  (0.88 ns)
	'store' operation ('store_ln94', Systolic_Array_Tiling/src/mmult_tiling.cpp:94) of variable 'j', Systolic_Array_Tiling/src/mmult_tiling.cpp:94 on local variable 'j' [204]  (0.387 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
