{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 121 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: TuRaN: True Random Number Generation Using Supply Voltage Underscaling in SRAMs\n\nPaper Abstract: Abstract True random number generators (TRNGs) rely on unpredictable physical entropy sources such as electrical noise, thermal noise, and clock jitters. However, not all computing devices are equipped with dedicated hardware to extract entropy from these sources. Thus, it is costly to provide true random number generation capability to computing systems via dedicated hardware. Prior works propose SRAM-based TRNGs that extract entropy from SRAM arrays. SRAM arrays are widely used in a majority of specialized or general-purpose chips that perform computation to store data inside the chip. Thus, SRAM-based TRNGs present a low-cost alternative to dedicated hardware TRNGs. However, existing SRAM-based TRNGs suffer from 1) low TRNG throughput, 2) high energy consumption, 3) high TRNG latency, and 4) the inability to generate true random numbers continuously, which limits the application space of SRAM-based TRNGs. Our goal in this paper is to design an SRAM-based TRNG that overcomes these four key limitations and thus, extends the application space of SRAM-based TRNGs. To this end, we propose TuRaN, a new high-throughput, energy-efficient, and low-latency SRAM-based TRNG that can sustain continuous operation. TuRaN leverages the key observation that accessing SRAM cells results in random access failures when the supply voltage is reduced below the manufacturer-recommended supply voltage. TuRaN generates random numbers at high throughput by repeatedly accessing SRAM cells with reduced supply voltage and post-processing the resulting random faults using the SHA-256 hash function. To demonstrate the feasibility of TuRaN, we conduct SPICE simulations on different process nodes and analyze the potential of access failure for use as an entropy source. We verify and support our simulation results by conducting real-world experiments on two commercial off-the-shelf FPGA boards. We evaluate the quality of the random numbers generated by TuRaN using the widely-adopted NIST standard randomness tests and observe that TuRaN passes all tests. TuRaN generates true random numbers with (i) an average (maximum) throughput of 1.6â€‹Gâ€‹bâ€‹pâ€‹s1.6ğºğ‘ğ‘ğ‘ 1.6Gbps (1.812â€‹Gâ€‹bâ€‹pâ€‹s1.812ğºğ‘ğ‘ğ‘ 1.812Gbps), (ii) 0.11â€‹nâ€‹J/bâ€‹iâ€‹t0.11ğ‘›ğ½ğ‘ğ‘–ğ‘¡0.11nJ/bit energy consumption, and (iii) 278.46â€‹Î¼â€‹s278.46ğœ‡ğ‘ 278.46\\mu s latency. TuRaN outperforms the state-of-the-art SRAM-based TRNGs by 2.26Ã—2.26\\times, 5.09Ã—5.09\\times, and 5.39Ã—5.39\\times in terms of throughput, energy efficiency, and latency, respectively.\n\n{retrieved_text}\n\nGenerate exactly 121 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 121\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"â€œStatistical analysis of sram cell stability\",\n        \"Statistical analysis of sram cell stability\",\n        \"AMD Random Number Generator, howpublished = https://www.amd.com/system/files/techdocs/amd-random-number-generator.pdf.\",\n        \"ArmÂ® True Random Number Generator Technical Reference Manual, howpublished = https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392.\",\n        \"A novel chaos-based post-processing for trng\",\n        \"End-to-end design of a puf-based privacy preserving authentication protocol\",\n        \"Variability resilient low-power 7t-sram design for nano-scaled technologies\",\n        \"Sp 800-22 rev. 1a. a statistical test suite for random and pseudorandom number generators for cryptographic applications\",\n        \"Random numbers for large-scale distributed monte carlo simulations\",\n        \"Robust true random number generator using hot-carrier injection balanced metastable sense amplifiers\",\n        \"The gem5 simulator\",\n        \"Dr-strange: End-to-end system design for dram-based true random number generators\",\n        \"A low-power and high-speed true random number generator using generated rtn\",\n        \"Error characterization, mitigation, and recovery in flash-memory-based solid-state drives\",\n        \"Reliability issues in flash-memory-based solid-state drives: Experimental analysis, mitigation, recovery\",\n        \"Vulnerabilities in mlc nand flash memory programming: Experimental analysis, exploits, and mitigation techniques\",\n        \"Error patterns in mlc nand flash memory: Measurement, characterization, and analysis\",\n        \"Threshold voltage distribution in mlc nand flash memory: Characterization, analysis, and modeling\",\n        \"Read disturb errors in mlc nand flash memory: Characterization, mitigation, and recovery\",\n        \"Error analysis and retention-aware error management for nand flash memory.\",\n        \"Trngs from pre-formed reram arrays\",\n        \"Implementing p-bits with embedded mtj\",\n        \"What is predictive technology model (ptm)?\",\n        \"True random number generation from commodity nvm chips\",\n        \"Deterministic random number generator attack against the kirchhoff-law-johnson-noise secure key exchange protocol\",\n        \"Understanding reduced-voltage operation in modern dram devices: Experimental characterization, analysis, and mechanisms\",\n        \"A puf-based secure communication protocol for iot\",\n        \"A random number generator for application in rfid tags\",\n        \"Modeling and testing of sram for new failure mechanisms due to process variations in nanoscale cmos\",\n        \"Voltpillager: Hardware-based fault injection attacks against intel {{{SGX}}} enclaves using the {{{SVID}}} voltage scaling interface\",\n        \"A very high speed true random number generator with entropy assessment\",\n        \"Sram circuits for true random number generation using intrinsic bit instability\",\n        \"Modeling sram start-up behavior for physical unclonable functions\",\n        \"High speed true random number generator based on open loop structures in fpgas\",\n        \"Memory power management via dynamic voltage/frequency scaling\",\n        \"A robust chaos-based true random number generator embedded in reconfigurable switched-capacitor hardware\",\n        \"Drng: Dram-based random number generation using its startup value behavior\",\n        \"True random number generation using latency variations of commercial mram chips\",\n        \"True random number generator embedded in reconfigurable hardware\",\n        \"Drowsy caches: Simple techniques for reducing leakage power\",\n        \"Chaos-based true random number generator embedded in a mixed-signal reconfigurable hardware\",\n        \"True random number generators using electrical noise\",\n        \"Scrooge attack: Undervolting arm processors for profit\",\n        \"A closer look at the delay-chain based trng\",\n        \"Fast sha-256 implementations on intel architecture processors\",\n        \"Large-scale sram variability characterization in 45 nm cmos\",\n        \"Haswell: The fourth-generation intel core processor\",\n        \"Spec cpu2006 benchmark descriptions\",\n        \"Power-up sram state as an identifying fingerprint and source of true random numbers\",\n        \"Initial sram state as a fingerprint and source of true random numbers for rfid tags\",\n        \"Real-time 3 gbit/s true random bit generator based on a super-luminescent diode\",\n        \"â€œIntelÂ® Digital Random Number Generator (DRNG) Software Implementation Guide\",\n        \"Low power and reliable SRAM memory cell and array design. Springer Science & Business Media\",\n        \"â€œThe intel random number generator\",\n        \"â€œFpga-based implementation of the sha-256 hash algorithm\",\n        \"â€œA robust random number generator based on a differential current-mode chaos\",\n        \"â€œDynamic memory-based physically unclonable function for the generation of unique identifiers and true random numbers\",\n        \"â€œV0ltpwn: Attacking x86 processor integrity from software\",\n        \"â€œTrends and challenges of sram reliability in the nano-scale era\",\n        \"â€œLeveraging aging effect to improve sram-based true random number generators\",\n        \"â€œVariation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-t srams\",\n        \"â€œD-range: Using commodity dram devices to generate true random numbers with low latency and high throughput\",\n        \"â€œSram on-chip monitoring methodology for high yield and energy efficient memory operation at near threshold voltage\",\n        \"K. Kanellopoulos\",\n        \"â€œUnderstanding power consumption and reliability of high-bandwidth memory with voltage underscaling\",\n        \"â€œLow cost and energy\",\n        \"A. Buyuktosunoglu\",\n        \"â€œGpuwattch: Enabling energy optimizations in gpgpus\",\n        \"â€œGpu voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in gpu architectures\",\n        \"â€œPufkey: A high-security and high-throughput hardware true random number generator for sensor networks\",\n        \"â€œA high-speed and high-reliability trng based on analog rram for iot security application\",\n        \"â€œA low-cost low-power ring oscillator-based truly random number generator for encryption on smart cards\",\n        \"Inside solid state drives (SSDs). Springer\",\n        \"â€œAccelerate SHA256 computations\",\n        \"R. Balasubramonian\",\n        \"â€œPlundervolt: Software-based fault injection attacks against intel sgx\",\n        \"â€œQuac-trng: High-throughput true random number generation using quadruple row activation in commodity dram chips\",\n        \"A. Chatzidimitriou\",\n        \"CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test. Springer Science & Business Media\",\n        \"Design and test of embedded SRAMs. University of Waterloo\",\n        \"â€œPMBus Specification\",\n        \"â€œRandom telegraph noise in resistive random access memories: Compact modeling and advanced circuit design\",\n        \"â€œWhen things matter: A survey on data-centric internet of things\",\n        \"â€œEnhancing noise sensitivity of embedded SRAMs for robust true random number generation in SoCs\",\n        \"â€œTi-trng: Technology independent true random number generator\",\n        \"A. Parthasarathy\",\n        \"â€œTrue random number generation using latency variations of fram\",\n        \"â€œTrue random number generation using read noise of flash memory cells\",\n        \"â€œEnhancing rfid security and privacy by physically unclonable functions\",\n        \"â€œSstrng: self starved feedback sram based true random number generator using quantum cellular automata\",\n        \"â€œAn experimental study of reduced-voltage operation in modern fpgas for neural network acceleration\",\n        \"â€œComprehensive evaluation of supply voltage underscaling in fpga on-chip memories\",\n        \"â€œKynoid: real-time enforcement of fine-grained\",\n        \"â€œA mathematical theory of communication\",\n        \"â€œpdcs: Security and privacy support for data-centric sensor networks\",\n        \"â€ https://realtimelogic.com/products/sharkssl/Cortex-M0/\",\n        \"â€œActive non-invasive attack on true random number generator\",\n        \"R. Ramanarayanan\",\n        \"â€œD-puf: An intrinsically reconfigurable dram puf for device authentication in embedded systems\",\n        \"â€œExploiting dram latency variations for generating true random numbers\",\n        \"S. Sethumadhavan\",\n        \"â€œRobust hardware true random number generators using dram remanence effects\",\n        \"â€œLow static and dynamic power mtcmos based 12t sram cell for high speed memory system\",\n        \"E. van der Sluis\",\n        \"E. Hambardzumyan\",\n        \"â€œLong-term continuous assessment of sram puf and source of random numbers\",\n        \"â€œAging-resilient sram-based true random number generator for lightweight devices\",\n        \"â€œFlash memory for ubiquitous hardware security functions: True random number generation and device fingerprints\",\n        \"Principles of CMOS VLSI design: a systems perspective. Addison-Wesley Longman Publishing Co\",\n        \"â€œCascade Lake SP - Intel\",\n        \"â€œXilinx Zynq ZC702 FPGA Board\",\n        \"and Zâ€7020): DC and AC Switching Characteristics\",\n        \"â€œApproximate sram for energy-efficient\",\n        \"â€œSram voltage scaling for energy-efficient convolutional neural networks\",\n        \"N. Vijaykrishnan\",\n        \"â€œDonâ€™t forget the memory: Automatic block ram modelling\",\n        \"â€œSelf-convergent trimming sram true random number generation with in-cell storage\",\n        \"â€œMors: An approximate fault modelling framework for reduced-voltage srams\",\n        \"â€œRecurrence quantification analysis as an empirical test to distinguish relatively short deterministic versus random number series\",\n        \"â€œImproved performance of sram-based true random number generator by leveraging irradiation exposure\",\n        \"â€œVoltage-stacked gpus: A control theory driven cross-layer solution for practical voltage stacking in gpus\"\n    ],\n    \"reasoning\": \"Selected these 121 references because they represent foundational work and recent advances in TuRaN: True Random Number Generation Using Supply Voltage Underscaling in SRAMs, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}