Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Oct 04 03:27:52 2021
| Host         : DESKTOP-FSOE1PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file clock_timing_summary_routed.rpt -rpx clock_timing_summary_routed.rpx
| Design       : clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.951        0.000                      0                  136        0.210        0.000                      0                  136        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.951        0.000                      0                  136        0.210        0.000                      0                  136        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 control_i/State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinLo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.406ns (28.109%)  route 3.596ns (71.891%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    control_i/Clk
    SLICE_X3Y88          FDRE                                         r  control_i/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  control_i/State_reg[1]/Q
                         net (fo=16, routed)          1.038     6.819    control_i/State_reg_n_0_[1]
    SLICE_X6Y87          LUT4 (Prop_lut4_I1_O)        0.148     6.967 f  control_i/DecMin_INST_0/O
                         net (fo=8, routed)           0.853     7.820    time_cnt_i/DecMin
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.350     8.170 f  time_cnt_i/MinHi_int[1]_i_2/O
                         net (fo=3, routed)           0.839     9.009    time_cnt_i/MinHi_int[1]_i_2_n_0
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.328     9.337 f  time_cnt_i/MinLo_int[2]_i_2/O
                         net (fo=2, routed)           0.865    10.203    time_cnt_i/MinLo_int[2]_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124    10.327 r  time_cnt_i/MinLo_int[1]_i_1/O
                         net (fo=1, routed)           0.000    10.327    time_cnt_i/MinLo_int[1]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.600    15.023    time_cnt_i/Clk
    SLICE_X5Y88          FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.031    15.277    time_cnt_i/MinLo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 control_i/State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinLo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 1.406ns (27.951%)  route 3.624ns (72.049%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    control_i/Clk
    SLICE_X3Y88          FDRE                                         r  control_i/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  control_i/State_reg[1]/Q
                         net (fo=16, routed)          1.038     6.819    control_i/State_reg_n_0_[1]
    SLICE_X6Y87          LUT4 (Prop_lut4_I1_O)        0.148     6.967 f  control_i/DecMin_INST_0/O
                         net (fo=8, routed)           0.853     7.820    time_cnt_i/DecMin
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.350     8.170 f  time_cnt_i/MinHi_int[1]_i_2/O
                         net (fo=3, routed)           0.839     9.009    time_cnt_i/MinHi_int[1]_i_2_n_0
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.328     9.337 f  time_cnt_i/MinLo_int[2]_i_2/O
                         net (fo=2, routed)           0.894    10.231    time_cnt_i/MinLo_int[2]_i_2_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  time_cnt_i/MinLo_int[2]_i_1/O
                         net (fo=1, routed)           0.000    10.355    time_cnt_i/MinLo_int[2]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  time_cnt_i/MinLo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.601    15.024    time_cnt_i/Clk
    SLICE_X6Y89          FDRE                                         r  time_cnt_i/MinLo_int_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.079    15.326    time_cnt_i/MinLo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 control_i/State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinHi_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.182ns (25.479%)  route 3.457ns (74.521%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    control_i/Clk
    SLICE_X3Y88          FDRE                                         r  control_i/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  control_i/State_reg[1]/Q
                         net (fo=16, routed)          1.007     6.788    control_i/State_reg_n_0_[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.152     6.940 r  control_i/IncMin_INST_0/O
                         net (fo=4, routed)           0.685     7.625    time_cnt_i/IncMin
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.326     7.951 r  time_cnt_i/MinHi_int[2]_i_2/O
                         net (fo=6, routed)           1.476     9.428    time_cnt_i/MinHi_int[2]_i_2_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.552 r  time_cnt_i/MinHi_int[3]_i_2/O
                         net (fo=1, routed)           0.288     9.840    time_cnt_i/MinHi_int[3]_i_2_n_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.124     9.964 r  time_cnt_i/MinHi_int[3]_i_1/O
                         net (fo=1, routed)           0.000     9.964    time_cnt_i/MinHi_int[3]_i_1_n_0
    SLICE_X5Y92          FDRE                                         r  time_cnt_i/MinHi_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    time_cnt_i/Clk
    SLICE_X5Y92          FDRE                                         r  time_cnt_i/MinHi_int_reg[3]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.029    15.277    time_cnt_i/MinHi_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 time_cnt_i/HourLo_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.356ns (29.402%)  route 3.256ns (70.598%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    time_cnt_i/Clk
    SLICE_X6Y89          FDRE                                         r  time_cnt_i/HourLo_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  time_cnt_i/HourLo_int_reg[0]/Q
                         net (fo=19, routed)          1.745     7.588    time_cnt_i/HourLo[0]
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.150     7.738 f  time_cnt_i/HourHi_int[2]_i_2/O
                         net (fo=7, routed)           0.994     8.732    time_cnt_i/HourHi_int[2]_i_2_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.356     9.088 f  time_cnt_i/HourHi_int[3]_i_4/O
                         net (fo=3, routed)           0.517     9.605    time_cnt_i/HourHi_int[3]_i_4_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     9.937 r  time_cnt_i/HourHi_int[0]_i_1/O
                         net (fo=1, routed)           0.000     9.937    time_cnt_i/HourHi_int[0]_i_1_n_0
    SLICE_X7Y91          FDSE                                         r  time_cnt_i/HourHi_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    time_cnt_i/Clk
    SLICE_X7Y91          FDSE                                         r  time_cnt_i/HourHi_int_reg[0]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDSE (Setup_fdse_C_D)        0.029    15.294    time_cnt_i/HourHi_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 time_cnt_i/HourLo_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.356ns (29.422%)  route 3.253ns (70.578%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    time_cnt_i/Clk
    SLICE_X6Y89          FDRE                                         r  time_cnt_i/HourLo_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  time_cnt_i/HourLo_int_reg[0]/Q
                         net (fo=19, routed)          1.745     7.588    time_cnt_i/HourLo[0]
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.150     7.738 r  time_cnt_i/HourHi_int[2]_i_2/O
                         net (fo=7, routed)           0.994     8.732    time_cnt_i/HourHi_int[2]_i_2_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.356     9.088 r  time_cnt_i/HourHi_int[3]_i_4/O
                         net (fo=3, routed)           0.514     9.602    time_cnt_i/HourHi_int[3]_i_4_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.332     9.934 r  time_cnt_i/HourHi_int[1]_i_1/O
                         net (fo=1, routed)           0.000     9.934    time_cnt_i/HourHi_int[1]_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  time_cnt_i/HourHi_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    time_cnt_i/Clk
    SLICE_X7Y91          FDRE                                         r  time_cnt_i/HourHi_int_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    time_cnt_i/HourHi_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 control_i/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.178ns (26.056%)  route 3.343ns (73.944%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    control_i/Clk
    SLICE_X3Y88          FDRE                                         r  control_i/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  control_i/State_reg[3]/Q
                         net (fo=16, routed)          1.134     6.915    control_i/State_reg_n_0_[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.146     7.061 r  control_i/DecSec_INST_0/O
                         net (fo=7, routed)           0.853     7.914    time_cnt_i/DecSec
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.328     8.242 r  time_cnt_i/SecHi_int[2]_i_2/O
                         net (fo=8, routed)           0.517     8.760    time_cnt_i/SecHi_int[2]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  time_cnt_i/SecHi_int[3]_i_2/O
                         net (fo=4, routed)           0.838     9.722    time_cnt_i/SecHi_int[3]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.846 r  time_cnt_i/SecHi_int[0]_i_1/O
                         net (fo=1, routed)           0.000     9.846    time_cnt_i/SecHi_int[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  time_cnt_i/SecHi_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.601    15.024    time_cnt_i/Clk
    SLICE_X5Y89          FDRE                                         r  time_cnt_i/SecHi_int_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.031    15.278    time_cnt_i/SecHi_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 control_i/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.178ns (26.200%)  route 3.318ns (73.800%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    control_i/Clk
    SLICE_X3Y88          FDRE                                         r  control_i/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  control_i/State_reg[3]/Q
                         net (fo=16, routed)          1.134     6.915    control_i/State_reg_n_0_[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.146     7.061 r  control_i/DecSec_INST_0/O
                         net (fo=7, routed)           0.853     7.914    time_cnt_i/DecSec
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.328     8.242 r  time_cnt_i/SecHi_int[2]_i_2/O
                         net (fo=8, routed)           0.517     8.760    time_cnt_i/SecHi_int[2]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.124     8.884 r  time_cnt_i/SecHi_int[3]_i_2/O
                         net (fo=4, routed)           0.813     9.697    time_cnt_i/SecHi_int[3]_i_2_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124     9.821 r  time_cnt_i/SecHi_int[3]_i_1/O
                         net (fo=1, routed)           0.000     9.821    time_cnt_i/SecHi_int[3]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  time_cnt_i/SecHi_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.602    15.025    time_cnt_i/Clk
    SLICE_X5Y91          FDRE                                         r  time_cnt_i/SecHi_int_reg[3]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.031    15.279    time_cnt_i/SecHi_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 time_cnt_i/HourLo_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.120ns (25.155%)  route 3.332ns (74.845%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.722     5.325    time_cnt_i/Clk
    SLICE_X6Y89          FDRE                                         r  time_cnt_i/HourLo_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  time_cnt_i/HourLo_int_reg[0]/Q
                         net (fo=19, routed)          1.745     7.588    time_cnt_i/HourLo[0]
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.150     7.738 f  time_cnt_i/HourHi_int[2]_i_2/O
                         net (fo=7, routed)           1.143     8.881    time_cnt_i/HourHi_int[2]_i_2_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.328     9.209 f  time_cnt_i/HourHi_int[2]_i_3/O
                         net (fo=1, routed)           0.444     9.653    time_cnt_i/HourHi_int[2]_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.777 r  time_cnt_i/HourHi_int[2]_i_1/O
                         net (fo=1, routed)           0.000     9.777    time_cnt_i/HourHi_int[2]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  time_cnt_i/HourHi_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.601    15.024    time_cnt_i/Clk
    SLICE_X4Y89          FDRE                                         r  time_cnt_i/HourHi_int_reg[2]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.029    15.293    time_cnt_i/HourHi_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 control_i/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.530%)  route 3.640ns (81.470%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    control_i/Clk
    SLICE_X4Y80          FDRE                                         r  control_i/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  control_i/Count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.589    control_i/Count_reg_n_0_[3]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.713 r  control_i/IncTime_i_7/O
                         net (fo=1, routed)           0.944     7.657    control_i/IncTime_i_7_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.781 r  control_i/IncTime_i_3/O
                         net (fo=27, routed)          1.878     9.659    control_i/IncTime_i_3_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I3_O)        0.124     9.783 r  control_i/Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.783    control_i/Count[3]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  control_i/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.592    15.015    control_i/Clk
    SLICE_X4Y80          FDRE                                         r  control_i/Count_reg[3]/C
                         clock pessimism              0.300    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.029    15.308    control_i/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 control_i/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.828ns (18.521%)  route 3.643ns (81.479%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.712     5.315    control_i/Clk
    SLICE_X4Y80          FDRE                                         r  control_i/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  control_i/Count_reg[3]/Q
                         net (fo=2, routed)           0.818     6.589    control_i/Count_reg_n_0_[3]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.713 r  control_i/IncTime_i_7/O
                         net (fo=1, routed)           0.944     7.657    control_i/IncTime_i_7_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.781 r  control_i/IncTime_i_3/O
                         net (fo=27, routed)          1.880     9.661    control_i/IncTime_i_3_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.124     9.785 r  control_i/Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.785    control_i/Count[1]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  control_i/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.594    15.017    control_i/Clk
    SLICE_X2Y80          FDRE                                         r  control_i/Count_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.077    15.317    control_i/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 time_cnt_i/TcSec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/TcMin_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.568%)  route 0.132ns (41.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.601     1.520    time_cnt_i/Clk
    SLICE_X4Y88          FDRE                                         r  time_cnt_i/TcSec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  time_cnt_i/TcSec_reg/Q
                         net (fo=6, routed)           0.132     1.793    time_cnt_i/TcSec_reg_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  time_cnt_i/TcMin_i_1/O
                         net (fo=1, routed)           0.000     1.838    time_cnt_i/TcMin_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  time_cnt_i/TcMin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    time_cnt_i/Clk
    SLICE_X7Y89          FDRE                                         r  time_cnt_i/TcMin_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.092     1.628    time_cnt_i/TcMin_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 time_cnt_i/SecLo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.637%)  route 0.154ns (45.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    time_cnt_i/Clk
    SLICE_X3Y89          FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  time_cnt_i/SecLo_int_reg[2]/Q
                         net (fo=11, routed)          0.154     1.817    time_cnt_i/SecLo[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  time_cnt_i/SecLo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    time_cnt_i/SecLo_int[3]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.876     2.041    time_cnt_i/Clk
    SLICE_X3Y90          FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.092     1.630    time_cnt_i/SecLo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 time_cnt_i/SecLo_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.705%)  route 0.130ns (38.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    time_cnt_i/Clk
    SLICE_X2Y89          FDRE                                         r  time_cnt_i/SecLo_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  time_cnt_i/SecLo_int_reg[0]/Q
                         net (fo=13, routed)          0.130     1.815    time_cnt_i/SecLo[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  time_cnt_i/SecLo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    time_cnt_i/SecLo_int[1]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  time_cnt_i/SecLo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.875     2.040    time_cnt_i/Clk
    SLICE_X3Y89          FDRE                                         r  time_cnt_i/SecLo_int_reg[1]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.626    time_cnt_i/SecLo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 time_cnt_i/MinHi_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinHi_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    time_cnt_i/Clk
    SLICE_X5Y92          FDRE                                         r  time_cnt_i/MinHi_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  time_cnt_i/MinHi_int_reg[3]/Q
                         net (fo=12, routed)          0.200     1.862    time_cnt_i/MinHi[3]
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  time_cnt_i/MinHi_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    time_cnt_i/MinHi_int[2]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  time_cnt_i/MinHi_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.873     2.038    time_cnt_i/Clk
    SLICE_X6Y91          FDRE                                         r  time_cnt_i/MinHi_int_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.121     1.658    time_cnt_i/MinHi_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 time_cnt_i/TcSec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinLo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.902%)  route 0.172ns (48.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.601     1.520    time_cnt_i/Clk
    SLICE_X4Y88          FDRE                                         r  time_cnt_i/TcSec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  time_cnt_i/TcSec_reg/Q
                         net (fo=6, routed)           0.172     1.834    time_cnt_i/TcSec_reg_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  time_cnt_i/MinLo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    time_cnt_i/MinLo_int[1]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    time_cnt_i/Clk
    SLICE_X5Y88          FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092     1.625    time_cnt_i/MinLo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 control_i/IncTime_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/TcSec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.576%)  route 0.182ns (49.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.600     1.519    control_i/Clk
    SLICE_X4Y87          FDRE                                         r  control_i/IncTime_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  control_i/IncTime_reg/Q
                         net (fo=7, routed)           0.182     1.842    time_cnt_i/IncTime
    SLICE_X4Y88          LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  time_cnt_i/TcSec_i_1/O
                         net (fo=1, routed)           0.000     1.887    time_cnt_i/TcSec_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  time_cnt_i/TcSec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    time_cnt_i/Clk
    SLICE_X4Y88          FDRE                                         r  time_cnt_i/TcSec_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.092     1.628    time_cnt_i/TcSec_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 time_cnt_i/SecHi_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.357%)  route 0.183ns (49.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.602     1.521    time_cnt_i/Clk
    SLICE_X5Y91          FDRE                                         r  time_cnt_i/SecHi_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  time_cnt_i/SecHi_int_reg[3]/Q
                         net (fo=14, routed)          0.183     1.846    time_cnt_i/SecHi[3]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  time_cnt_i/SecHi_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    time_cnt_i/SecHi_int[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  time_cnt_i/SecHi_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.872     2.037    time_cnt_i/Clk
    SLICE_X5Y89          FDRE                                         r  time_cnt_i/SecHi_int_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     1.628    time_cnt_i/SecHi_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displ7seg_blink_i/CountBlink_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg_blink_i/CountBlink_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.569     1.488    displ7seg_blink_i/Clk
    SLICE_X8Y82          FDRE                                         r  displ7seg_blink_i/CountBlink_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.652 f  displ7seg_blink_i/CountBlink_reg[0]/Q
                         net (fo=3, routed)           0.175     1.828    displ7seg_blink_i/CountBlink_reg_n_0_[0]
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  displ7seg_blink_i/CountBlink[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    displ7seg_blink_i/CountBlink[0]
    SLICE_X8Y82          FDRE                                         r  displ7seg_blink_i/CountBlink_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.838     2.003    displ7seg_blink_i/Clk
    SLICE_X8Y82          FDRE                                         r  displ7seg_blink_i/CountBlink_reg[0]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.120     1.608    displ7seg_blink_i/CountBlink_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 control_i/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.598     1.517    control_i/Clk
    SLICE_X1Y82          FDRE                                         r  control_i/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  control_i/Count_reg[0]/Q
                         net (fo=3, routed)           0.181     1.839    control_i/Count_reg_n_0_[0]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  control_i/Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    control_i/Count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  control_i/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    control_i/Clk
    SLICE_X1Y82          FDRE                                         r  control_i/Count_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091     1.608    control_i/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 displ7seg_blink_i/BlinkOn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg_blink_i/BlinkOn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.599     1.518    displ7seg_blink_i/Clk
    SLICE_X4Y86          FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  displ7seg_blink_i/BlinkOn_reg/Q
                         net (fo=6, routed)           0.185     1.844    displ7seg_blink_i/BlinkOn_reg_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  displ7seg_blink_i/BlinkOn_i_1/O
                         net (fo=1, routed)           0.000     1.889    displ7seg_blink_i/BlinkOn_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.869     2.034    displ7seg_blink_i/Clk
    SLICE_X4Y86          FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.609    displ7seg_blink_i/BlinkOn_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     control_i/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     control_i/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     control_i/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     control_i/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     control_i/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     control_i/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     control_i/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     control_i/Count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     control_i/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     time_cnt_i/HourLo_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     time_cnt_i/HourLo_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     control_i/Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     control_i/Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     control_i/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     control_i/Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     displ7seg_blink_i/CountBlink_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     control_i/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     control_i/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     control_i/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     control_i/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     control_i/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     control_i/Count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     displ7seg_blink_i/CountBlink_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     displ7seg_blink_i/CountBlink_reg[1]/C



