Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 11:12:27 2025


Cell Usage:
GTP_DFF                      15 uses
GTP_DFF_E                    23 uses
GTP_DFF_R                    76 uses
GTP_DFF_RE                   30 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                    2 uses
GTP_GRS                       1 use
GTP_INV                       6 uses
GTP_LUT1                      5 uses
GTP_LUT2                     10 uses
GTP_LUT4                      7 uses
GTP_LUT5                      3 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY                71 uses
GTP_LUT6D                    17 uses

I/O ports: 11
GTP_INBUF                   5 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17800 (0.84%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 149
Total Registers: 147 of 35600 (0.41%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 11 of 150 (7.33%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 4                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 3        | 3                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 4                 0
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 15
  NO              NO                YES                0
  NO              YES               NO                 77
  YES             NO                NO                 23
  YES             NO                YES                0
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file i2c_eeprom_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i2c_eeprom_test      | 149     | 147     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 11     | 0         | 0          | 71            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + iic_dri            | 72      | 76      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 17            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_btn_deb          | 75      | 66      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 54            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared        119           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    304.1363 MHz        20.0000         3.2880         16.712
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.712       0.000              0            224
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.619       0.000              0            224
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.800       0.000              0            119
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : iic_dri/sda_out/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       iic_dri/fre_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.531       4.114         iic_dri/fre_cnt [1]
                                                                                   iic_dri/N306_3/I0 (GTP_LUT6D)
                                   td                    0.272       4.386 r       iic_dri/N306_3/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437       4.823         iic_dri/_N315    
                                                                                   iic_dri/N312/I4 (GTP_LUT6D)
                                   td                    0.096       4.919 r       iic_dri/N312/Z (GTP_LUT6D)
                                   net (fanout=14)       0.571       5.490         iic_dri/dsu      
                                                                                   iic_dri/N484_or[0]_5/I3 (GTP_LUT6)
                                   td                    0.074       5.564 r       iic_dri/N484_or[0]_5/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.949         iic_dri/_N512    
                                                                                   iic_dri/N484_or[0]_6/I5 (GTP_LUT6)
                                   td                    0.074       6.023 r       iic_dri/N484_or[0]_6/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.408         iic_dri/N484     
                                                                                   iic_dri/sda_out_ce_mux/I1 (GTP_LUT6)
                                   td                    0.074       6.482 r       iic_dri/sda_out_ce_mux/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       6.482         iic_dri/_N409    
                                                                           r       iic_dri/sda_out/D (GTP_DFF)

 Data arrival time                                                   6.482         Logic Levels: 5  
                                                                                   Logic: 0.793ns(25.564%), Route: 2.309ns(74.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420      23.380         nt_clk           
                                                                           r       iic_dri/sda_out/CLK (GTP_DFF)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.712                          
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : iic_dri/state_reg[0]/D (GTP_DFF_S)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       iic_dri/fre_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.531       4.114         iic_dri/fre_cnt [1]
                                                                                   iic_dri/N306_3/I0 (GTP_LUT6D)
                                   td                    0.272       4.386 r       iic_dri/N306_3/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437       4.823         iic_dri/_N315    
                                                                                   iic_dri/N306_8/I4 (GTP_LUT6D)
                                   td                    0.096       4.919 r       iic_dri/N306_8/Z (GTP_LUT6D)
                                   net (fanout=7)        0.489       5.408         iic_dri/full_cycle
                                                                                   iic_dri/N39/I0 (GTP_LUT2)
                                   td                    0.224       5.632 r       iic_dri/N39/Z (GTP_LUT2)
                                   net (fanout=18)       0.541       6.173         iic_dri/start    
                                                                                   iic_dri/N480_2/I3 (GTP_LUT6D)
                                   td                    0.212       6.385 r       iic_dri/N480_2/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       6.385         iic_dri/_N2      
                                                                           r       iic_dri/state_reg[0]/D (GTP_DFF_S)

 Data arrival time                                                   6.385         Logic Levels: 4  
                                                                                   Logic: 1.007ns(33.511%), Route: 1.998ns(66.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420      23.380         nt_clk           
                                                                           r       iic_dri/state_reg[0]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.136      23.194                          

 Data required time                                                 23.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.194                          
 Data arrival time                                                   6.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.809                          
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : iic_dri/send_data[0]/R (GTP_DFF_RE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/fre_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       iic_dri/fre_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=7)        0.531       4.114         iic_dri/fre_cnt [1]
                                                                                   iic_dri/N306_3/I0 (GTP_LUT6D)
                                   td                    0.272       4.386 r       iic_dri/N306_3/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437       4.823         iic_dri/_N315    
                                                                                   iic_dri/N306_8/I4 (GTP_LUT6D)
                                   td                    0.096       4.919 r       iic_dri/N306_8/Z (GTP_LUT6D)
                                   net (fanout=7)        0.489       5.408         iic_dri/full_cycle
                                                                                   iic_dri/N39/I0 (GTP_LUT2)
                                   td                    0.224       5.632 r       iic_dri/N39/Z (GTP_LUT2)
                                   net (fanout=18)       0.541       6.173         iic_dri/start    
                                                                           r       iic_dri/send_data[0]/R (GTP_DFF_RE)

 Data arrival time                                                   6.173         Logic Levels: 3  
                                                                                   Logic: 0.795ns(28.464%), Route: 1.998ns(71.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420      23.380         nt_clk           
                                                                           r       iic_dri/send_data[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Setup time                                             -0.244      23.086                          

 Data required time                                                 23.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.086                          
 Data arrival time                                                   6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.913                          
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/receiv_data[3]/CLK (GTP_DFF_RE)
Endpoint    : iic_dri/data_out_reg[3]/D (GTP_DFF_RE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/receiv_data[3]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       iic_dri/receiv_data[3]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       3.950         iic_dri/receiv_data [3]
                                                                           f       iic_dri/data_out_reg[3]/D (GTP_DFF_RE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/data_out_reg[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : iic_pluse/CLK (GTP_DFF_R)
Endpoint    : iic_dri/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_pluse/CLK (GTP_DFF_R)

                                   tco                   0.185       3.565 f       iic_pluse/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       3.950         iic_pluse        
                                                                           f       iic_dri/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : iic_dri/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.185       3.565 f       iic_dri/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.385       3.950         iic_dri/pluse_1d 
                                                                           f       iic_dri/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/state_reg[4]/CLK (GTP_DFF_R)
Endpoint    : sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/state_reg[4]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       iic_dri/state_reg[4]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.541       4.124         iic_dri/state_reg [4]
                                                                                   iic_dri/N87/I0 (GTP_LUT6D)
                                   td                    0.217       4.341 r       iic_dri/N87/Z5 (GTP_LUT6D)
                                   net (fanout=1)        1.320       5.661         iic_dri/N80_rnmt 
                                                                                   iobuf/T (GTP_IOBUF)
                                   tse                   3.448       9.109 r       iobuf/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.109         sda              
 sda                                                                       r       sda (port)       

 Data arrival time                                                   9.109         Logic Levels: 2  
                                                                                   Logic: 3.868ns(67.516%), Route: 1.861ns(32.484%)
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/data_out_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/data_out_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       iic_dri/data_out_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.000       3.583         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : iic_dri/data_out_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=119)      2.420       3.380         nt_clk           
                                                                           r       iic_dri/data_out_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       iic_dri/data_out_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.000       3.583         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : sda (port)
Endpoint    : iic_dri/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sda                                                     0.000       0.000 f       sda (port)       
                                   net (fanout=1)        0.000       0.000         sda              
                                                                                   iobuf/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       iobuf/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         sda_in           
                                                                           f       iic_dri/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : key[0] (port)
Endpoint    : u_btn_deb/btn_deb_fix[0]/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key[0]                                                  0.000       0.000 f       key[0] (port)    
                                   net (fanout=1)        0.000       0.000         key[0]           
                                                                                   key_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       key_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_key[0]        
                                                                           f       u_btn_deb/btn_deb_fix[0]/D (GTP_DFF_E)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : key[1] (port)
Endpoint    : u_btn_deb/btn_deb_fix[1]/D (GTP_DFF_E)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key[1]                                                  0.000       0.000 f       key[1] (port)    
                                   net (fanout=1)        0.000       0.000         key[1]           
                                                                                   key_ibuf[1]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       key_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_key[1]        
                                                                           f       u_btn_deb/btn_deb_fix[1]/D (GTP_DFF_E)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          btn_deb_reg[0]/CLK
 9.800       10.000          0.200           Low Pulse Width                           btn_deb_reg[0]/CLK
 9.800       10.000          0.200           High Pulse Width                          btn_deb_reg[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                               
+---------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/compile/i2c_eeprom_test_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/constraint/07_i2c_eeprom_test.fdc                      
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/i2c_eeprom_test_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/i2c_eeprom_test_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/i2c_eeprom_test_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/snr.db                              
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/i2c_eeprom_test.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 289 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:6s
