{
  "wns": -1.882,
  "tns": -63.121,
  "clocks": {
    "sys_clk": {
      "period_ns": 10.0,
      "frequency_mhz": 100.0
    }
  },
  "checks": {
    "no_clock": 0,
    "constant_clock": 0,
    "pulse_width_clock": 0,
    "unconstrained_internal_endpoints": 0,
    "no_input_delay": 97,
    "no_output_delay": 0,
    "multiple_clock": 0,
    "generated_clocks": 0,
    "loops": 0,
    "partial_input_delay": 0,
    "partial_output_delay": 0,
    "latch_loops": 0
  },
  "violations": [
    {
      "status": "VIOLATED",
      "slack": -1.882,
      "source": "a[10]",
      "destination": "y_reg[55]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.535,
      "logic_delay_ns": 9.671,
      "logic_pct": 66.539,
      "route_delay_ns": 4.863,
      "route_pct": 33.461,
      "levels_of_logic": 21,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.882ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[55]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.535ns  (logic 9.671ns (66.539%)  route 4.863ns (33.461%))\n  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.855,
      "source": "a[10]",
      "destination": "y_reg[61]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.474,
      "logic_delay_ns": 9.776,
      "logic_pct": 67.542,
      "route_delay_ns": 4.698,
      "route_pct": 32.458,
      "levels_of_logic": 23,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.855ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[61]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.474ns  (logic 9.776ns (67.542%)  route 4.698ns (32.458%))\n  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.839,
      "source": "a[10]",
      "destination": "y_reg[63]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.461,
      "logic_delay_ns": 9.769,
      "logic_pct": 67.557,
      "route_delay_ns": 4.691,
      "route_pct": 32.443,
      "levels_of_logic": 23,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.839ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[63]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.461ns  (logic 9.769ns (67.557%)  route 4.691ns (32.443%))\n  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.821,
      "source": "a[10]",
      "destination": "y_reg[59]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.475,
      "logic_delay_ns": 9.72,
      "logic_pct": 67.151,
      "route_delay_ns": 4.755,
      "route_pct": 32.849,
      "levels_of_logic": 22,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.821ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[59]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.475ns  (logic 9.720ns (67.151%)  route 4.755ns (32.849%))\n  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.81,
      "source": "a[10]",
      "destination": "y_reg[62]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.432,
      "logic_delay_ns": 9.729,
      "logic_pct": 67.414,
      "route_delay_ns": 4.703,
      "route_pct": 32.586,
      "levels_of_logic": 23,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.810ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[62]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.432ns  (logic 9.729ns (67.414%)  route 4.703ns (32.586%))\n  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.807,
      "source": "a[10]",
      "destination": "y_reg[57]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.427,
      "logic_delay_ns": 9.727,
      "logic_pct": 67.423,
      "route_delay_ns": 4.7,
      "route_pct": 32.578,
      "levels_of_logic": 22,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.807ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[57]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.427ns  (logic 9.727ns (67.423%)  route 4.700ns (32.578%))\n  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.799,
      "source": "a[10]",
      "destination": "y_reg[46]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.452,
      "logic_delay_ns": 9.474,
      "logic_pct": 65.554,
      "route_delay_ns": 4.978,
      "route_pct": 34.446,
      "levels_of_logic": 19,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.799ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[46]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.452ns  (logic 9.474ns (65.554%)  route 4.978ns (34.446%))\n  Logic Levels:           19  (CARRY4=9 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                       "
    },
    {
      "status": "VIOLATED",
      "slack": -1.797,
      "source": "a[10]",
      "destination": "y_reg[60]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.419,
      "logic_delay_ns": 9.728,
      "logic_pct": 67.469,
      "route_delay_ns": 4.691,
      "route_pct": 32.531,
      "levels_of_logic": 23,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.797ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[60]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.419ns  (logic 9.728ns (67.469%)  route 4.691ns (32.531%))\n  Logic Levels:           23  (CARRY4=13 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.783,
      "source": "a[10]",
      "destination": "y_reg[51]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.437,
      "logic_delay_ns": 9.622,
      "logic_pct": 66.651,
      "route_delay_ns": 4.814,
      "route_pct": 33.349,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.783ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[51]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.437ns  (logic 9.622ns (66.651%)  route 4.814ns (33.349%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.776,
      "source": "a[10]",
      "destination": "y_reg[50]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.429,
      "logic_delay_ns": 9.582,
      "logic_pct": 66.406,
      "route_delay_ns": 4.847,
      "route_pct": 33.594,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.776ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[50]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.429ns  (logic 9.582ns (66.406%)  route 4.847ns (33.594%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.761,
      "source": "a[10]",
      "destination": "y_reg[58]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.383,
      "logic_delay_ns": 9.68,
      "logic_pct": 67.303,
      "route_delay_ns": 4.703,
      "route_pct": 32.697,
      "levels_of_logic": 22,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.761ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[58]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.383ns  (logic 9.680ns (67.303%)  route 4.703ns (32.697%))\n  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.761,
      "source": "a[10]",
      "destination": "y_reg[48]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.382,
      "logic_delay_ns": 9.581,
      "logic_pct": 66.619,
      "route_delay_ns": 4.801,
      "route_pct": 33.381,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.761ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[48]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.382ns  (logic 9.581ns (66.619%)  route 4.801ns (33.381%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.759,
      "source": "a[10]",
      "destination": "y_reg[53]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.378,
      "logic_delay_ns": 9.678,
      "logic_pct": 67.311,
      "route_delay_ns": 4.7,
      "route_pct": 32.689,
      "levels_of_logic": 21,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.759ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[53]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.378ns  (logic 9.678ns (67.311%)  route 4.700ns (32.689%))\n  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.737,
      "source": "a[10]",
      "destination": "y_reg[49]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.39,
      "logic_delay_ns": 9.629,
      "logic_pct": 66.915,
      "route_delay_ns": 4.761,
      "route_pct": 33.085,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.737ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[49]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.390ns  (logic 9.629ns (66.915%)  route 4.761ns (33.085%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.727,
      "source": "a[10]",
      "destination": "y_reg[56]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.381,
      "logic_delay_ns": 9.679,
      "logic_pct": 67.304,
      "route_delay_ns": 4.702,
      "route_pct": 32.696,
      "levels_of_logic": 22,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.727ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[56]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.381ns  (logic 9.679ns (67.304%)  route 4.702ns (32.696%))\n  Logic Levels:           22  (CARRY4=12 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.713,
      "source": "a[10]",
      "destination": "y_reg[54]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.334,
      "logic_delay_ns": 9.631,
      "logic_pct": 67.191,
      "route_delay_ns": 4.703,
      "route_pct": 32.809,
      "levels_of_logic": 21,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.713ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[54]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.334ns  (logic 9.631ns (67.191%)  route 4.703ns (32.809%))\n  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.704,
      "source": "a[10]",
      "destination": "y_reg[47]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.357,
      "logic_delay_ns": 9.515,
      "logic_pct": 66.276,
      "route_delay_ns": 4.842,
      "route_pct": 33.724,
      "levels_of_logic": 19,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.622,
      "raw": "Slack (VIOLATED) :        -1.704ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[47]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.357ns  (logic 9.515ns (66.276%)  route 4.842ns (33.724%))\n  Logic Levels:           19  (CARRY4=9 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.622ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.622ns = ( 13.622 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                       "
    },
    {
      "status": "VIOLATED",
      "slack": -1.696,
      "source": "a[10]",
      "destination": "y_reg[52]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.35,
      "logic_delay_ns": 9.63,
      "logic_pct": 67.107,
      "route_delay_ns": 4.72,
      "route_pct": 32.893,
      "levels_of_logic": 21,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.624,
      "raw": "Slack (VIOLATED) :        -1.696ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[52]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.350ns  (logic 9.630ns (67.107%)  route 4.720ns (32.893%))\n  Logic Levels:           21  (CARRY4=11 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.624ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.624ns = ( 13.624 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.661,
      "source": "a[10]",
      "destination": "y_reg[45]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.314,
      "logic_delay_ns": 9.565,
      "logic_pct": 66.822,
      "route_delay_ns": 4.749,
      "route_pct": 33.178,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.623,
      "raw": "Slack (VIOLATED) :        -1.661ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[45]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.314ns  (logic 9.565ns (66.822%)  route 4.749ns (33.178%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.623ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    },
    {
      "status": "VIOLATED",
      "slack": -1.57,
      "source": "a[10]",
      "destination": "y_reg[44]/D",
      "path_group": "sys_clk",
      "requirement_ns": 10.0,
      "data_path_delay_ns": 14.221,
      "logic_delay_ns": 9.517,
      "logic_pct": 66.921,
      "route_delay_ns": 4.704,
      "route_pct": 33.079,
      "levels_of_logic": 20,
      "output_delay_ns": null,
      "clock_path_skew_ns": 3.622,
      "raw": "Slack (VIOLATED) :        -1.570ns  (required time - arrival time)\n  Source:                 a[10]\n                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Destination:            y_reg[44]/D\n                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})\n  Path Group:             sys_clk\n  Path Type:              Setup (Max at Slow Process Corner)\n  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)\n  Data Path Delay:        14.221ns  (logic 9.517ns (66.921%)  route 4.704ns (33.079%))\n  Logic Levels:           20  (CARRY4=10 DSP48E1=4 IBUF=1 LUT2=2 LUT3=2 LUT6=1)\n  Input Delay:            1.000ns\n  Clock Path Skew:        3.622ns (DCD - SCD + CPR)\n    Destination Clock Delay (DCD):    3.622ns = ( 13.622 - 10.000 ) \n    Source Clock Delay      (SCD):    0.000ns\n    Clock Pessimism Removal (CPR):    0.000ns\n  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE\n    Total System Jitter     (TSJ):    0.071ns\n    Total Input Jitter      (TIJ):    0.000ns\n    Discrete Jitter          (DJ):    0.000ns\n    Phase Error              (PE):    0.000ns\n\n    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)\n  -------------------------------------------------------------------    -------------------\n                         (clock sys_clk rise edge)    0.000     0.000 r  \n                         input delay                  1.000     1.000    \n    P19                                               0.000     1.000 r  a[10] (IN)\n                         net (fo=0)                   0.000     1.000    a[10]\n    P19                  IBUF (Prop_ibuf_I_O)         0.720     1.720 r  a_IBUF[10]_inst/O\n                         net (fo=3, routed)           1.941     3.661    a_IBUF[10]\n    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])\n                                                      2.517     6.178 r  final_result3__5/PCOUT[47]\n                         net (fo=1, routed)           0.000     6.178    final_result3__5_n_106\n    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938     7.116 r  final_result3__6/P[0]\n                         net (fo=2, routed)           0.507     7.623    p_1_in[17]\n    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043     7.666 r  final_result2_i_19/O\n                         net (fo=1, routed)           0.000     7.666    final_result2_i_19_n_0\n    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])\n                                                      0.257     7.923 r  final_result2_i_4/CO[3]\n                         net (fo=1, routed)           0.000     7.923    final_result2_i_4_n_0\n    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     7.972 r  final_result2_i_3/CO[3]\n                         net (fo=1, routed)           0.000     7.972    final_result2_i_3_n_0\n    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])\n                                                      0.049     8.021 r  final_result2_i_2/CO[3]\n                         net (fo=1, routed)           0.000     8.021    final_result2_i_2_n_0\n    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])\n                                                      0.153     8.174 r  final_result2_i_1/O[1]\n                         net (fo=8, routed)           0.502     8.676    final_result30_in[29]\n    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])\n                                                      2.482    11.158 r  final_result2/PCOUT[47]\n                         net (fo=1, routed)           0.000    11.158    final_result2_n_106\n    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])\n                                                      0.938    12.096 r  final_result2__0/P[0]\n                      "
    }
  ]
}