// Seed: 1127934558
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire id_6 = id_0;
  assign module_1.id_6 = 0;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    input tri id_6,
    input wire id_7,
    output uwire id_8,
    input tri0 id_9,
    output wor id_10
    , id_20,
    output wire id_11,
    input uwire id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wand id_15,
    output uwire id_16,
    input tri1 id_17,
    input uwire id_18
);
  logic id_21;
  logic id_22 = id_15;
  initial $signed(49);
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_2,
      id_14
  );
endmodule
