
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ec0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b54  08013050  08013050  00014050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014ba4  08014ba4  000160ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014ba4  08014ba4  00015ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014bac  08014bac  000160ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014bac  08014bac  00015bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014bb0  08014bb0  00015bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08014bb4  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006118  200000ac  08014c60  000160ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200061c4  08014c60  000161c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000160ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039e6d  00000000  00000000  000160dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007207  00000000  00000000  0004ff49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003090  00000000  00000000  00057150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000025ee  00000000  00000000  0005a1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000093cb  00000000  00000000  0005c7ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037ca2  00000000  00000000  00065b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011ac17  00000000  00000000  0009d83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b8452  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000dd44  00000000  00000000  001b8498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001c61dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013038 	.word	0x08013038

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	08013038 	.word	0x08013038

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <wifi_start>:
    Error_Handler();
  }
}

static int wifi_start(void)
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8000602:	f003 fd9d 	bl	8004140 <WIFI_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d123      	bne.n	8000654 <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 800060c:	4814      	ldr	r0, [pc, #80]	@ (8000660 <wifi_start+0x64>)
 800060e:	f011 fb5d 	bl	8011ccc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 8000612:	463b      	mov	r3, r7
 8000614:	4618      	mov	r0, r3
 8000616:	f003 fde1 	bl	80041dc <WIFI_GetMAC_Address>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d113      	bne.n	8000648 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000620:	783b      	ldrb	r3, [r7, #0]
 8000622:	4618      	mov	r0, r3
 8000624:	787b      	ldrb	r3, [r7, #1]
 8000626:	461c      	mov	r4, r3
 8000628:	78bb      	ldrb	r3, [r7, #2]
 800062a:	461d      	mov	r5, r3
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	793a      	ldrb	r2, [r7, #4]
 8000630:	7979      	ldrb	r1, [r7, #5]
 8000632:	9102      	str	r1, [sp, #8]
 8000634:	9201      	str	r2, [sp, #4]
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	462b      	mov	r3, r5
 800063a:	4622      	mov	r2, r4
 800063c:	4601      	mov	r1, r0
 800063e:	4809      	ldr	r0, [pc, #36]	@ (8000664 <wifi_start+0x68>)
 8000640:	f011 fadc 	bl	8011bfc <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 8000644:	2300      	movs	r3, #0
 8000646:	e007      	b.n	8000658 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 8000648:	4807      	ldr	r0, [pc, #28]	@ (8000668 <wifi_start+0x6c>)
 800064a:	f011 fb3f 	bl	8011ccc <puts>
      return -1;
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
 8000652:	e001      	b.n	8000658 <wifi_start+0x5c>
    return -1;
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bdb0      	pop	{r4, r5, r7, pc}
 8000660:	08013084 	.word	0x08013084
 8000664:	0801309c 	.word	0x0801309c
 8000668:	080130dc 	.word	0x080130dc

0800066c <wifi_connect>:



int wifi_connect(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af02      	add	r7, sp, #8

  wifi_start();
 8000672:	f7ff ffc3 	bl	80005fc <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <wifi_connect+0x70>)
 8000678:	4919      	ldr	r1, [pc, #100]	@ (80006e0 <wifi_connect+0x74>)
 800067a:	481a      	ldr	r0, [pc, #104]	@ (80006e4 <wifi_connect+0x78>)
 800067c:	f011 fabe 	bl	8011bfc <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8000680:	2203      	movs	r2, #3
 8000682:	4916      	ldr	r1, [pc, #88]	@ (80006dc <wifi_connect+0x70>)
 8000684:	4816      	ldr	r0, [pc, #88]	@ (80006e0 <wifi_connect+0x74>)
 8000686:	f003 fd87 	bl	8004198 <WIFI_Connect>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d11d      	bne.n	80006cc <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8000690:	4815      	ldr	r0, [pc, #84]	@ (80006e8 <wifi_connect+0x7c>)
 8000692:	f003 fdb9 	bl	8004208 <WIFI_GetIP_Address>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d111      	bne.n	80006c0 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 800069c:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <wifi_connect+0x7c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4619      	mov	r1, r3
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <wifi_connect+0x7c>)
 80006a4:	785b      	ldrb	r3, [r3, #1]
 80006a6:	461a      	mov	r2, r3
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <wifi_connect+0x7c>)
 80006aa:	789b      	ldrb	r3, [r3, #2]
 80006ac:	4618      	mov	r0, r3
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <wifi_connect+0x7c>)
 80006b0:	78db      	ldrb	r3, [r3, #3]
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	4603      	mov	r3, r0
 80006b6:	480d      	ldr	r0, [pc, #52]	@ (80006ec <wifi_connect+0x80>)
 80006b8:	f011 faa0 	bl	8011bfc <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	e00a      	b.n	80006d6 <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <wifi_connect+0x84>)
 80006c2:	f011 fb03 	bl	8011ccc <puts>
      return -1;
 80006c6:	f04f 33ff 	mov.w	r3, #4294967295
 80006ca:	e004      	b.n	80006d6 <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 80006cc:	4809      	ldr	r0, [pc, #36]	@ (80006f4 <wifi_connect+0x88>)
 80006ce:	f011 fafd 	bl	8011ccc <puts>
     return -1;
 80006d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	08013100 	.word	0x08013100
 80006e0:	0801310c 	.word	0x0801310c
 80006e4:	08013114 	.word	0x08013114
 80006e8:	2000082c 	.word	0x2000082c
 80006ec:	0801312c 	.word	0x0801312c
 80006f0:	08013168 	.word	0x08013168
 80006f4:	08013198 	.word	0x08013198

080006f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fc:	f003 fdda 	bl	80042b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000700:	f000 f87c 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000704:	f000 fad8 	bl	8000cb8 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000708:	f000 f8dc 	bl	80008c4 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800070c:	f000 f912 	bl	8000934 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000710:	f000 f950 	bl	80009b4 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000714:	f000 fa04 	bl	8000b20 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000718:	f000 fa40 	bl	8000b9c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800071c:	f000 fa6e 	bl	8000bfc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000720:	f000 fa9c 	bl	8000c5c <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 8000724:	f000 f96c 	bl	8000a00 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 8000728:	4824      	ldr	r0, [pc, #144]	@ (80007bc <main+0xc4>)
 800072a:	f011 facf 	bl	8011ccc <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000734:	4822      	ldr	r0, [pc, #136]	@ (80007c0 <main+0xc8>)
 8000736:	f004 fb31 	bl	8004d9c <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 800073a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800073e:	f003 fdf1 	bl	8004324 <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000742:	2201      	movs	r2, #1
 8000744:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000748:	481d      	ldr	r0, [pc, #116]	@ (80007c0 <main+0xc8>)
 800074a:	f004 fb27 	bl	8004d9c <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 800074e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000752:	f003 fde7 	bl	8004324 <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 8000756:	481b      	ldr	r0, [pc, #108]	@ (80007c4 <main+0xcc>)
 8000758:	f011 fab8 	bl	8011ccc <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800075c:	f00d fe9c 	bl	800e498 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (16, sizeof(MqttMsg_t), &qMqttTx_attributes);
 8000760:	4a19      	ldr	r2, [pc, #100]	@ (80007c8 <main+0xd0>)
 8000762:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8000766:	2010      	movs	r0, #16
 8000768:	f00e f89a 	bl	800e8a0 <osMessageQueueNew>
 800076c:	4603      	mov	r3, r0
 800076e:	4a17      	ldr	r2, [pc, #92]	@ (80007cc <main+0xd4>)
 8000770:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 8000772:	4a17      	ldr	r2, [pc, #92]	@ (80007d0 <main+0xd8>)
 8000774:	2101      	movs	r1, #1
 8000776:	2005      	movs	r0, #5
 8000778:	f00e f892 	bl	800e8a0 <osMessageQueueNew>
 800077c:	4603      	mov	r3, r0
 800077e:	4a15      	ldr	r2, [pc, #84]	@ (80007d4 <main+0xdc>)
 8000780:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000782:	4a15      	ldr	r2, [pc, #84]	@ (80007d8 <main+0xe0>)
 8000784:	2100      	movs	r1, #0
 8000786:	4815      	ldr	r0, [pc, #84]	@ (80007dc <main+0xe4>)
 8000788:	f00d fed0 	bl	800e52c <osThreadNew>
 800078c:	4603      	mov	r3, r0
 800078e:	4a14      	ldr	r2, [pc, #80]	@ (80007e0 <main+0xe8>)
 8000790:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 8000792:	4a14      	ldr	r2, [pc, #80]	@ (80007e4 <main+0xec>)
 8000794:	2100      	movs	r1, #0
 8000796:	4814      	ldr	r0, [pc, #80]	@ (80007e8 <main+0xf0>)
 8000798:	f00d fec8 	bl	800e52c <osThreadNew>
 800079c:	4603      	mov	r3, r0
 800079e:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <main+0xf4>)
 80007a0:	6013      	str	r3, [r2, #0]

  /* creation of task_envRead */
  //task_envReadHandle = osThreadNew(task_envReadFunc, NULL, &task_envRead_attributes);

  /* creation of Accel_Task */
  Accel_TaskHandle = osThreadNew(Accel_Task_Func, NULL, &Accel_Task_attributes);
 80007a2:	4a13      	ldr	r2, [pc, #76]	@ (80007f0 <main+0xf8>)
 80007a4:	2100      	movs	r1, #0
 80007a6:	4813      	ldr	r0, [pc, #76]	@ (80007f4 <main+0xfc>)
 80007a8:	f00d fec0 	bl	800e52c <osThreadNew>
 80007ac:	4603      	mov	r3, r0
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <main+0x100>)
 80007b0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007b2:	f00d fe95 	bl	800e4e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007b6:	bf00      	nop
 80007b8:	e7fd      	b.n	80007b6 <main+0xbe>
 80007ba:	bf00      	nop
 80007bc:	080131c0 	.word	0x080131c0
 80007c0:	48001000 	.word	0x48001000
 80007c4:	080131f4 	.word	0x080131f4
 80007c8:	08014784 	.word	0x08014784
 80007cc:	20000820 	.word	0x20000820
 80007d0:	0801479c 	.word	0x0801479c
 80007d4:	20000824 	.word	0x20000824
 80007d8:	08014718 	.word	0x08014718
 80007dc:	0800121d 	.word	0x0800121d
 80007e0:	20000814 	.word	0x20000814
 80007e4:	0801473c 	.word	0x0801473c
 80007e8:	08001285 	.word	0x08001285
 80007ec:	20000818 	.word	0x20000818
 80007f0:	08014760 	.word	0x08014760
 80007f4:	080013ad 	.word	0x080013ad
 80007f8:	2000081c 	.word	0x2000081c

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b096      	sub	sp, #88	@ 0x58
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	2244      	movs	r2, #68	@ 0x44
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f011 fbc0 	bl	8011f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	463b      	mov	r3, r7
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800081e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000822:	f005 fa8d 	bl	8005d40 <HAL_PWREx_ControlVoltageScaling>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800082c:	f000 ff26 	bl	800167c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000830:	f005 fa68 	bl	8005d04 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000834:	4b22      	ldr	r3, [pc, #136]	@ (80008c0 <SystemClock_Config+0xc4>)
 8000836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800083a:	4a21      	ldr	r2, [pc, #132]	@ (80008c0 <SystemClock_Config+0xc4>)
 800083c:	f023 0318 	bic.w	r3, r3, #24
 8000840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000844:	231c      	movs	r3, #28
 8000846:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000848:	2301      	movs	r3, #1
 800084a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800084c:	2301      	movs	r3, #1
 800084e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000850:	2301      	movs	r3, #1
 8000852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000858:	2360      	movs	r3, #96	@ 0x60
 800085a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085c:	2302      	movs	r3, #2
 800085e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000860:	2301      	movs	r3, #1
 8000862:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000864:	2301      	movs	r3, #1
 8000866:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000868:	2328      	movs	r3, #40	@ 0x28
 800086a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800086c:	2307      	movs	r3, #7
 800086e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000870:	2302      	movs	r3, #2
 8000872:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000874:	2302      	movs	r3, #2
 8000876:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	4618      	mov	r0, r3
 800087e:	f005 fb81 	bl	8005f84 <HAL_RCC_OscConfig>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000888:	f000 fef8 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088c:	230f      	movs	r3, #15
 800088e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000890:	2303      	movs	r3, #3
 8000892:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089c:	2300      	movs	r3, #0
 800089e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008a0:	463b      	mov	r3, r7
 80008a2:	2104      	movs	r1, #4
 80008a4:	4618      	mov	r0, r3
 80008a6:	f005 ff49 	bl	800673c <HAL_RCC_ClockConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80008b0:	f000 fee4 	bl	800167c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008b4:	f006 fc82 	bl	80071bc <HAL_RCCEx_EnableMSIPLLMode>
}
 80008b8:	bf00      	nop
 80008ba:	3758      	adds	r7, #88	@ 0x58
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40021000 	.word	0x40021000

080008c4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80008c8:	4b18      	ldr	r3, [pc, #96]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008ca:	4a19      	ldr	r2, [pc, #100]	@ (8000930 <MX_DFSDM1_Init+0x6c>)
 80008cc:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80008ce:	4b17      	ldr	r3, [pc, #92]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80008da:	4b14      	ldr	r3, [pc, #80]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008dc:	2202      	movs	r2, #2
 80008de:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80008e0:	4b12      	ldr	r3, [pc, #72]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80008e6:	4b11      	ldr	r3, [pc, #68]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008f2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80008f4:	4b0d      	ldr	r3, [pc, #52]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <MX_DFSDM1_Init+0x68>)
 80008fc:	2204      	movs	r2, #4
 80008fe:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <MX_DFSDM1_Init+0x68>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000906:	4b09      	ldr	r3, [pc, #36]	@ (800092c <MX_DFSDM1_Init+0x68>)
 8000908:	2201      	movs	r2, #1
 800090a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800090c:	4b07      	ldr	r3, [pc, #28]	@ (800092c <MX_DFSDM1_Init+0x68>)
 800090e:	2200      	movs	r2, #0
 8000910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000912:	4b06      	ldr	r3, [pc, #24]	@ (800092c <MX_DFSDM1_Init+0x68>)
 8000914:	2200      	movs	r2, #0
 8000916:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000918:	4804      	ldr	r0, [pc, #16]	@ (800092c <MX_DFSDM1_Init+0x68>)
 800091a:	f003 fe3b 	bl	8004594 <HAL_DFSDM_ChannelInit>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000924:	f000 feaa 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200000c8 	.word	0x200000c8
 8000930:	40016020 	.word	0x40016020

08000934 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000938:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <MX_I2C2_Init+0x74>)
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <MX_I2C2_Init+0x78>)
 800093c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800093e:	4b1a      	ldr	r3, [pc, #104]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000940:	4a1b      	ldr	r2, [pc, #108]	@ (80009b0 <MX_I2C2_Init+0x7c>)
 8000942:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000944:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094a:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <MX_I2C2_Init+0x74>)
 800094c:	2201      	movs	r2, #1
 800094e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000950:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800095c:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <MX_I2C2_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000962:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000968:	4b0f      	ldr	r3, [pc, #60]	@ (80009a8 <MX_I2C2_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800096e:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000970:	f004 fa44 	bl	8004dfc <HAL_I2C_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800097a:	f000 fe7f 	bl	800167c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097e:	2100      	movs	r1, #0
 8000980:	4809      	ldr	r0, [pc, #36]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000982:	f004 fff5 	bl	8005970 <HAL_I2CEx_ConfigAnalogFilter>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800098c:	f000 fe76 	bl	800167c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000990:	2100      	movs	r1, #0
 8000992:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <MX_I2C2_Init+0x74>)
 8000994:	f005 f837 	bl	8005a06 <HAL_I2CEx_ConfigDigitalFilter>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800099e:	f000 fe6d 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000100 	.word	0x20000100
 80009ac:	40005800 	.word	0x40005800
 80009b0:	10d19ce4 	.word	0x10d19ce4

080009b4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009ba:	4a10      	ldr	r2, [pc, #64]	@ (80009fc <MX_QUADSPI_Init+0x48>)
 80009bc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009c0:	2202      	movs	r2, #2
 80009c2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009c6:	2204      	movs	r2, #4
 80009c8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009cc:	2210      	movs	r2, #16
 80009ce:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80009d0:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009d2:	2217      	movs	r2, #23
 80009d4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009d8:	2200      	movs	r2, #0
 80009da:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009de:	2200      	movs	r2, #0
 80009e0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_QUADSPI_Init+0x44>)
 80009e4:	f005 fa12 	bl	8005e0c <HAL_QSPI_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80009ee:	f000 fe45 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000154 	.word	0x20000154
 80009fc:	a0001000 	.word	0xa0001000

08000a00 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b092      	sub	sp, #72	@ 0x48
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000a06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000a16:	2300      	movs	r3, #0
 8000a18:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	222c      	movs	r2, #44	@ 0x2c
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f011 fab5 	bl	8011f90 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a26:	4b3c      	ldr	r3, [pc, #240]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a28:	4a3c      	ldr	r2, [pc, #240]	@ (8000b1c <MX_RTC_Init+0x11c>)
 8000a2a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a32:	4b39      	ldr	r3, [pc, #228]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a34:	227f      	movs	r2, #127	@ 0x7f
 8000a36:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a38:	4b37      	ldr	r3, [pc, #220]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a3a:	22ff      	movs	r2, #255	@ 0xff
 8000a3c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a3e:	4b36      	ldr	r3, [pc, #216]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a44:	4b34      	ldr	r3, [pc, #208]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a4a:	4b33      	ldr	r3, [pc, #204]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a50:	4b31      	ldr	r3, [pc, #196]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a56:	4830      	ldr	r0, [pc, #192]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a58:	f006 fd92 	bl	8007580 <HAL_RTC_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000a62:	f000 fe0b 	bl	800167c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a80:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a84:	2201      	movs	r2, #1
 8000a86:	4619      	mov	r1, r3
 8000a88:	4823      	ldr	r0, [pc, #140]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000a8a:	f006 fe01 	bl	8007690 <HAL_RTC_SetTime>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000a94:	f000 fdf2 	bl	800167c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ab0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4817      	ldr	r0, [pc, #92]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000aba:	f006 fe86 	bl	80077ca <HAL_RTC_SetDate>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000ac4:	f000 fdda 	bl	800167c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000aec:	2301      	movs	r3, #1
 8000aee:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000af2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000af8:	1d3b      	adds	r3, r7, #4
 8000afa:	2201      	movs	r2, #1
 8000afc:	4619      	mov	r1, r3
 8000afe:	4806      	ldr	r0, [pc, #24]	@ (8000b18 <MX_RTC_Init+0x118>)
 8000b00:	f006 feea 	bl	80078d8 <HAL_RTC_SetAlarm_IT>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000b0a:	f000 fdb7 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	3748      	adds	r7, #72	@ 0x48
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000198 	.word	0x20000198
 8000b1c:	40002800 	.word	0x40002800

08000b20 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b24:	4b1b      	ldr	r3, [pc, #108]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b26:	4a1c      	ldr	r2, [pc, #112]	@ (8000b98 <MX_SPI3_Init+0x78>)
 8000b28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b32:	4b18      	ldr	r3, [pc, #96]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000b38:	4b16      	ldr	r3, [pc, #88]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b3a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000b3e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b40:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b52:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b54:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b60:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000b6c:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b6e:	2207      	movs	r2, #7
 8000b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b78:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b7a:	2208      	movs	r2, #8
 8000b7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b7e:	4805      	ldr	r0, [pc, #20]	@ (8000b94 <MX_SPI3_Init+0x74>)
 8000b80:	f007 f8f6 	bl	8007d70 <HAL_SPI_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000b8a:	f000 fd77 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200001bc 	.word	0x200001bc
 8000b98:	40003c00 	.word	0x40003c00

08000b9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000ba2:	4a15      	ldr	r2, [pc, #84]	@ (8000bf8 <MX_USART1_UART_Init+0x5c>)
 8000ba4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000ba8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bae:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_USART1_UART_Init+0x58>)
 8000be0:	f008 feb8 	bl	8009954 <HAL_UART_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000bea:	f000 fd47 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000220 	.word	0x20000220
 8000bf8:	40013800 	.word	0x40013800

08000bfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c02:	4a15      	ldr	r2, [pc, #84]	@ (8000c58 <MX_USART3_UART_Init+0x5c>)
 8000c04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c22:	220c      	movs	r2, #12
 8000c24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c2c:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c32:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_USART3_UART_Init+0x58>)
 8000c40:	f008 fe88 	bl	8009954 <HAL_UART_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000c4a:	f000 fd17 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200002a8 	.word	0x200002a8
 8000c58:	40004800 	.word	0x40004800

08000c5c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000c60:	4b14      	ldr	r3, [pc, #80]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c62:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000c66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000c68:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c6a:	2206      	movs	r2, #6
 8000c6c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000c6e:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c70:	2202      	movs	r2, #2
 8000c72:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c76:	2202      	movs	r2, #2
 8000c78:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ca0:	f004 fefd 	bl	8005a9e <HAL_PCD_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000caa:	f000 fce7 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000330 	.word	0x20000330

08000cb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cce:	4bbd      	ldr	r3, [pc, #756]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd2:	4abc      	ldr	r2, [pc, #752]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000cd4:	f043 0310 	orr.w	r3, r3, #16
 8000cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cda:	4bba      	ldr	r3, [pc, #744]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cde:	f003 0310 	and.w	r3, r3, #16
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce6:	4bb7      	ldr	r3, [pc, #732]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cea:	4ab6      	ldr	r2, [pc, #728]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000cec:	f043 0304 	orr.w	r3, r3, #4
 8000cf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf2:	4bb4      	ldr	r3, [pc, #720]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf6:	f003 0304 	and.w	r3, r3, #4
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	4bb1      	ldr	r3, [pc, #708]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	4ab0      	ldr	r2, [pc, #704]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0a:	4bae      	ldr	r3, [pc, #696]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	60bb      	str	r3, [r7, #8]
 8000d14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d16:	4bab      	ldr	r3, [pc, #684]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	4aaa      	ldr	r2, [pc, #680]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d1c:	f043 0302 	orr.w	r3, r3, #2
 8000d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d22:	4ba8      	ldr	r3, [pc, #672]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d2e:	4ba5      	ldr	r3, [pc, #660]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d32:	4aa4      	ldr	r2, [pc, #656]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d34:	f043 0308 	orr.w	r3, r3, #8
 8000d38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3a:	4ba2      	ldr	r3, [pc, #648]	@ (8000fc4 <MX_GPIO_Init+0x30c>)
 8000d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3e:	f003 0308 	and.w	r3, r3, #8
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000d4c:	489e      	ldr	r0, [pc, #632]	@ (8000fc8 <MX_GPIO_Init+0x310>)
 8000d4e:	f004 f825 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000d58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d5c:	f004 f81e 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000d60:	2200      	movs	r2, #0
 8000d62:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000d66:	4899      	ldr	r0, [pc, #612]	@ (8000fcc <MX_GPIO_Init+0x314>)
 8000d68:	f004 f818 	bl	8004d9c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000d72:	4897      	ldr	r0, [pc, #604]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000d74:	f004 f812 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d7e:	4894      	ldr	r0, [pc, #592]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000d80:	f004 f80c 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000d8a:	4892      	ldr	r0, [pc, #584]	@ (8000fd4 <MX_GPIO_Init+0x31c>)
 8000d8c:	f004 f806 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2120      	movs	r1, #32
 8000d94:	488d      	ldr	r0, [pc, #564]	@ (8000fcc <MX_GPIO_Init+0x314>)
 8000d96:	f004 f801 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	488a      	ldr	r0, [pc, #552]	@ (8000fc8 <MX_GPIO_Init+0x310>)
 8000da0:	f003 fffc 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000da4:	f240 1315 	movw	r3, #277	@ 0x115
 8000da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4882      	ldr	r0, [pc, #520]	@ (8000fc8 <MX_GPIO_Init+0x310>)
 8000dbe:	f003 fd37 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000dc2:	236a      	movs	r3, #106	@ 0x6a
 8000dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	487c      	ldr	r0, [pc, #496]	@ (8000fc8 <MX_GPIO_Init+0x310>)
 8000dd8:	f003 fd2a 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8000ddc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000de2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	4878      	ldr	r0, [pc, #480]	@ (8000fd4 <MX_GPIO_Init+0x31c>)
 8000df4:	f003 fd1c 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000df8:	233f      	movs	r3, #63	@ 0x3f
 8000dfa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dfc:	230b      	movs	r3, #11
 8000dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4872      	ldr	r0, [pc, #456]	@ (8000fd4 <MX_GPIO_Init+0x31c>)
 8000e0c:	f003 fd10 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000e10:	2303      	movs	r3, #3
 8000e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e20:	2308      	movs	r3, #8
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e2e:	f003 fcff 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000e32:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000e36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e4e:	f003 fcef 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000e52:	2308      	movs	r3, #8
 8000e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e62:	2301      	movs	r3, #1
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f003 fcde 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000e74:	2310      	movs	r3, #16
 8000e76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e78:	230b      	movs	r3, #11
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e8a:	f003 fcd1 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000e8e:	23e0      	movs	r3, #224	@ 0xe0
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e9e:	2305      	movs	r3, #5
 8000ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eac:	f003 fcc0 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eb4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4841      	ldr	r0, [pc, #260]	@ (8000fcc <MX_GPIO_Init+0x314>)
 8000ec6:	f003 fcb3 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ece:	230b      	movs	r3, #11
 8000ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4619      	mov	r1, r3
 8000edc:	483b      	ldr	r0, [pc, #236]	@ (8000fcc <MX_GPIO_Init+0x314>)
 8000ede:	f003 fca7 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000ee2:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000ee6:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4834      	ldr	r0, [pc, #208]	@ (8000fcc <MX_GPIO_Init+0x314>)
 8000efc:	f003 fc98 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000f00:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000f04:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f06:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	482e      	ldr	r0, [pc, #184]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000f18:	f003 fc8a 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000f1c:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	4826      	ldr	r0, [pc, #152]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000f36:	f003 fc7b 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000f3a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4c:	f107 0314 	add.w	r3, r7, #20
 8000f50:	4619      	mov	r1, r3
 8000f52:	4820      	ldr	r0, [pc, #128]	@ (8000fd4 <MX_GPIO_Init+0x31c>)
 8000f54:	f003 fc6c 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000f58:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000f5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f5e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4819      	ldr	r0, [pc, #100]	@ (8000fd4 <MX_GPIO_Init+0x31c>)
 8000f70:	f003 fc5e 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000f74:	2302      	movs	r3, #2
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f80:	2303      	movs	r3, #3
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f84:	2305      	movs	r3, #5
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4810      	ldr	r0, [pc, #64]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000f90:	f003 fc4e 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000f94:	2378      	movs	r3, #120	@ 0x78
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fa4:	2307      	movs	r3, #7
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	4619      	mov	r1, r3
 8000fae:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <MX_GPIO_Init+0x318>)
 8000fb0:	f003 fc3e 	bl	8004830 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000fb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fba:	2312      	movs	r3, #18
 8000fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e00a      	b.n	8000fd8 <MX_GPIO_Init+0x320>
 8000fc2:	bf00      	nop
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	48001000 	.word	0x48001000
 8000fcc:	48000400 	.word	0x48000400
 8000fd0:	48000c00 	.word	0x48000c00
 8000fd4:	48000800 	.word	0x48000800
 8000fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fde:	2304      	movs	r3, #4
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	480f      	ldr	r0, [pc, #60]	@ (8001028 <MX_GPIO_Init+0x370>)
 8000fea:	f003 fc21 	bl	8004830 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2105      	movs	r1, #5
 8000ff2:	2007      	movs	r0, #7
 8000ff4:	f003 fa96 	bl	8004524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000ff8:	2007      	movs	r0, #7
 8000ffa:	f003 faaf 	bl	800455c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2105      	movs	r1, #5
 8001002:	2017      	movs	r0, #23
 8001004:	f003 fa8e 	bl	8004524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001008:	2017      	movs	r0, #23
 800100a:	f003 faa7 	bl	800455c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	2105      	movs	r1, #5
 8001012:	2028      	movs	r0, #40	@ 0x28
 8001014:	f003 fa86 	bl	8004524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001018:	2028      	movs	r0, #40	@ 0x28
 800101a:	f003 fa9f 	bl	800455c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800101e:	bf00      	nop
 8001020:	3728      	adds	r7, #40	@ 0x28
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	48000400 	.word	0x48000400

0800102c <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e009      	b.n	8001052 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	60ba      	str	r2, [r7, #8]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fab0 	bl	80005ac <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	429a      	cmp	r2, r3
 8001058:	dbf1      	blt.n	800103e <_write+0x12>
	}
	return len;
 800105a:	687b      	ldr	r3, [r7, #4]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001068:	4802      	ldr	r0, [pc, #8]	@ (8001074 <SPI3_IRQHandler+0x10>)
 800106a:	f007 fc7f 	bl	800896c <HAL_SPI_IRQHandler>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000c74 	.word	0x20000c74

08001078 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001082:	88fb      	ldrh	r3, [r7, #6]
 8001084:	2b02      	cmp	r3, #2
 8001086:	d003      	beq.n	8001090 <HAL_GPIO_EXTI_Callback+0x18>
 8001088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_EXTI_Callback+0x1e>
      osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
      break;
    }
    default:
    {
      break;
 800108e:	e009      	b.n	80010a4 <HAL_GPIO_EXTI_Callback+0x2c>
      SPI_WIFI_ISR();
 8001090:	f002 fc9a 	bl	80039c8 <SPI_WIFI_ISR>
      break;
 8001094:	e006      	b.n	80010a4 <HAL_GPIO_EXTI_Callback+0x2c>
      osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 8001096:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <HAL_GPIO_EXTI_Callback+0x34>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2101      	movs	r1, #1
 800109c:	4618      	mov	r0, r3
 800109e:	f00d fad7 	bl	800e650 <osThreadFlagsSet>
      break;
 80010a2:	bf00      	nop
    }
  }
}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	2000081c 	.word	0x2000081c

080010b0 <now_ms>:
*/


/* Timestamp simple (ms desde arranque) */
static uint32_t now_ms(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  return (uint32_t)HAL_GetTick();
 80010b4:	f003 f92a 	bl	800430c <HAL_GetTick>
 80010b8:	4603      	mov	r3, r0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <send_mqtt_msg>:

static void send_mqtt_msg(const char *topic, const char *payload)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	f5ad 6d85 	sub.w	sp, sp, #1064	@ 0x428
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80010cc:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80010d0:	6018      	str	r0, [r3, #0]
 80010d2:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80010d6:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80010da:	6019      	str	r1, [r3, #0]
  MqttMsg_t m;
  memset(&m, 0, sizeof(m));
 80010dc:	f107 0308 	add.w	r3, r7, #8
 80010e0:	f44f 6284 	mov.w	r2, #1056	@ 0x420
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f010 ff52 	bl	8011f90 <memset>
  strncpy(m.topic, topic, MSG_TOPIC_SIZE - 1);
 80010ec:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80010f0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80010f4:	f107 0008 	add.w	r0, r7, #8
 80010f8:	221f      	movs	r2, #31
 80010fa:	6819      	ldr	r1, [r3, #0]
 80010fc:	f010 ff50 	bl	8011fa0 <strncpy>
  m.topic[MSG_TOPIC_SIZE - 1] = '\0';
 8001100:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001104:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001108:	2200      	movs	r2, #0
 800110a:	77da      	strb	r2, [r3, #31]

  strncpy(m.payload, payload, MSG_PAYLOAD_SIZE - 1);
 800110c:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001110:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001114:	f107 0208 	add.w	r2, r7, #8
 8001118:	f102 0020 	add.w	r0, r2, #32
 800111c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001120:	6819      	ldr	r1, [r3, #0]
 8001122:	f010 ff3d 	bl	8011fa0 <strncpy>
  m.payload[MSG_PAYLOAD_SIZE - 1] = '\0';
 8001126:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800112a:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 800112e:	2200      	movs	r2, #0
 8001130:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
  (void)osMessageQueuePut(qMqttTxHandle, &m, 0, 0);
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <send_mqtt_msg+0x90>)
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	f107 0108 	add.w	r1, r7, #8
 800113c:	2300      	movs	r3, #0
 800113e:	2200      	movs	r2, #0
 8001140:	f00d fc22 	bl	800e988 <osMessageQueuePut>
}
 8001144:	bf00      	nop
 8001146:	f507 6785 	add.w	r7, r7, #1064	@ 0x428
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000820 	.word	0x20000820

08001154 <build_payload_block>:

static void build_payload_block(char *dst, size_t dst_sz,
                                uint32_t t0_ms, uint16_t fs_hz,
                                uint16_t seq, uint16_t total,
                                const int16_t *z, uint16_t n)
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b08b      	sub	sp, #44	@ 0x2c
 8001158:	af04      	add	r7, sp, #16
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
 8001160:	807b      	strh	r3, [r7, #2]
  // JSON compacto y fragmentado:
  // {"t0":123,"fs":52,"s":0,"n":16,"z":[...]}
  size_t off = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
  off += (size_t)snprintf(dst + off, dst_sz - off,
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	18d0      	adds	r0, r2, r3
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	1ad4      	subs	r4, r2, r3
 8001172:	887b      	ldrh	r3, [r7, #2]
 8001174:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001176:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8001178:	9102      	str	r1, [sp, #8]
 800117a:	9201      	str	r2, [sp, #4]
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a22      	ldr	r2, [pc, #136]	@ (800120c <build_payload_block+0xb8>)
 8001182:	4621      	mov	r1, r4
 8001184:	f010 fdaa 	bl	8011cdc <sniprintf>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	4413      	add	r3, r2
 8001190:	617b      	str	r3, [r7, #20]
                          "{\"t0\":%lu,\"fs\":%u,\"s\":%u,\"n\":%u,\"z\":[",
                          (unsigned long)t0_ms, fs_hz, seq, total);

  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	827b      	strh	r3, [r7, #18]
 8001196:	e01c      	b.n	80011d2 <build_payload_block+0x7e>
  {
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	18d0      	adds	r0, r2, r3
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	1ad1      	subs	r1, r2, r3
 80011a4:	8a7b      	ldrh	r3, [r7, #18]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <build_payload_block+0x5a>
 80011aa:	4c19      	ldr	r4, [pc, #100]	@ (8001210 <build_payload_block+0xbc>)
 80011ac:	e000      	b.n	80011b0 <build_payload_block+0x5c>
 80011ae:	4c19      	ldr	r4, [pc, #100]	@ (8001214 <build_payload_block+0xc0>)
                            (i == 0) ? "%d" : ",%d", (int)z[i]);
 80011b0:	8a7b      	ldrh	r3, [r7, #18]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011b6:	4413      	add	r3, r2
 80011b8:	f9b3 3000 	ldrsh.w	r3, [r3]
    off += (size_t)snprintf(dst + off, dst_sz - off,
 80011bc:	4622      	mov	r2, r4
 80011be:	f010 fd8d 	bl	8011cdc <sniprintf>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	4413      	add	r3, r2
 80011ca:	617b      	str	r3, [r7, #20]
  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 80011cc:	8a7b      	ldrh	r3, [r7, #18]
 80011ce:	3301      	adds	r3, #1
 80011d0:	827b      	strh	r3, [r7, #18]
 80011d2:	8a7a      	ldrh	r2, [r7, #18]
 80011d4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d203      	bcs.n	80011e2 <build_payload_block+0x8e>
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	429a      	cmp	r2, r3
 80011e0:	d3da      	bcc.n	8001198 <build_payload_block+0x44>
  }

  (void)snprintf(dst + off, (off < dst_sz) ? (dst_sz - off) : 0, "]}");
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	18d0      	adds	r0, r2, r3
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d203      	bcs.n	80011f8 <build_payload_block+0xa4>
 80011f0:	68ba      	ldr	r2, [r7, #8]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	e000      	b.n	80011fa <build_payload_block+0xa6>
 80011f8:	2300      	movs	r3, #0
 80011fa:	4a07      	ldr	r2, [pc, #28]	@ (8001218 <build_payload_block+0xc4>)
 80011fc:	4619      	mov	r1, r3
 80011fe:	f010 fd6d 	bl	8011cdc <sniprintf>
}
 8001202:	bf00      	nop
 8001204:	371c      	adds	r7, #28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd90      	pop	{r4, r7, pc}
 800120a:	bf00      	nop
 800120c:	0801322c 	.word	0x0801322c
 8001210:	08013254 	.word	0x08013254
 8001214:	08013258 	.word	0x08013258
 8001218:	0801325c 	.word	0x0801325c

0800121c <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8001224:	4812      	ldr	r0, [pc, #72]	@ (8001270 <StartWifiTask+0x54>)
 8001226:	f010 fd51 	bl	8011ccc <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <StartWifiTask+0x58>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d117      	bne.n	8001264 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8001234:	4810      	ldr	r0, [pc, #64]	@ (8001278 <StartWifiTask+0x5c>)
 8001236:	f010 fd49 	bl	8011ccc <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 800123a:	f7ff fa17 	bl	800066c <wifi_connect>
 800123e:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d106      	bne.n	8001254 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 8001246:	480d      	ldr	r0, [pc, #52]	@ (800127c <StartWifiTask+0x60>)
 8001248:	f010 fd40 	bl	8011ccc <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 800124c:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <StartWifiTask+0x58>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
 8001252:	e7ea      	b.n	800122a <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 8001254:	480a      	ldr	r0, [pc, #40]	@ (8001280 <StartWifiTask+0x64>)
 8001256:	f010 fd39 	bl	8011ccc <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 800125a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800125e:	f00d fb04 	bl	800e86a <osDelay>
 8001262:	e7e2      	b.n	800122a <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 8001264:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001268:	f00d faff 	bl	800e86a <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 800126c:	e7dd      	b.n	800122a <StartWifiTask+0xe>
 800126e:	bf00      	nop
 8001270:	08013260 	.word	0x08013260
 8001274:	20000828 	.word	0x20000828
 8001278:	08013280 	.word	0x08013280
 800127c:	080132a8 	.word	0x080132a8
 8001280:	080132c4 	.word	0x080132c4

08001284 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	f5ad 6d93 	sub.w	sp, sp, #1176	@ 0x498
 800128a:	af00      	add	r7, sp, #0
 800128c:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8001290:	f2a3 4394 	subw	r3, r3, #1172	@ 0x494
 8001294:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 8001296:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 80012a0:	4838      	ldr	r0, [pc, #224]	@ (8001384 <MQTT_TaskFun+0x100>)
 80012a2:	f010 fd13 	bl	8011ccc <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 80012a6:	e003      	b.n	80012b0 <MQTT_TaskFun+0x2c>
			osDelay(pdMS_TO_TICKS(500));
 80012a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012ac:	f00d fadd 	bl	800e86a <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 80012b0:	4b35      	ldr	r3, [pc, #212]	@ (8001388 <MQTT_TaskFun+0x104>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d0f6      	beq.n	80012a8 <MQTT_TaskFun+0x24>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 80012ba:	4834      	ldr	r0, [pc, #208]	@ (800138c <MQTT_TaskFun+0x108>)
 80012bc:	f010 fd06 	bl	8011ccc <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 80012c0:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f9df 	bl	8001688 <prvConnectToServer>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 80012d0:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d007      	beq.n	80012e8 <MQTT_TaskFun+0x64>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 80012d8:	482d      	ldr	r0, [pc, #180]	@ (8001390 <MQTT_TaskFun+0x10c>)
 80012da:	f010 fcf7 	bl	8011ccc <puts>
			osDelay(pdMS_TO_TICKS(2000));
 80012de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012e2:	f00d fac2 	bl	800e86a <osDelay>
			continue;
 80012e6:	e04c      	b.n	8001382 <MQTT_TaskFun+0xfe>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 80012e8:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 80012ec:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80012f0:	4611      	mov	r1, r2
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 fa14 	bl	8001720 <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 80012f8:	4826      	ldr	r0, [pc, #152]	@ (8001394 <MQTT_TaskFun+0x110>)
 80012fa:	f010 fce7 	bl	8011ccc <puts>
		  NET_MQTT_OK = 1;
 80012fe:	4b26      	ldr	r3, [pc, #152]	@ (8001398 <MQTT_TaskFun+0x114>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 8001304:	e02e      	b.n	8001364 <MQTT_TaskFun+0xe0>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <MQTT_TaskFun+0x118>)
 8001308:	6818      	ldr	r0, [r3, #0]
 800130a:	f107 0108 	add.w	r1, r7, #8
 800130e:	2364      	movs	r3, #100	@ 0x64
 8001310:	2200      	movs	r2, #0
 8001312:	f00d fb99 	bl	800ea48 <osMessageQueueGet>
 8001316:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490

			if (qStatus == osOK)
 800131a:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 800131e:	2b00      	cmp	r3, #0
 8001320:	d110      	bne.n	8001344 <MQTT_TaskFun+0xc0>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	4619      	mov	r1, r3
 8001328:	481d      	ldr	r0, [pc, #116]	@ (80013a0 <MQTT_TaskFun+0x11c>)
 800132a:	f010 fc67 	bl	8011bfc <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 800132e:	f107 0308 	add.w	r3, r7, #8
 8001332:	f103 0220 	add.w	r2, r3, #32
 8001336:	f107 0108 	add.w	r1, r7, #8
 800133a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fa6e 	bl	8001820 <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 8001344:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001348:	4618      	mov	r0, r3
 800134a:	f00b f8d1 	bl	800c4f0 <MQTT_ProcessLoop>
 800134e:	4603      	mov	r3, r0
 8001350:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f

			if (xStat != MQTTSuccess)
 8001354:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <MQTT_TaskFun+0xe0>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 800135c:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <MQTT_TaskFun+0x120>)
 800135e:	f010 fcb5 	bl	8011ccc <puts>
				 break;
 8001362:	e004      	b.n	800136e <MQTT_TaskFun+0xea>
		  while (WIFI_IS_CONNECTED == 1)
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <MQTT_TaskFun+0x104>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b01      	cmp	r3, #1
 800136c:	d0cb      	beq.n	8001306 <MQTT_TaskFun+0x82>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <MQTT_TaskFun+0x114>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <MQTT_TaskFun+0x124>)
 8001376:	f010 fca9 	bl	8011ccc <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 800137a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800137e:	f00d fa74 	bl	800e86a <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 8001382:	e795      	b.n	80012b0 <MQTT_TaskFun+0x2c>
 8001384:	080132f8 	.word	0x080132f8
 8001388:	20000828 	.word	0x20000828
 800138c:	08013318 	.word	0x08013318
 8001390:	08013338 	.word	0x08013338
 8001394:	0801335c 	.word	0x0801335c
 8001398:	20000829 	.word	0x20000829
 800139c:	20000820 	.word	0x20000820
 80013a0:	08013380 	.word	0x08013380
 80013a4:	080133a0 	.word	0x080133a0
 80013a8:	080133cc 	.word	0x080133cc

080013ac <Accel_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Accel_Task_Func */
void Accel_Task_Func(void *argument)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 80013b2:	af04      	add	r7, sp, #16
 80013b4:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 80013b8:	f2a3 43b4 	subw	r3, r3, #1204	@ 0x4b4
 80013bc:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Accel_Task_Func */
  printf("[ACC] Task start (FIFO)\r\n");
 80013be:	4898      	ldr	r0, [pc, #608]	@ (8001620 <Accel_Task_Func+0x274>)
 80013c0:	f010 fc84 	bl	8011ccc <puts>

  if (BSP_ACCELERO_Init() != ACCELERO_OK)
 80013c4:	f002 fe7c 	bl	80040c0 <BSP_ACCELERO_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d007      	beq.n	80013de <Accel_Task_Func+0x32>
  {
    printf("[ACC] Init FAIL\r\n");
 80013ce:	4895      	ldr	r0, [pc, #596]	@ (8001624 <Accel_Task_Func+0x278>)
 80013d0:	f010 fc7c 	bl	8011ccc <puts>
    for(;;) osDelay(1000);
 80013d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013d8:	f00d fa47 	bl	800e86a <osDelay>
 80013dc:	e7fa      	b.n	80013d4 <Accel_Task_Func+0x28>
  }
  printf("[ACC] After Init\r\n");
 80013de:	4892      	ldr	r0, [pc, #584]	@ (8001628 <Accel_Task_Func+0x27c>)
 80013e0:	f010 fc74 	bl	8011ccc <puts>

  uint8_t continuous = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7

  /* Infinite loop */
  for (;;)
  {
    uint32_t flags = osThreadFlagsWait(NOTE_RTC_WAKEUP | NOTE_CMD_RX,
 80013ea:	f04f 32ff 	mov.w	r2, #4294967295
 80013ee:	2100      	movs	r1, #0
 80013f0:	2005      	movs	r0, #5
 80013f2:	f00d f9b9 	bl	800e768 <osThreadFlagsWait>
 80013f6:	f8c7 04a8 	str.w	r0, [r7, #1192]	@ 0x4a8
                                       osFlagsWaitAny,
                                       osWaitForever);

    if (flags & NOTE_CMD_RX)
 80013fa:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	2b00      	cmp	r3, #0
 8001404:	d023      	beq.n	800144e <Accel_Task_Func+0xa2>
    {
      uint8_t cmd;
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 8001406:	e017      	b.n	8001438 <Accel_Task_Func+0x8c>
      {
        if (cmd == CMD_START_CONTINUOUS) continuous = 1;
 8001408:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 800140c:	2b01      	cmp	r3, #1
 800140e:	d102      	bne.n	8001416 <Accel_Task_Func+0x6a>
 8001410:	2301      	movs	r3, #1
 8001412:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_STOP_CONTINUOUS)  continuous = 0;
 8001416:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 800141a:	2b02      	cmp	r3, #2
 800141c:	d102      	bne.n	8001424 <Accel_Task_Func+0x78>
 800141e:	2300      	movs	r3, #0
 8001420:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_FORCE_READ) osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 8001424:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 8001428:	2b03      	cmp	r3, #3
 800142a:	d105      	bne.n	8001438 <Accel_Task_Func+0x8c>
 800142c:	4b7f      	ldr	r3, [pc, #508]	@ (800162c <Accel_Task_Func+0x280>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2101      	movs	r1, #1
 8001432:	4618      	mov	r0, r3
 8001434:	f00d f90c 	bl	800e650 <osThreadFlagsSet>
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 8001438:	4b7d      	ldr	r3, [pc, #500]	@ (8001630 <Accel_Task_Func+0x284>)
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	f207 4195 	addw	r1, r7, #1173	@ 0x495
 8001440:	2300      	movs	r3, #0
 8001442:	2200      	movs	r2, #0
 8001444:	f00d fb00 	bl	800ea48 <osMessageQueueGet>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0dc      	beq.n	8001408 <Accel_Task_Func+0x5c>
      }
    }

    if (!(flags & NOTE_RTC_WAKEUP))
 800144e:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 80df 	beq.w	800161a <Accel_Task_Func+0x26e>
      continue;

    const uint16_t target       = continuous ? ACC_CONT_SAMPLES : ACC_BLOCK_SAMPLES; // 1024 o 64
 800145c:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 8001460:	2b00      	cmp	r3, #0
 8001462:	d002      	beq.n	800146a <Accel_Task_Func+0xbe>
 8001464:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001468:	e000      	b.n	800146c <Accel_Task_Func+0xc0>
 800146a:	2340      	movs	r3, #64	@ 0x40
 800146c:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
    const uint16_t total_chunks = (uint16_t)(target / ACC_BLOCK_SAMPLES);            // 16 o 1
 8001470:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 8001474:	099b      	lsrs	r3, r3, #6
 8001476:	f8a7 34a4 	strh.w	r3, [r7, #1188]	@ 0x4a4
    const uint16_t watermark_samples = ACC_BLOCK_SAMPLES;                            // 64
 800147a:	2340      	movs	r3, #64	@ 0x40
 800147c:	f8a7 34a2 	strh.w	r3, [r7, #1186]	@ 0x4a2
    const uint16_t watermark_words   = watermark_samples * 3;                        // 192 words
 8001480:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 8001484:	461a      	mov	r2, r3
 8001486:	0052      	lsls	r2, r2, #1
 8001488:	4413      	add	r3, r2
 800148a:	f8a7 34a0 	strh.w	r3, [r7, #1184]	@ 0x4a0

    printf("[ACC] Capture start FIFO mode=%s target=%u\r\n",
 800148e:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <Accel_Task_Func+0xee>
 8001496:	4b67      	ldr	r3, [pc, #412]	@ (8001634 <Accel_Task_Func+0x288>)
 8001498:	e000      	b.n	800149c <Accel_Task_Func+0xf0>
 800149a:	4b67      	ldr	r3, [pc, #412]	@ (8001638 <Accel_Task_Func+0x28c>)
 800149c:	f8b7 24a6 	ldrh.w	r2, [r7, #1190]	@ 0x4a6
 80014a0:	4619      	mov	r1, r3
 80014a2:	4866      	ldr	r0, [pc, #408]	@ (800163c <Accel_Task_Func+0x290>)
 80014a4:	f010 fbaa 	bl	8011bfc <iprintf>
           continuous ? "CONT" : "NORMAL", target);

    // Reconfig FIFO
    LSM6DSL_FifoReset();
 80014a8:	f002 fbb4 	bl	8003c14 <LSM6DSL_FifoReset>
    LSM6DSL_FifoConfig(watermark_samples);
 80014ac:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 80014b0:	4618      	mov	r0, r3
 80014b2:	f002 fc23 	bl	8003cfc <LSM6DSL_FifoConfig>

    // Limpia flag viejo por si hubo un INT justo al configurar
    (void)osThreadFlagsClear(NOTE_ACCEL_FIFO);
 80014b6:	2002      	movs	r0, #2
 80014b8:	f00d f918 	bl	800e6ec <osThreadFlagsClear>

    const uint32_t t0_ms = now_ms();
 80014bc:	f7ff fdf8 	bl	80010b0 <now_ms>
 80014c0:	f8c7 049c 	str.w	r0, [r7, #1180]	@ 0x49c

    int16_t z_block_mg[ACC_BLOCK_SAMPLES];
    uint16_t block_fill = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
    uint16_t collected  = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2
    uint16_t seq        = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0

    while (collected < target)
 80014d6:	e08e      	b.n	80015f6 <Accel_Task_Func+0x24a>
    {
      // Espera evento FIFO… pero con fallback si se perdió el flanco
      uint32_t r = osThreadFlagsWait(NOTE_ACCEL_FIFO, osFlagsWaitAny, 1500);
 80014d8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80014dc:	2100      	movs	r1, #0
 80014de:	2002      	movs	r0, #2
 80014e0:	f00d f942 	bl	800e768 <osThreadFlagsWait>
 80014e4:	f8c7 0498 	str.w	r0, [r7, #1176]	@ 0x498

      // Lee nivel actual de FIFO
      uint16_t level_words = LSM6DSL_FifoGetLevelWords();
 80014e8:	f002 fbba 	bl	8003c60 <LSM6DSL_FifoGetLevelWords>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

      // Si no llegó interrupción, pero ya hay >= watermark, seguimos igual
      if (r == (uint32_t)osErrorTimeout)
 80014f2:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 80014f6:	f113 0f02 	cmn.w	r3, #2
 80014fa:	d172      	bne.n	80015e2 <Accel_Task_Func+0x236>
      {
        if (level_words < watermark_words)
 80014fc:	f8b7 24ae 	ldrh.w	r2, [r7, #1198]	@ 0x4ae
 8001500:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 8001504:	429a      	cmp	r2, r3
 8001506:	d208      	bcs.n	800151a <Accel_Task_Func+0x16e>
        {
          printf("[ACC] TIMEOUT FIFO event, level_words=%u (<%u)\r\n",
 8001508:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 800150c:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	@ 0x4a0
 8001510:	4619      	mov	r1, r3
 8001512:	484b      	ldr	r0, [pc, #300]	@ (8001640 <Accel_Task_Func+0x294>)
 8001514:	f010 fb72 	bl	8011bfc <iprintf>
                 (unsigned)level_words, (unsigned)watermark_words);
          continue; // seguimos esperando (sin polling agresivo)
 8001518:	e06d      	b.n	80015f6 <Accel_Task_Func+0x24a>
        }
        // si >= watermark: procesamos aunque no entró ISR
        printf("[ACC] Missed INT? level_words=%u (>= watermark)\r\n",
 800151a:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 800151e:	4619      	mov	r1, r3
 8001520:	4848      	ldr	r0, [pc, #288]	@ (8001644 <Accel_Task_Func+0x298>)
 8001522:	f010 fb6b 	bl	8011bfc <iprintf>
               (unsigned)level_words);
      }

      // Consumimos FIFO mientras haya al menos 1 muestra (3 words)
      while (level_words >= 3 && collected < target)
 8001526:	e05c      	b.n	80015e2 <Accel_Task_Func+0x236>
      {
        int16_t x_raw, y_raw, z_raw;
        LSM6DSL_FifoReadXYZRaw(&x_raw, &y_raw, &z_raw);
 8001528:	f207 428e 	addw	r2, r7, #1166	@ 0x48e
 800152c:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 8001530:	f207 4392 	addw	r3, r7, #1170	@ 0x492
 8001534:	4618      	mov	r0, r3
 8001536:	f002 fbb2 	bl	8003c9e <LSM6DSL_FifoReadXYZRaw>
        level_words -= 3;
 800153a:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 800153e:	3b03      	subs	r3, #3
 8001540:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

        // FS=2G en tu FifoConfig -> mg = raw * 0.061
        int16_t z_mg = (int16_t)((float)z_raw * LSM6DSL_ACC_SENSITIVITY_2G);
 8001544:	f9b7 348e 	ldrsh.w	r3, [r7, #1166]	@ 0x48e
 8001548:	ee07 3a90 	vmov	s15, r3
 800154c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001550:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001648 <Accel_Task_Func+0x29c>
 8001554:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001558:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800155c:	ee17 3a90 	vmov	r3, s15
 8001560:	f8a7 3496 	strh.w	r3, [r7, #1174]	@ 0x496

        z_block_mg[block_fill++] = z_mg;
 8001564:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	f8a7 24b4 	strh.w	r2, [r7, #1204]	@ 0x4b4
 800156e:	4619      	mov	r1, r3
 8001570:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 8001574:	f2a3 43ac 	subw	r3, r3, #1196	@ 0x4ac
 8001578:	f8b7 2496 	ldrh.w	r2, [r7, #1174]	@ 0x496
 800157c:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
        collected++;
 8001580:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 8001584:	3301      	adds	r3, #1
 8001586:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2

        if (block_fill == ACC_BLOCK_SAMPLES)
 800158a:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 800158e:	2b40      	cmp	r3, #64	@ 0x40
 8001590:	d127      	bne.n	80015e2 <Accel_Task_Func+0x236>
        {
          char payload[MSG_PAYLOAD_SIZE];

          build_payload_block(payload, sizeof(payload),
 8001592:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8001596:	2340      	movs	r3, #64	@ 0x40
 8001598:	9303      	str	r3, [sp, #12]
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	9302      	str	r3, [sp, #8]
 80015a0:	f8b7 34a4 	ldrh.w	r3, [r7, #1188]	@ 0x4a4
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2334      	movs	r3, #52	@ 0x34
 80015ae:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 80015b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015b6:	f7ff fdcd 	bl	8001154 <build_payload_block>
                              t0_ms, ACC_FS_HZ,
                              seq, total_chunks,
                              z_block_mg, ACC_BLOCK_SAMPLES);

          printf("[ACC][JSON] %s\r\n", payload);
 80015ba:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80015be:	4619      	mov	r1, r3
 80015c0:	4822      	ldr	r0, [pc, #136]	@ (800164c <Accel_Task_Func+0x2a0>)
 80015c2:	f010 fb1b 	bl	8011bfc <iprintf>

          send_mqtt_msg(TOPIC_PUB_ACCEL_PREFIX, payload);
 80015c6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80015ca:	4619      	mov	r1, r3
 80015cc:	4820      	ldr	r0, [pc, #128]	@ (8001650 <Accel_Task_Func+0x2a4>)
 80015ce:	f7ff fd77 	bl	80010c0 <send_mqtt_msg>

          seq++;
 80015d2:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 80015d6:	3301      	adds	r3, #1
 80015d8:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0
          block_fill = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
      while (level_words >= 3 && collected < target)
 80015e2:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d905      	bls.n	80015f6 <Accel_Task_Func+0x24a>
 80015ea:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 80015ee:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d398      	bcc.n	8001528 <Accel_Task_Func+0x17c>
    while (collected < target)
 80015f6:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 80015fa:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 80015fe:	429a      	cmp	r2, r3
 8001600:	f4ff af6a 	bcc.w	80014d8 <Accel_Task_Func+0x12c>
        }
      }
    }

    LSM6DSL_FifoReset();
 8001604:	f002 fb06 	bl	8003c14 <LSM6DSL_FifoReset>
    printf("[ACC] Done FIFO. collected=%u chunks=%u\r\n",
 8001608:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 800160c:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	@ 0x4b0
 8001610:	4619      	mov	r1, r3
 8001612:	4810      	ldr	r0, [pc, #64]	@ (8001654 <Accel_Task_Func+0x2a8>)
 8001614:	f010 faf2 	bl	8011bfc <iprintf>
 8001618:	e6e7      	b.n	80013ea <Accel_Task_Func+0x3e>
      continue;
 800161a:	bf00      	nop
  {
 800161c:	e6e5      	b.n	80013ea <Accel_Task_Func+0x3e>
 800161e:	bf00      	nop
 8001620:	080133f8 	.word	0x080133f8
 8001624:	08013414 	.word	0x08013414
 8001628:	08013428 	.word	0x08013428
 800162c:	2000081c 	.word	0x2000081c
 8001630:	20000824 	.word	0x20000824
 8001634:	0801343c 	.word	0x0801343c
 8001638:	08013444 	.word	0x08013444
 800163c:	0801344c 	.word	0x0801344c
 8001640:	0801347c 	.word	0x0801347c
 8001644:	080134b0 	.word	0x080134b0
 8001648:	3d79db23 	.word	0x3d79db23
 800164c:	080134e4 	.word	0x080134e4
 8001650:	080134f8 	.word	0x080134f8
 8001654:	08013508 	.word	0x08013508

08001658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d101      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800166a:	f002 fe3b 	bl	80042e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40001000 	.word	0x40001000

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af02      	add	r7, sp, #8
 800168e:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001690:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <prvConnectToServer+0x84>)
 8001692:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001694:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001698:	491d      	ldr	r1, [pc, #116]	@ (8001710 <prvConnectToServer+0x88>)
 800169a:	481e      	ldr	r0, [pc, #120]	@ (8001714 <prvConnectToServer+0x8c>)
 800169c:	f010 faae 	bl	8011bfc <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	2200      	movs	r2, #0
 80016a6:	9201      	str	r2, [sp, #4]
 80016a8:	f240 725b 	movw	r2, #1883	@ 0x75b
 80016ac:	9200      	str	r2, [sp, #0]
 80016ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001718 <prvConnectToServer+0x90>)
 80016b0:	2100      	movs	r1, #0
 80016b2:	2000      	movs	r0, #0
 80016b4:	f002 fdc4 	bl	8004240 <WIFI_OpenClientConnection>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 80016bc:	7bbb      	ldrb	r3, [r7, #14]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00c      	beq.n	80016dc <prvConnectToServer+0x54>
 80016c2:	7bbb      	ldrb	r3, [r7, #14]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d009      	beq.n	80016dc <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 80016c8:	7bbb      	ldrb	r3, [r7, #14]
 80016ca:	4619      	mov	r1, r3
 80016cc:	4813      	ldr	r0, [pc, #76]	@ (800171c <prvConnectToServer+0x94>)
 80016ce:	f010 fa95 	bl	8011bfc <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 80016d2:	f242 7010 	movw	r0, #10000	@ 0x2710
 80016d6:	f00d f8c8 	bl	800e86a <osDelay>
 80016da:	e00f      	b.n	80016fc <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2201      	movs	r2, #1
 80016e6:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3302      	adds	r3, #2
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f240 725b 	movw	r2, #1883	@ 0x75b
 80016f6:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 80016f8:	2301      	movs	r3, #1
 80016fa:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d1c8      	bne.n	8001694 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 8001702:	2301      	movs	r3, #1
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	31b22436 	.word	0x31b22436
 8001710:	0801353c 	.word	0x0801353c
 8001714:	08013550 	.word	0x08013550
 8001718:	08013574 	.word	0x08013574
 800171c:	0801357c 	.word	0x0801357c

08001720 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b094      	sub	sp, #80	@ 0x50
 8001724:	af02      	add	r7, sp, #8
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 800172a:	2032      	movs	r0, #50	@ 0x32
 800172c:	f002 fdfa 	bl	8004324 <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	7818      	ldrb	r0, [r3, #0]
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	2101      	movs	r1, #1
 800173c:	f00c fe42 	bl	800e3c4 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8001740:	f107 010c 	add.w	r1, r7, #12
 8001744:	4b30      	ldr	r3, [pc, #192]	@ (8001808 <prvCreateMQTTConnectionWithBroker+0xe8>)
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	4b30      	ldr	r3, [pc, #192]	@ (800180c <prvCreateMQTTConnectionWithBroker+0xec>)
 800174a:	4a31      	ldr	r2, [pc, #196]	@ (8001810 <prvCreateMQTTConnectionWithBroker+0xf0>)
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f00a fcb3 	bl	800c0b8 <MQTT_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 8001758:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800175c:	2b00      	cmp	r3, #0
 800175e:	d00b      	beq.n	8001778 <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001764:	f383 8811 	msr	BASEPRI, r3
 8001768:	f3bf 8f6f 	isb	sy
 800176c:	f3bf 8f4f 	dsb	sy
 8001770:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 8001778:	4826      	ldr	r0, [pc, #152]	@ (8001814 <prvCreateMQTTConnectionWithBroker+0xf4>)
 800177a:	f010 faa7 	bl	8011ccc <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 800177e:	f107 0320 	add.w	r3, r7, #32
 8001782:	221c      	movs	r2, #28
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f010 fc02 	bl	8011f90 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 800178c:	2301      	movs	r3, #1
 800178e:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001792:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001796:	2317      	movs	r3, #23
 8001798:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 800179a:	2300      	movs	r3, #0
 800179c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 800179e:	2000      	movs	r0, #0
 80017a0:	f7fe fd16 	bl	80001d0 <strlen>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 80017aa:	2300      	movs	r3, #0
 80017ac:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7fe fd0e 	bl	80001d0 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;
 80017ba:	233c      	movs	r3, #60	@ 0x3c
 80017bc:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 80017be:	f107 0120 	add.w	r1, r7, #32
 80017c2:	f107 031f 	add.w	r3, r7, #31
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	f242 7310 	movw	r3, #10000	@ 0x2710
 80017cc:	2200      	movs	r2, #0
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f00a fcc7 	bl	800c162 <MQTT_Connect>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            10000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 80017da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 80017e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017e6:	f383 8811 	msr	BASEPRI, r3
 80017ea:	f3bf 8f6f 	isb	sy
 80017ee:	f3bf 8f4f 	dsb	sy
 80017f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	e7fd      	b.n	80017f6 <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 80017fa:	4808      	ldr	r0, [pc, #32]	@ (800181c <prvCreateMQTTConnectionWithBroker+0xfc>)
 80017fc:	f010 fa66 	bl	8011ccc <puts>

}
 8001800:	bf00      	nop
 8001802:	3748      	adds	r7, #72	@ 0x48
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000000 	.word	0x20000000
 800180c:	080019ad 	.word	0x080019ad
 8001810:	0800197d 	.word	0x0800197d
 8001814:	080135a4 	.word	0x080135a4
 8001818:	080135b8 	.word	0x080135b8
 800181c:	080135d0 	.word	0x080135d0

08001820 <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	@ 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	2214      	movs	r2, #20
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f010 fbab 	bl	8011f90 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 800183a:	2300      	movs	r3, #0
 800183c:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 800183e:	2300      	movs	r3, #0
 8001840:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7fe fcc2 	bl	80001d0 <strlen>
 800184c:	4603      	mov	r3, r0
 800184e:	b29b      	uxth	r3, r3
 8001850:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7fe fcba 	bl	80001d0 <strlen>
 800185c:	4603      	mov	r3, r0
 800185e:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	2200      	movs	r2, #0
 8001866:	4619      	mov	r1, r3
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f00a fd32 	bl	800c2d2 <MQTT_Publish>
 800186e:	4603      	mov	r3, r0
 8001870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001874:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001878:	2b00      	cmp	r3, #0
 800187a:	d104      	bne.n	8001886 <prvMQTTPublishToTopic+0x66>
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	68b9      	ldr	r1, [r7, #8]
 8001880:	4803      	ldr	r0, [pc, #12]	@ (8001890 <prvMQTTPublishToTopic+0x70>)
 8001882:	f010 f9bb 	bl	8011bfc <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	@ 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	080135ec 	.word	0x080135ec

08001894 <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b0c2      	sub	sp, #264	@ 0x108
 8001898:	af00      	add	r7, sp, #0
 800189a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800189e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018a2:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 80018a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	68d9      	ldr	r1, [r3, #12]
 80018b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80018be:	bf28      	it	cs
 80018c0:	237f      	movcs	r3, #127	@ 0x7f
 80018c2:	461a      	mov	r2, r3
 80018c4:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80018c8:	4618      	mov	r0, r3
 80018ca:	f010 fcc0 	bl	801224e <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 80018ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80018de:	4293      	cmp	r3, r2
 80018e0:	bf28      	it	cs
 80018e2:	4613      	movcs	r3, r2
 80018e4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80018e8:	443b      	add	r3, r7
 80018ea:	2200      	movs	r2, #0
 80018ec:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 80018f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	6859      	ldr	r1, [r3, #4]
 80018fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001900:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	891b      	ldrh	r3, [r3, #8]
 8001908:	2b7f      	cmp	r3, #127	@ 0x7f
 800190a:	bf28      	it	cs
 800190c:	237f      	movcs	r3, #127	@ 0x7f
 800190e:	b29b      	uxth	r3, r3
 8001910:	461a      	mov	r2, r3
 8001912:	f107 0308 	add.w	r3, r7, #8
 8001916:	4618      	mov	r0, r3
 8001918:	f010 fc99 	bl	801224e <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 800191c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001920:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	891b      	ldrh	r3, [r3, #8]
 8001928:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800192c:	4293      	cmp	r3, r2
 800192e:	bf28      	it	cs
 8001930:	4613      	movcs	r3, r2
 8001932:	b29b      	uxth	r3, r3
 8001934:	461a      	mov	r2, r3
 8001936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800193a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800193e:	2100      	movs	r1, #0
 8001940:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 8001942:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8001946:	f107 0308 	add.w	r3, r7, #8
 800194a:	4619      	mov	r1, r3
 800194c:	480a      	ldr	r0, [pc, #40]	@ (8001978 <prvMQTTProcessIncomingPublish+0xe4>)
 800194e:	f010 f955 	bl	8011bfc <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 8001952:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001956:	2b31      	cmp	r3, #49	@ 0x31
 8001958:	d102      	bne.n	8001960 <prvMQTTProcessIncomingPublish+0xcc>
 800195a:	2000      	movs	r0, #0
 800195c:	f002 fa34 	bl	8003dc8 <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 8001960:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001964:	2b30      	cmp	r3, #48	@ 0x30
 8001966:	d102      	bne.n	800196e <prvMQTTProcessIncomingPublish+0xda>
 8001968:	2000      	movs	r0, #0
 800196a:	f002 fa43 	bl	8003df4 <BSP_LED_Off>

}
 800196e:	bf00      	nop
 8001970:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	0801365c 	.word	0x0801365c

0800197c <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 800198a:	f00e fa6b 	bl	800fe64 <xTaskGetTickCount>
 800198e:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001994:	4b04      	ldr	r3, [pc, #16]	@ (80019a8 <prvGetTimeMs+0x2c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 800199e:	683b      	ldr	r3, [r7, #0]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000c18 	.word	0x20000c18

080019ac <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019c0:	2b30      	cmp	r3, #48	@ 0x30
 80019c2:	d104      	bne.n	80019ce <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff63 	bl	8001894 <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <HAL_MspInit+0x4c>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e2:	4a10      	ldr	r2, [pc, #64]	@ (8001a24 <HAL_MspInit+0x4c>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <HAL_MspInit+0x4c>)
 80019ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <HAL_MspInit+0x4c>)
 80019f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <HAL_MspInit+0x4c>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a02:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <HAL_MspInit+0x4c>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	210f      	movs	r1, #15
 8001a12:	f06f 0001 	mvn.w	r0, #1
 8001a16:	f002 fd85 	bl	8004524 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000

08001a28 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b0ac      	sub	sp, #176	@ 0xb0
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	2288      	movs	r2, #136	@ 0x88
 8001a46:	2100      	movs	r1, #0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f010 faa1 	bl	8011f90 <memset>
  if(DFSDM1_Init == 0)
 8001a4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ae4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d142      	bne.n	8001adc <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001a56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 f8be 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001a72:	f7ff fe03 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001a76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a80:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a82:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a92:	4a15      	ldr	r2, [pc, #84]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a94:	f043 0310 	orr.w	r3, r3, #16
 8001a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9e:	f003 0310 	and.w	r3, r3, #16
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001aa6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001aaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001ac0:	2306      	movs	r3, #6
 8001ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001aca:	4619      	mov	r1, r3
 8001acc:	4807      	ldr	r0, [pc, #28]	@ (8001aec <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001ace:	f002 feaf 	bl	8004830 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001ad2:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	4a02      	ldr	r2, [pc, #8]	@ (8001ae4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001ada:	6013      	str	r3, [r2, #0]
  }

}
 8001adc:	bf00      	nop
 8001ade:	37b0      	adds	r7, #176	@ 0xb0
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000c1c 	.word	0x20000c1c
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	48001000 	.word	0x48001000

08001af0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b0ac      	sub	sp, #176	@ 0xb0
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b08:	f107 0314 	add.w	r3, r7, #20
 8001b0c:	2288      	movs	r2, #136	@ 0x88
 8001b0e:	2100      	movs	r1, #0
 8001b10:	4618      	mov	r0, r3
 8001b12:	f010 fa3d 	bl	8011f90 <memset>
  if(hi2c->Instance==I2C2)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a21      	ldr	r2, [pc, #132]	@ (8001ba0 <HAL_I2C_MspInit+0xb0>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d13b      	bne.n	8001b98 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b20:	2380      	movs	r3, #128	@ 0x80
 8001b22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f005 f85b 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b38:	f7ff fda0 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b40:	4a18      	ldr	r2, [pc, #96]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b42:	f043 0302 	orr.w	r3, r3, #2
 8001b46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b48:	4b16      	ldr	r3, [pc, #88]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001b54:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5c:	2312      	movs	r3, #18
 8001b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b62:	2301      	movs	r3, #1
 8001b64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b6e:	2304      	movs	r3, #4
 8001b70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b78:	4619      	mov	r1, r3
 8001b7a:	480b      	ldr	r0, [pc, #44]	@ (8001ba8 <HAL_I2C_MspInit+0xb8>)
 8001b7c:	f002 fe58 	bl	8004830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b80:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b84:	4a07      	ldr	r2, [pc, #28]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <HAL_I2C_MspInit+0xb4>)
 8001b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001b98:	bf00      	nop
 8001b9a:	37b0      	adds	r7, #176	@ 0xb0
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40005800 	.word	0x40005800
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	48000400 	.word	0x48000400

08001bac <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001be8 <HAL_I2C_MspDeInit+0x3c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d10f      	bne.n	8001bde <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <HAL_I2C_MspDeInit+0x40>)
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bec <HAL_I2C_MspDeInit+0x40>)
 8001bc4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001bc8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001bca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bce:	4808      	ldr	r0, [pc, #32]	@ (8001bf0 <HAL_I2C_MspDeInit+0x44>)
 8001bd0:	f002 ffd8 	bl	8004b84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001bd4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bd8:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <HAL_I2C_MspDeInit+0x44>)
 8001bda:	f002 ffd3 	bl	8004b84 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40005800 	.word	0x40005800
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	48000400 	.word	0x48000400

08001bf4 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	@ 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a17      	ldr	r2, [pc, #92]	@ (8001c70 <HAL_QSPI_MspInit+0x7c>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d128      	bne.n	8001c68 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001c16:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c1a:	4a16      	ldr	r2, [pc, #88]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c20:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c22:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c2a:	613b      	str	r3, [r7, #16]
 8001c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c2e:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a10      	ldr	r2, [pc, #64]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c34:	f043 0310 	orr.w	r3, r3, #16
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c74 <HAL_QSPI_MspInit+0x80>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0310 	and.w	r3, r3, #16
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001c46:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001c4a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c58:	230a      	movs	r3, #10
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	4619      	mov	r1, r3
 8001c62:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <HAL_QSPI_MspInit+0x84>)
 8001c64:	f002 fde4 	bl	8004830 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001c68:	bf00      	nop
 8001c6a:	3728      	adds	r7, #40	@ 0x28
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	a0001000 	.word	0xa0001000
 8001c74:	40021000 	.word	0x40021000
 8001c78:	48001000 	.word	0x48001000

08001c7c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b0a4      	sub	sp, #144	@ 0x90
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c84:	f107 0308 	add.w	r3, r7, #8
 8001c88:	2288      	movs	r2, #136	@ 0x88
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f010 f97f 	bl	8011f90 <memset>
  if(hrtc->Instance==RTC)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <HAL_RTC_MspInit+0x6c>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d120      	bne.n	8001cde <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ca0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001ca2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ca6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001caa:	f107 0308 	add.w	r3, r7, #8
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f004 ff9a 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001cba:	f7ff fcdf 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_RTC_MspInit+0x70>)
 8001cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc4:	4a09      	ldr	r2, [pc, #36]	@ (8001cec <HAL_RTC_MspInit+0x70>)
 8001cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2105      	movs	r1, #5
 8001cd2:	2029      	movs	r0, #41	@ 0x29
 8001cd4:	f002 fc26 	bl	8004524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001cd8:	2029      	movs	r0, #41	@ 0x29
 8001cda:	f002 fc3f 	bl	800455c <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001cde:	bf00      	nop
 8001ce0:	3790      	adds	r7, #144	@ 0x90
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40002800 	.word	0x40002800
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	@ 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d7c <HAL_SPI_MspInit+0x8c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d130      	bne.n	8001d74 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d12:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	4a1a      	ldr	r2, [pc, #104]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2e:	4a14      	ldr	r2, [pc, #80]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_SPI_MspInit+0x90>)
 8001d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3a:	f003 0304 	and.w	r3, r3, #4
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001d42:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d54:	2306      	movs	r3, #6
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4809      	ldr	r0, [pc, #36]	@ (8001d84 <HAL_SPI_MspInit+0x94>)
 8001d60:	f002 fd66 	bl	8004830 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2105      	movs	r1, #5
 8001d68:	2033      	movs	r0, #51	@ 0x33
 8001d6a:	f002 fbdb 	bl	8004524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001d6e:	2033      	movs	r0, #51	@ 0x33
 8001d70:	f002 fbf4 	bl	800455c <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001d74:	bf00      	nop
 8001d76:	3728      	adds	r7, #40	@ 0x28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40003c00 	.word	0x40003c00
 8001d80:	40021000 	.word	0x40021000
 8001d84:	48000800 	.word	0x48000800

08001d88 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <HAL_SPI_MspDeInit+0x38>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d10d      	bne.n	8001db6 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <HAL_SPI_MspDeInit+0x3c>)
 8001d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9e:	4a09      	ldr	r2, [pc, #36]	@ (8001dc4 <HAL_SPI_MspDeInit+0x3c>)
 8001da0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001da4:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001da6:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001daa:	4807      	ldr	r0, [pc, #28]	@ (8001dc8 <HAL_SPI_MspDeInit+0x40>)
 8001dac:	f002 feea 	bl	8004b84 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001db0:	2033      	movs	r0, #51	@ 0x33
 8001db2:	f002 fbe1 	bl	8004578 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40003c00 	.word	0x40003c00
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	48000800 	.word	0x48000800

08001dcc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b0ae      	sub	sp, #184	@ 0xb8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	2288      	movs	r2, #136	@ 0x88
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f010 f8cf 	bl	8011f90 <memset>
  if(huart->Instance==USART1)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a42      	ldr	r2, [pc, #264]	@ (8001f00 <HAL_UART_MspInit+0x134>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d13b      	bne.n	8001e74 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e00:	2300      	movs	r3, #0
 8001e02:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e04:	f107 031c 	add.w	r3, r7, #28
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f004 feed 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e14:	f7ff fc32 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e18:	4b3a      	ldr	r3, [pc, #232]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1c:	4a39      	ldr	r2, [pc, #228]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e22:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e24:	4b37      	ldr	r3, [pc, #220]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e30:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e34:	4a33      	ldr	r2, [pc, #204]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3c:	4b31      	ldr	r3, [pc, #196]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001e48:	23c0      	movs	r3, #192	@ 0xc0
 8001e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e60:	2307      	movs	r3, #7
 8001e62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e66:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4826      	ldr	r0, [pc, #152]	@ (8001f08 <HAL_UART_MspInit+0x13c>)
 8001e6e:	f002 fcdf 	bl	8004830 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e72:	e040      	b.n	8001ef6 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a24      	ldr	r2, [pc, #144]	@ (8001f0c <HAL_UART_MspInit+0x140>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d13b      	bne.n	8001ef6 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e7e:	2304      	movs	r3, #4
 8001e80:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e86:	f107 031c 	add.w	r3, r7, #28
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f004 feac 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001e96:	f7ff fbf1 	bl	800167c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9e:	4a19      	ldr	r2, [pc, #100]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ea6:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb2:	4b14      	ldr	r3, [pc, #80]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb6:	4a13      	ldr	r2, [pc, #76]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ebe:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <HAL_UART_MspInit+0x138>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001eca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ece:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee4:	2307      	movs	r3, #7
 8001ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4807      	ldr	r0, [pc, #28]	@ (8001f10 <HAL_UART_MspInit+0x144>)
 8001ef2:	f002 fc9d 	bl	8004830 <HAL_GPIO_Init>
}
 8001ef6:	bf00      	nop
 8001ef8:	37b8      	adds	r7, #184	@ 0xb8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40013800 	.word	0x40013800
 8001f04:	40021000 	.word	0x40021000
 8001f08:	48000400 	.word	0x48000400
 8001f0c:	40004800 	.word	0x40004800
 8001f10:	48000c00 	.word	0x48000c00

08001f14 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b0ac      	sub	sp, #176	@ 0xb0
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2288      	movs	r2, #136	@ 0x88
 8001f32:	2100      	movs	r1, #0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f010 f82b 	bl	8011f90 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f42:	d17c      	bne.n	800203e <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001f44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f48:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001f4a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001f52:	2301      	movs	r3, #1
 8001f54:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001f56:	2301      	movs	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001f5a:	2318      	movs	r3, #24
 8001f5c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001f5e:	2307      	movs	r3, #7
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001f62:	2302      	movs	r3, #2
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001f66:	2302      	movs	r3, #2
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001f6a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001f6e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 fe37 	bl	8006be8 <HAL_RCCEx_PeriphCLKConfig>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001f80:	f7ff fb7c 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f84:	4b30      	ldr	r3, [pc, #192]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f88:	4a2f      	ldr	r2, [pc, #188]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f90:	4b2d      	ldr	r3, [pc, #180]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001f9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001fb0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fba:	f002 fc39 	bl	8004830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001fbe:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001fc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fd8:	230a      	movs	r3, #10
 8001fda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fde:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fe8:	f002 fc22 	bl	8004830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fec:	4b16      	ldr	r3, [pc, #88]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff0:	4a15      	ldr	r2, [pc, #84]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001ff2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ff6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff8:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8001ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002004:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8002006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d114      	bne.n	800203a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002010:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8002012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002014:	4a0c      	ldr	r2, [pc, #48]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8002016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800201a:	6593      	str	r3, [r2, #88]	@ 0x58
 800201c:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 800201e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002028:	f003 fee0 	bl	8005dec <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 800202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002030:	4a05      	ldr	r2, [pc, #20]	@ (8002048 <HAL_PCD_MspInit+0x134>)
 8002032:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002036:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002038:	e001      	b.n	800203e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800203a:	f003 fed7 	bl	8005dec <HAL_PWREx_EnableVddUSB>
}
 800203e:	bf00      	nop
 8002040:	37b0      	adds	r7, #176	@ 0xb0
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08e      	sub	sp, #56	@ 0x38
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800205a:	4b34      	ldr	r3, [pc, #208]	@ (800212c <HAL_InitTick+0xe0>)
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	4a33      	ldr	r2, [pc, #204]	@ (800212c <HAL_InitTick+0xe0>)
 8002060:	f043 0310 	orr.w	r3, r3, #16
 8002064:	6593      	str	r3, [r2, #88]	@ 0x58
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_InitTick+0xe0>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002072:	f107 0210 	add.w	r2, r7, #16
 8002076:	f107 0314 	add.w	r3, r7, #20
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f004 fd21 	bl	8006ac4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002088:	2b00      	cmp	r3, #0
 800208a:	d103      	bne.n	8002094 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800208c:	f004 fcee 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8002090:	6378      	str	r0, [r7, #52]	@ 0x34
 8002092:	e004      	b.n	800209e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002094:	f004 fcea 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8002098:	4603      	mov	r3, r0
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800209e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020a0:	4a23      	ldr	r2, [pc, #140]	@ (8002130 <HAL_InitTick+0xe4>)
 80020a2:	fba2 2303 	umull	r2, r3, r2, r3
 80020a6:	0c9b      	lsrs	r3, r3, #18
 80020a8:	3b01      	subs	r3, #1
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020ac:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <HAL_InitTick+0xe8>)
 80020ae:	4a22      	ldr	r2, [pc, #136]	@ (8002138 <HAL_InitTick+0xec>)
 80020b0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020b2:	4b20      	ldr	r3, [pc, #128]	@ (8002134 <HAL_InitTick+0xe8>)
 80020b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020b8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002134 <HAL_InitTick+0xe8>)
 80020bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020be:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <HAL_InitTick+0xe8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <HAL_InitTick+0xe8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020cc:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <HAL_InitTick+0xe8>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80020d2:	4818      	ldr	r0, [pc, #96]	@ (8002134 <HAL_InitTick+0xe8>)
 80020d4:	f007 f97f 	bl	80093d6 <HAL_TIM_Base_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80020de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d11b      	bne.n	800211e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80020e6:	4813      	ldr	r0, [pc, #76]	@ (8002134 <HAL_InitTick+0xe8>)
 80020e8:	f007 f9d6 	bl	8009498 <HAL_TIM_Base_Start_IT>
 80020ec:	4603      	mov	r3, r0
 80020ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80020f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d111      	bne.n	800211e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020fa:	2036      	movs	r0, #54	@ 0x36
 80020fc:	f002 fa2e 	bl	800455c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b0f      	cmp	r3, #15
 8002104:	d808      	bhi.n	8002118 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002106:	2200      	movs	r2, #0
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	2036      	movs	r0, #54	@ 0x36
 800210c:	f002 fa0a 	bl	8004524 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002110:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <HAL_InitTick+0xf0>)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e002      	b.n	800211e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800211e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002122:	4618      	mov	r0, r3
 8002124:	3738      	adds	r7, #56	@ 0x38
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	431bde83 	.word	0x431bde83
 8002134:	20000c20 	.word	0x20000c20
 8002138:	40001000 	.word	0x40001000
 800213c:	20000044 	.word	0x20000044

08002140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <NMI_Handler+0x4>

08002148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <HardFault_Handler+0x4>

08002150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <MemManage_Handler+0x4>

08002158 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <BusFault_Handler+0x4>

08002160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <UsageFault_Handler+0x4>

08002168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 800217a:	2002      	movs	r0, #2
 800217c:	f002 fe26 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}

08002184 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002188:	2020      	movs	r0, #32
 800218a:	f002 fe1f 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800218e:	2040      	movs	r0, #64	@ 0x40
 8002190:	f002 fe1c 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002194:	2080      	movs	r0, #128	@ 0x80
 8002196:	f002 fe19 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800219a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800219e:	f002 fe15 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80021aa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021ae:	f002 fe0d 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80021b2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80021b6:	f002 fe09 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 80021ba:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80021be:	f002 fe05 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80021c2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80021c6:	f002 fe01 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80021ca:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80021ce:	f002 fdfd 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80021dc:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <RTC_Alarm_IRQHandler+0x10>)
 80021de:	f005 fcb7 	bl	8007b50 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000198 	.word	0x20000198

080021ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <TIM6_DAC_IRQHandler+0x10>)
 80021f2:	f007 f9c1 	bl	8009578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000c20 	.word	0x20000c20

08002200 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return 1;
 8002204:	2301      	movs	r3, #1
}
 8002206:	4618      	mov	r0, r3
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <_kill>:

int _kill(int pid, int sig)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800221a:	f00f ffeb 	bl	80121f4 <__errno>
 800221e:	4603      	mov	r3, r0
 8002220:	2216      	movs	r2, #22
 8002222:	601a      	str	r2, [r3, #0]
  return -1;
 8002224:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <_exit>:

void _exit (int status)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002238:	f04f 31ff 	mov.w	r1, #4294967295
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ffe7 	bl	8002210 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002242:	bf00      	nop
 8002244:	e7fd      	b.n	8002242 <_exit+0x12>

08002246 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e00a      	b.n	800226e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002258:	f3af 8000 	nop.w
 800225c:	4601      	mov	r1, r0
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	60ba      	str	r2, [r7, #8]
 8002264:	b2ca      	uxtb	r2, r1
 8002266:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	3301      	adds	r3, #1
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	429a      	cmp	r2, r3
 8002274:	dbf0      	blt.n	8002258 <_read+0x12>
  }

  return len;
 8002276:	687b      	ldr	r3, [r7, #4]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022a8:	605a      	str	r2, [r3, #4]
  return 0;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <_isatty>:

int _isatty(int file)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022c0:	2301      	movs	r3, #1
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b085      	sub	sp, #20
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f0:	4a14      	ldr	r2, [pc, #80]	@ (8002344 <_sbrk+0x5c>)
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <_sbrk+0x60>)
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022fc:	4b13      	ldr	r3, [pc, #76]	@ (800234c <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d102      	bne.n	800230a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002304:	4b11      	ldr	r3, [pc, #68]	@ (800234c <_sbrk+0x64>)
 8002306:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <_sbrk+0x68>)
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	429a      	cmp	r2, r3
 8002316:	d207      	bcs.n	8002328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002318:	f00f ff6c 	bl	80121f4 <__errno>
 800231c:	4603      	mov	r3, r0
 800231e:	220c      	movs	r2, #12
 8002320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	e009      	b.n	800233c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002328:	4b08      	ldr	r3, [pc, #32]	@ (800234c <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232e:	4b07      	ldr	r3, [pc, #28]	@ (800234c <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	4a05      	ldr	r2, [pc, #20]	@ (800234c <_sbrk+0x64>)
 8002338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20018000 	.word	0x20018000
 8002348:	00000400 	.word	0x00000400
 800234c:	20000c6c 	.word	0x20000c6c
 8002350:	200061c8 	.word	0x200061c8

08002354 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002358:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <SystemInit+0x20>)
 800235a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800235e:	4a05      	ldr	r2, [pc, #20]	@ (8002374 <SystemInit+0x20>)
 8002360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002378:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800237c:	f7ff ffea 	bl	8002354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002380:	480c      	ldr	r0, [pc, #48]	@ (80023b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002382:	490d      	ldr	r1, [pc, #52]	@ (80023b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002384:	4a0d      	ldr	r2, [pc, #52]	@ (80023bc <LoopForever+0xe>)
  movs r3, #0
 8002386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002388:	e002      	b.n	8002390 <LoopCopyDataInit>

0800238a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800238a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800238c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800238e:	3304      	adds	r3, #4

08002390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002394:	d3f9      	bcc.n	800238a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002396:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002398:	4c0a      	ldr	r4, [pc, #40]	@ (80023c4 <LoopForever+0x16>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800239c:	e001      	b.n	80023a2 <LoopFillZerobss>

0800239e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800239e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a0:	3204      	adds	r2, #4

080023a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a4:	d3fb      	bcc.n	800239e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023a6:	f00f ff2b 	bl	8012200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023aa:	f7fe f9a5 	bl	80006f8 <main>

080023ae <LoopForever>:

LoopForever:
    b LoopForever
 80023ae:	e7fe      	b.n	80023ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b8:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80023bc:	08014bb4 	.word	0x08014bb4
  ldr r2, =_sbss
 80023c0:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80023c4:	200061c4 	.word	0x200061c4

080023c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c8:	e7fe      	b.n	80023c8 <ADC1_2_IRQHandler>

080023ca <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	2b2f      	cmp	r3, #47	@ 0x2f
 80023d8:	d906      	bls.n	80023e8 <Hex2Num+0x1e>
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	2b39      	cmp	r3, #57	@ 0x39
 80023de:	d803      	bhi.n	80023e8 <Hex2Num+0x1e>
        return a - '0';
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	3b30      	subs	r3, #48	@ 0x30
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	e014      	b.n	8002412 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	2b60      	cmp	r3, #96	@ 0x60
 80023ec:	d906      	bls.n	80023fc <Hex2Num+0x32>
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b66      	cmp	r3, #102	@ 0x66
 80023f2:	d803      	bhi.n	80023fc <Hex2Num+0x32>
        return (a - 'a') + 10;
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	3b57      	subs	r3, #87	@ 0x57
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	e00a      	b.n	8002412 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	2b40      	cmp	r3, #64	@ 0x40
 8002400:	d906      	bls.n	8002410 <Hex2Num+0x46>
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	2b46      	cmp	r3, #70	@ 0x46
 8002406:	d803      	bhi.n	8002410 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	3b37      	subs	r3, #55	@ 0x37
 800240c:	b2db      	uxtb	r3, r3
 800240e:	e000      	b.n	8002412 <Hex2Num+0x48>
    }

    return 0;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002430:	e012      	b.n	8002458 <ParseHexNumber+0x3a>
        sum <<= 4;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ffc4 	bl	80023ca <Hex2Num>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	60fb      	str	r3, [r7, #12]
        ptr++;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3301      	adds	r3, #1
 8002450:	607b      	str	r3, [r7, #4]
        i++;
 8002452:	7afb      	ldrb	r3, [r7, #11]
 8002454:	3301      	adds	r3, #1
 8002456:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b2f      	cmp	r3, #47	@ 0x2f
 800245e:	d903      	bls.n	8002468 <ParseHexNumber+0x4a>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b39      	cmp	r3, #57	@ 0x39
 8002466:	d9e4      	bls.n	8002432 <ParseHexNumber+0x14>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b60      	cmp	r3, #96	@ 0x60
 800246e:	d903      	bls.n	8002478 <ParseHexNumber+0x5a>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b66      	cmp	r3, #102	@ 0x66
 8002476:	d9dc      	bls.n	8002432 <ParseHexNumber+0x14>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b40      	cmp	r3, #64	@ 0x40
 800247e:	d903      	bls.n	8002488 <ParseHexNumber+0x6a>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b46      	cmp	r3, #70	@ 0x46
 8002486:	d9d4      	bls.n	8002432 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d002      	beq.n	8002494 <ParseHexNumber+0x76>
        *cnt = i;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	7afa      	ldrb	r2, [r7, #11]
 8002492:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8002494:	68fb      	ldr	r3, [r7, #12]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 800249e:	b480      	push	{r7}
 80024a0:	b085      	sub	sp, #20
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
 80024ac:	2300      	movs	r3, #0
 80024ae:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b2d      	cmp	r3, #45	@ 0x2d
 80024ba:	d119      	bne.n	80024f0 <ParseNumber+0x52>
        minus = 1;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3301      	adds	r3, #1
 80024c4:	607b      	str	r3, [r7, #4]
        i++;
 80024c6:	7bbb      	ldrb	r3, [r7, #14]
 80024c8:	3301      	adds	r3, #1
 80024ca:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80024cc:	e010      	b.n	80024f0 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	461a      	mov	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	3b30      	subs	r3, #48	@ 0x30
 80024e0:	4413      	add	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
        ptr++;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3301      	adds	r3, #1
 80024e8:	607b      	str	r3, [r7, #4]
        i++;
 80024ea:	7bbb      	ldrb	r3, [r7, #14]
 80024ec:	3301      	adds	r3, #1
 80024ee:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80024f6:	d903      	bls.n	8002500 <ParseNumber+0x62>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b39      	cmp	r3, #57	@ 0x39
 80024fe:	d9e6      	bls.n	80024ce <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d002      	beq.n	800250c <ParseNumber+0x6e>
        *cnt = i;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	7bba      	ldrb	r2, [r7, #14]
 800250a:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <ParseNumber+0x7a>
        return 0 - sum;
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	425b      	negs	r3, r3
 8002516:	e000      	b.n	800251a <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8002518:	68bb      	ldr	r3, [r7, #8]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002530:	2300      	movs	r3, #0
 8002532:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002534:	e019      	b.n	800256a <ParseMAC+0x44>
    hexcnt = 1;
 8002536:	2301      	movs	r3, #1
 8002538:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b3a      	cmp	r3, #58	@ 0x3a
 8002540:	d00e      	beq.n	8002560 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8002542:	f107 030e 	add.w	r3, r7, #14
 8002546:	4619      	mov	r1, r3
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff68 	bl	800241e <ParseHexNumber>
 800254e:	4601      	mov	r1, r0
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	73fa      	strb	r2, [r7, #15]
 8002556:	461a      	mov	r2, r3
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	4413      	add	r3, r2
 800255c:	b2ca      	uxtb	r2, r1
 800255e:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002560:	7bbb      	ldrb	r3, [r7, #14]
 8002562:	461a      	mov	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4413      	add	r3, r2
 8002568:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1e1      	bne.n	8002536 <ParseMAC+0x10>
  }
}
 8002572:	bf00      	nop
 8002574:	bf00      	nop
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002586:	2300      	movs	r3, #0
 8002588:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 800258a:	e019      	b.n	80025c0 <ParseIP+0x44>
    hexcnt = 1;
 800258c:	2301      	movs	r3, #1
 800258e:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b2e      	cmp	r3, #46	@ 0x2e
 8002596:	d00e      	beq.n	80025b6 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8002598:	f107 030e 	add.w	r3, r7, #14
 800259c:	4619      	mov	r1, r3
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ff7d 	bl	800249e <ParseNumber>
 80025a4:	4601      	mov	r1, r0
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	73fa      	strb	r2, [r7, #15]
 80025ac:	461a      	mov	r2, r3
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	4413      	add	r3, r2
 80025b2:	b2ca      	uxtb	r2, r1
 80025b4:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 80025b6:	7bbb      	ldrb	r3, [r7, #14]
 80025b8:	461a      	mov	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1e1      	bne.n	800258c <ParseIP+0x10>
  }
}
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	3302      	adds	r3, #2
 80025e6:	4934      	ldr	r1, [pc, #208]	@ (80026b8 <AT_ParseInfo+0xe4>)
 80025e8:	4618      	mov	r0, r3
 80025ea:	f00f fced 	bl	8011fc8 <strtok>
 80025ee:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80025f0:	e05a      	b.n	80026a8 <AT_ParseInfo+0xd4>
    switch (num++) {
 80025f2:	7afb      	ldrb	r3, [r7, #11]
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	72fa      	strb	r2, [r7, #11]
 80025f8:	2b06      	cmp	r3, #6
 80025fa:	d84f      	bhi.n	800269c <AT_ParseInfo+0xc8>
 80025fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <AT_ParseInfo+0x30>)
 80025fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002602:	bf00      	nop
 8002604:	08002621 	.word	0x08002621
 8002608:	0800262f 	.word	0x0800262f
 800260c:	0800263f 	.word	0x0800263f
 8002610:	0800264f 	.word	0x0800264f
 8002614:	0800265f 	.word	0x0800265f
 8002618:	0800266f 	.word	0x0800266f
 800261c:	08002683 	.word	0x08002683
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2220      	movs	r2, #32
 8002624:	68f9      	ldr	r1, [r7, #12]
 8002626:	4618      	mov	r0, r3
 8002628:	f00f fcba 	bl	8011fa0 <strncpy>
      break;
 800262c:	e037      	b.n	800269e <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3320      	adds	r3, #32
 8002632:	2218      	movs	r2, #24
 8002634:	68f9      	ldr	r1, [r7, #12]
 8002636:	4618      	mov	r0, r3
 8002638:	f00f fcb2 	bl	8011fa0 <strncpy>
      break;
 800263c:	e02f      	b.n	800269e <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3338      	adds	r3, #56	@ 0x38
 8002642:	2210      	movs	r2, #16
 8002644:	68f9      	ldr	r1, [r7, #12]
 8002646:	4618      	mov	r0, r3
 8002648:	f00f fcaa 	bl	8011fa0 <strncpy>
      break;
 800264c:	e027      	b.n	800269e <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3348      	adds	r3, #72	@ 0x48
 8002652:	2210      	movs	r2, #16
 8002654:	68f9      	ldr	r1, [r7, #12]
 8002656:	4618      	mov	r0, r3
 8002658:	f00f fca2 	bl	8011fa0 <strncpy>
      break;
 800265c:	e01f      	b.n	800269e <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3358      	adds	r3, #88	@ 0x58
 8002662:	2210      	movs	r2, #16
 8002664:	68f9      	ldr	r1, [r7, #12]
 8002666:	4618      	mov	r0, r3
 8002668:	f00f fc9a 	bl	8011fa0 <strncpy>
      break;
 800266c:	e017      	b.n	800269e <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 800266e:	2100      	movs	r1, #0
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f7ff ff14 	bl	800249e <ParseNumber>
 8002676:	4603      	mov	r3, r0
 8002678:	461a      	mov	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002680:	e00d      	b.n	800269e <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8002682:	490e      	ldr	r1, [pc, #56]	@ (80026bc <AT_ParseInfo+0xe8>)
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f00f fc9f 	bl	8011fc8 <strtok>
 800268a:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3368      	adds	r3, #104	@ 0x68
 8002690:	2220      	movs	r2, #32
 8002692:	68f9      	ldr	r1, [r7, #12]
 8002694:	4618      	mov	r0, r3
 8002696:	f00f fc83 	bl	8011fa0 <strncpy>
      break;
 800269a:	e000      	b.n	800269e <AT_ParseInfo+0xca>

    default: break;
 800269c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800269e:	4906      	ldr	r1, [pc, #24]	@ (80026b8 <AT_ParseInfo+0xe4>)
 80026a0:	2000      	movs	r0, #0
 80026a2:	f00f fc91 	bl	8011fc8 <strtok>
 80026a6:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1a1      	bne.n	80025f2 <AT_ParseInfo+0x1e>
  }
}
 80026ae:	bf00      	nop
 80026b0:	bf00      	nop
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	08013764 	.word	0x08013764
 80026bc:	08013768 	.word	0x08013768

080026c0 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3302      	adds	r3, #2
 80026d2:	4952      	ldr	r1, [pc, #328]	@ (800281c <AT_ParseConnSettings+0x15c>)
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00f fc77 	bl	8011fc8 <strtok>
 80026da:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80026dc:	e095      	b.n	800280a <AT_ParseConnSettings+0x14a>
    switch (num++) {
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	73fa      	strb	r2, [r7, #15]
 80026e4:	2b0b      	cmp	r3, #11
 80026e6:	d87f      	bhi.n	80027e8 <AT_ParseConnSettings+0x128>
 80026e8:	a201      	add	r2, pc, #4	@ (adr r2, 80026f0 <AT_ParseConnSettings+0x30>)
 80026ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ee:	bf00      	nop
 80026f0:	08002721 	.word	0x08002721
 80026f4:	0800272f 	.word	0x0800272f
 80026f8:	0800273f 	.word	0x0800273f
 80026fc:	08002753 	.word	0x08002753
 8002700:	08002767 	.word	0x08002767
 8002704:	0800277b 	.word	0x0800277b
 8002708:	08002789 	.word	0x08002789
 800270c:	08002797 	.word	0x08002797
 8002710:	080027a5 	.word	0x080027a5
 8002714:	080027b3 	.word	0x080027b3
 8002718:	080027c1 	.word	0x080027c1
 800271c:	080027d5 	.word	0x080027d5
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	2221      	movs	r2, #33	@ 0x21
 8002724:	68b9      	ldr	r1, [r7, #8]
 8002726:	4618      	mov	r0, r3
 8002728:	f00f fc3a 	bl	8011fa0 <strncpy>
      break;
 800272c:	e05d      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	3321      	adds	r3, #33	@ 0x21
 8002732:	2221      	movs	r2, #33	@ 0x21
 8002734:	68b9      	ldr	r1, [r7, #8]
 8002736:	4618      	mov	r0, r3
 8002738:	f00f fc32 	bl	8011fa0 <strncpy>
      break;
 800273c:	e055      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 800273e:	2100      	movs	r1, #0
 8002740:	68b8      	ldr	r0, [r7, #8]
 8002742:	f7ff feac 	bl	800249e <ParseNumber>
 8002746:	4603      	mov	r3, r0
 8002748:	b2da      	uxtb	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002750:	e04b      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8002752:	2100      	movs	r1, #0
 8002754:	68b8      	ldr	r0, [r7, #8]
 8002756:	f7ff fea2 	bl	800249e <ParseNumber>
 800275a:	4603      	mov	r3, r0
 800275c:	b2da      	uxtb	r2, r3
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002764:	e041      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8002766:	2100      	movs	r1, #0
 8002768:	68b8      	ldr	r0, [r7, #8]
 800276a:	f7ff fe98 	bl	800249e <ParseNumber>
 800276e:	4603      	mov	r3, r0
 8002770:	b2da      	uxtb	r2, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002778:	e037      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	3348      	adds	r3, #72	@ 0x48
 800277e:	4619      	mov	r1, r3
 8002780:	68b8      	ldr	r0, [r7, #8]
 8002782:	f7ff fefb 	bl	800257c <ParseIP>
      break;
 8002786:	e030      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	334c      	adds	r3, #76	@ 0x4c
 800278c:	4619      	mov	r1, r3
 800278e:	68b8      	ldr	r0, [r7, #8]
 8002790:	f7ff fef4 	bl	800257c <ParseIP>
      break;
 8002794:	e029      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	3350      	adds	r3, #80	@ 0x50
 800279a:	4619      	mov	r1, r3
 800279c:	68b8      	ldr	r0, [r7, #8]
 800279e:	f7ff feed 	bl	800257c <ParseIP>
      break;
 80027a2:	e022      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	3354      	adds	r3, #84	@ 0x54
 80027a8:	4619      	mov	r1, r3
 80027aa:	68b8      	ldr	r0, [r7, #8]
 80027ac:	f7ff fee6 	bl	800257c <ParseIP>
      break;
 80027b0:	e01b      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	3358      	adds	r3, #88	@ 0x58
 80027b6:	4619      	mov	r1, r3
 80027b8:	68b8      	ldr	r0, [r7, #8]
 80027ba:	f7ff fedf 	bl	800257c <ParseIP>
      break;
 80027be:	e014      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 80027c0:	2100      	movs	r1, #0
 80027c2:	68b8      	ldr	r0, [r7, #8]
 80027c4:	f7ff fe6b 	bl	800249e <ParseNumber>
 80027c8:	4603      	mov	r3, r0
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 80027d2:	e00a      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 80027d4:	2100      	movs	r1, #0
 80027d6:	68b8      	ldr	r0, [r7, #8]
 80027d8:	f7ff fe61 	bl	800249e <ParseNumber>
 80027dc:	4603      	mov	r3, r0
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80027e6:	e000      	b.n	80027ea <AT_ParseConnSettings+0x12a>

    default:
      break;
 80027e8:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80027ea:	490c      	ldr	r1, [pc, #48]	@ (800281c <AT_ParseConnSettings+0x15c>)
 80027ec:	2000      	movs	r0, #0
 80027ee:	f00f fbeb 	bl	8011fc8 <strtok>
 80027f2:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d007      	beq.n	800280a <AT_ParseConnSettings+0x14a>
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b2c      	cmp	r3, #44	@ 0x2c
 8002802:	d102      	bne.n	800280a <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	3301      	adds	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b00      	cmp	r3, #0
 800280e:	f47f af66 	bne.w	80026de <AT_ParseConnSettings+0x1e>
    }
  }
}
 8002812:	bf00      	nop
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	08013764 	.word	0x08013764

08002820 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3302      	adds	r3, #2
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b31      	cmp	r3, #49	@ 0x31
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	701a      	strb	r2, [r3, #0]
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 800284c:	b590      	push	{r4, r7, lr}
 800284e:	b087      	sub	sp, #28
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8002858:	2300      	movs	r3, #0
 800285a:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 800285c:	2300      	movs	r3, #0
 800285e:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002866:	68b8      	ldr	r0, [r7, #8]
 8002868:	f7fd fcb2 	bl	80001d0 <strlen>
 800286c:	4603      	mov	r3, r0
 800286e:	b299      	uxth	r1, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002876:	461a      	mov	r2, r3
 8002878:	68b8      	ldr	r0, [r7, #8]
 800287a:	47a0      	blx	r4
 800287c:	4603      	mov	r3, r0
 800287e:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	2b00      	cmp	r3, #0
 8002884:	dd3e      	ble.n	8002904 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002892:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	4798      	blx	r3
 800289a:	4603      	mov	r3, r0
 800289c:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800289e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	dd27      	ble.n	80028f6 <AT_ExecuteCommand+0xaa>
 80028a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028aa:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80028ae:	dc22      	bgt.n	80028f6 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80028b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028b4:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80028b8:	d105      	bne.n	80028c6 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 80028ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 80028c6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80028d2:	490f      	ldr	r1, [pc, #60]	@ (8002910 <AT_ExecuteCommand+0xc4>)
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f00f fbd3 	bl	8012080 <strstr>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	e010      	b.n	8002906 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 80028e4:	490b      	ldr	r1, [pc, #44]	@ (8002914 <AT_ExecuteCommand+0xc8>)
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f00f fbca 	bl	8012080 <strstr>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80028f2:	2305      	movs	r3, #5
 80028f4:	e007      	b.n	8002906 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80028f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80028fa:	f113 0f04 	cmn.w	r3, #4
 80028fe:	d101      	bne.n	8002904 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8002900:	2306      	movs	r3, #6
 8002902:	e000      	b.n	8002906 <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002904:	2304      	movs	r3, #4
}
 8002906:	4618      	mov	r0, r3
 8002908:	371c      	adds	r7, #28
 800290a:	46bd      	mov	sp, r7
 800290c:	bd90      	pop	{r4, r7, pc}
 800290e:	bf00      	nop
 8002910:	08013778 	.word	0x08013778
 8002914:	08013784 	.word	0x08013784

08002918 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800292e:	2300      	movs	r3, #0
 8002930:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8002932:	68b8      	ldr	r0, [r7, #8]
 8002934:	f7fd fc4c 	bl	80001d0 <strlen>
 8002938:	4603      	mov	r3, r0
 800293a:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 800293c:	8a7b      	ldrh	r3, [r7, #18]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <AT_RequestSendData+0x32>
 8002946:	2302      	movs	r3, #2
 8002948:	e053      	b.n	80029f2 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002956:	8a79      	ldrh	r1, [r7, #18]
 8002958:	68b8      	ldr	r0, [r7, #8]
 800295a:	4798      	blx	r3
 800295c:	4603      	mov	r3, r0
 800295e:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002960:	8a3a      	ldrh	r2, [r7, #16]
 8002962:	8a7b      	ldrh	r3, [r7, #18]
 8002964:	429a      	cmp	r2, r3
 8002966:	d143      	bne.n	80029f0 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002974:	8879      	ldrh	r1, [r7, #2]
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	4798      	blx	r3
 800297a:	4603      	mov	r3, r0
 800297c:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800297e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002982:	887b      	ldrh	r3, [r7, #2]
 8002984:	429a      	cmp	r2, r3
 8002986:	d131      	bne.n	80029ec <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002994:	2100      	movs	r1, #0
 8002996:	6a38      	ldr	r0, [r7, #32]
 8002998:	4798      	blx	r3
 800299a:	4603      	mov	r3, r0
 800299c:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800299e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	dd19      	ble.n	80029da <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 80029a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029aa:	6a3a      	ldr	r2, [r7, #32]
 80029ac:	4413      	add	r3, r2
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 80029b2:	4912      	ldr	r1, [pc, #72]	@ (80029fc <AT_RequestSendData+0xe4>)
 80029b4:	6a38      	ldr	r0, [r7, #32]
 80029b6:	f00f fb63 	bl	8012080 <strstr>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 80029c0:	2300      	movs	r3, #0
 80029c2:	e016      	b.n	80029f2 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 80029c4:	490e      	ldr	r1, [pc, #56]	@ (8002a00 <AT_RequestSendData+0xe8>)
 80029c6:	6a38      	ldr	r0, [r7, #32]
 80029c8:	f00f fb5a 	bl	8012080 <strstr>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80029d2:	2305      	movs	r3, #5
 80029d4:	e00d      	b.n	80029f2 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80029d6:	2302      	movs	r3, #2
 80029d8:	e00b      	b.n	80029f2 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80029da:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029de:	f113 0f04 	cmn.w	r3, #4
 80029e2:	d101      	bne.n	80029e8 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80029e4:	2306      	movs	r3, #6
 80029e6:	e004      	b.n	80029f2 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 80029e8:	2302      	movs	r3, #2
 80029ea:	e002      	b.n	80029f2 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80029ec:	2302      	movs	r3, #2
 80029ee:	e000      	b.n	80029f2 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80029f0:	2304      	movs	r3, #4
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	08013778 	.word	0x08013778
 8002a00:	08013784 	.word	0x08013784

08002a04 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b087      	sub	sp, #28
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a18:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002a20:	68b8      	ldr	r0, [r7, #8]
 8002a22:	f7fd fbd5 	bl	80001d0 <strlen>
 8002a26:	4603      	mov	r3, r0
 8002a28:	b299      	uxth	r1, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002a30:	461a      	mov	r2, r3
 8002a32:	68b8      	ldr	r0, [r7, #8]
 8002a34:	47a0      	blx	r4
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	dd6f      	ble.n	8002b1c <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002a48:	2100      	movs	r1, #0
 8002a4a:	6938      	ldr	r0, [r7, #16]
 8002a4c:	4798      	blx	r3
 8002a4e:	4603      	mov	r3, r0
 8002a50:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b0d      	cmp	r3, #13
 8002a58:	d104      	bne.n	8002a64 <AT_RequestReceiveData+0x60>
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b0a      	cmp	r3, #10
 8002a62:	d001      	beq.n	8002a68 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8002a64:	2304      	movs	r3, #4
 8002a66:	e05a      	b.n	8002b1e <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	3b02      	subs	r3, #2
 8002a6c:	617b      	str	r3, [r7, #20]
    p+=2;
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	3302      	adds	r3, #2
 8002a72:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2b07      	cmp	r3, #7
 8002a78:	d94a      	bls.n	8002b10 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8002a7a:	e002      	b.n	8002a82 <AT_RequestReceiveData+0x7e>
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d006      	beq.n	8002a96 <AT_RequestReceiveData+0x92>
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b15      	cmp	r3, #21
 8002a94:	d0f2      	beq.n	8002a7c <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3b08      	subs	r3, #8
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	491f      	ldr	r1, [pc, #124]	@ (8002b28 <AT_RequestReceiveData+0x124>)
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f00f fae8 	bl	8012080 <strstr>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d016      	beq.n	8002ae4 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	3b08      	subs	r3, #8
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac0:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8002ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	887a      	ldrh	r2, [r7, #2]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d202      	bcs.n	8002ad2 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8002acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ace:	887a      	ldrh	r2, [r7, #2]
 8002ad0:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 8002ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	6939      	ldr	r1, [r7, #16]
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f00f fbb7 	bl	801224e <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e01c      	b.n	8002b1e <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	3b04      	subs	r3, #4
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4413      	add	r3, r2
 8002aec:	2204      	movs	r2, #4
 8002aee:	490f      	ldr	r1, [pc, #60]	@ (8002b2c <AT_RequestReceiveData+0x128>)
 8002af0:	4618      	mov	r0, r3
 8002af2:	f00f fa23 	bl	8011f3c <memcmp>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d104      	bne.n	8002b06 <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8002afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afe:	2200      	movs	r2, #0
 8002b00:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002b02:	2305      	movs	r3, #5
 8002b04:	e00b      	b.n	8002b1e <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8002b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b08:	2200      	movs	r2, #0
 8002b0a:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002b0c:	2305      	movs	r3, #5
 8002b0e:	e006      	b.n	8002b1e <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	f113 0f04 	cmn.w	r3, #4
 8002b16:	d101      	bne.n	8002b1c <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8002b18:	2306      	movs	r3, #6
 8002b1a:	e000      	b.n	8002b1e <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002b1c:	2304      	movs	r3, #4
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	371c      	adds	r7, #28
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd90      	pop	{r4, r7, pc}
 8002b26:	bf00      	nop
 8002b28:	08013778 	.word	0x08013778
 8002b2c:	0801378c 	.word	0x0801378c

08002b30 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b42:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	4798      	blx	r3
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d113      	bne.n	8002b7e <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	490a      	ldr	r1, [pc, #40]	@ (8002b88 <ES_WIFI_Init+0x58>)
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff fe73 	bl	800284c <AT_ExecuteCommand>
 8002b66:	4603      	mov	r3, r0
 8002b68:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d106      	bne.n	8002b7e <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b76:	4619      	mov	r1, r3
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff fd2b 	bl	80025d4 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3710      	adds	r7, #16
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	08013794 	.word	0x08013794

08002b8c <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
 8002b98:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00b      	beq.n	8002bb8 <ES_WIFI_RegisterBusIO+0x2c>
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d008      	beq.n	8002bb8 <ES_WIFI_RegisterBusIO+0x2c>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <ES_WIFI_RegisterBusIO+0x2c>
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <ES_WIFI_RegisterBusIO+0x2c>
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	e014      	b.n	8002be6 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	69fa      	ldr	r2, [r7, #28]
 8002bd8:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
 8002c00:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	4932      	ldr	r1, [pc, #200]	@ (8002cd4 <ES_WIFI_Connect+0xe0>)
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f00f f89b 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c1e:	461a      	mov	r2, r3
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f7ff fe13 	bl	800284c <AT_ExecuteCommand>
 8002c26:	4603      	mov	r3, r0
 8002c28:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002c2a:	7dfb      	ldrb	r3, [r7, #23]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d14b      	bne.n	8002cc8 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	4927      	ldr	r1, [pc, #156]	@ (8002cd8 <ES_WIFI_Connect+0xe4>)
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f00f f884 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f7ff fdfc 	bl	800284c <AT_ExecuteCommand>
 8002c54:	4603      	mov	r3, r0
 8002c56:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002c58:	7dfb      	ldrb	r3, [r7, #23]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d134      	bne.n	8002cc8 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	491b      	ldr	r1, [pc, #108]	@ (8002cdc <ES_WIFI_Connect+0xe8>)
 8002c70:	4618      	mov	r0, r3
 8002c72:	f00f f869 	bl	8011d48 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c82:	461a      	mov	r2, r3
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f7ff fde1 	bl	800284c <AT_ExecuteCommand>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002c8e:	7dfb      	ldrb	r3, [r7, #23]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d119      	bne.n	8002cc8 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c9a:	4911      	ldr	r1, [pc, #68]	@ (8002ce0 <ES_WIFI_Connect+0xec>)
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f00f f853 	bl	8011d48 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f7ff fdcb 	bl	800284c <AT_ExecuteCommand>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002cba:	7dfb      	ldrb	r3, [r7, #23]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d103      	bne.n	8002cc8 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	080137ac 	.word	0x080137ac
 8002cd8:	080137b4 	.word	0x080137b4
 8002cdc:	080137bc 	.word	0x080137bc
 8002ce0:	080137c4 	.word	0x080137c4

08002ce4 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cf2:	4911      	ldr	r1, [pc, #68]	@ (8002d38 <ES_WIFI_IsConnected+0x54>)
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f00f f827 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d06:	461a      	mov	r2, r3
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7ff fd9f 	bl	800284c <AT_ExecuteCommand>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d108      	bne.n	8002d2a <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	33d2      	adds	r3, #210	@ 0xd2
 8002d22:	4619      	mov	r1, r3
 8002d24:	4610      	mov	r0, r2
 8002d26:	f7ff fd7b 	bl	8002820 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	080137c8 	.word	0x080137c8

08002d3c <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d4a:	4910      	ldr	r1, [pc, #64]	@ (8002d8c <ES_WIFI_GetNetworkSettings+0x50>)
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f00e fffb 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d5e:	461a      	mov	r2, r3
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff fd73 	bl	800284c <AT_ExecuteCommand>
 8002d66:	4603      	mov	r3, r0
 8002d68:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d108      	bne.n	8002d82 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	338d      	adds	r3, #141	@ 0x8d
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	f7ff fc9f 	bl	80026c0 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	080137d0 	.word	0x080137d0

08002d90 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002da0:	4912      	ldr	r1, [pc, #72]	@ (8002dec <ES_WIFI_GetMACAddress+0x5c>)
 8002da2:	4618      	mov	r0, r3
 8002da4:	f00e ffd0 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002db4:	461a      	mov	r2, r3
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff fd48 	bl	800284c <AT_ExecuteCommand>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10c      	bne.n	8002de0 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dcc:	3302      	adds	r3, #2
 8002dce:	4908      	ldr	r1, [pc, #32]	@ (8002df0 <ES_WIFI_GetMACAddress+0x60>)
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f00f f8f9 	bl	8011fc8 <strtok>
 8002dd6:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8002dd8:	6839      	ldr	r1, [r7, #0]
 8002dda:	68b8      	ldr	r0, [r7, #8]
 8002ddc:	f7ff fba3 	bl	8002526 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	08013820 	.word	0x08013820
 8002df0:	08013824 	.word	0x08013824

08002df4 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <ES_WIFI_StartClientConnection+0x1e>
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	2b03      	cmp	r3, #3
 8002e10:	d105      	bne.n	8002e1e <ES_WIFI_StartClientConnection+0x2a>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	885b      	ldrh	r3, [r3, #2]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <ES_WIFI_StartClientConnection+0x2a>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e0c1      	b.n	8002fa2 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	785b      	ldrb	r3, [r3, #1]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4960      	ldr	r1, [pc, #384]	@ (8002fac <ES_WIFI_StartClientConnection+0x1b8>)
 8002e2c:	f00e ff8c 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff fd04 	bl	800284c <AT_ExecuteCommand>
 8002e44:	4603      	mov	r3, r0
 8002e46:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d114      	bne.n	8002e78 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4955      	ldr	r1, [pc, #340]	@ (8002fb0 <ES_WIFI_StartClientConnection+0x1bc>)
 8002e5c:	f00e ff74 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fcec 	bl	800284c <AT_ExecuteCommand>
 8002e74:	4603      	mov	r3, r0
 8002e76:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d114      	bne.n	8002ea8 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	889b      	ldrh	r3, [r3, #4]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	494a      	ldr	r1, [pc, #296]	@ (8002fb4 <ES_WIFI_StartClientConnection+0x1c0>)
 8002e8c:	f00e ff5c 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7ff fcd4 	bl	800284c <AT_ExecuteCommand>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d11c      	bne.n	8002ee8 <ES_WIFI_StartClientConnection+0xf4>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <ES_WIFI_StartClientConnection+0xca>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d114      	bne.n	8002ee8 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	885b      	ldrh	r3, [r3, #2]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	493b      	ldr	r1, [pc, #236]	@ (8002fb8 <ES_WIFI_StartClientConnection+0x1c4>)
 8002ecc:	f00e ff3c 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002edc:	461a      	mov	r2, r3
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff fcb4 	bl	800284c <AT_ExecuteCommand>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d128      	bne.n	8002f40 <ES_WIFI_StartClientConnection+0x14c>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <ES_WIFI_StartClientConnection+0x10a>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d120      	bne.n	8002f40 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	799b      	ldrb	r3, [r3, #6]
 8002f08:	4619      	mov	r1, r3
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	79db      	ldrb	r3, [r3, #7]
 8002f0e:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002f14:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	9200      	str	r2, [sp, #0]
 8002f1e:	4623      	mov	r3, r4
 8002f20:	460a      	mov	r2, r1
 8002f22:	4926      	ldr	r1, [pc, #152]	@ (8002fbc <ES_WIFI_StartClientConnection+0x1c8>)
 8002f24:	f00e ff10 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f34:	461a      	mov	r2, r3
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff fc88 	bl	800284c <AT_ExecuteCommand>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d116      	bne.n	8002f74 <ES_WIFI_StartClientConnection+0x180>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d112      	bne.n	8002f74 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f54:	491a      	ldr	r1, [pc, #104]	@ (8002fc0 <ES_WIFI_StartClientConnection+0x1cc>)
 8002f56:	4618      	mov	r0, r3
 8002f58:	f00e fef6 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f68:	461a      	mov	r2, r3
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff fc6e 	bl	800284c <AT_ExecuteCommand>
 8002f70:	4603      	mov	r3, r0
 8002f72:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d112      	bne.n	8002fa0 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f80:	4910      	ldr	r1, [pc, #64]	@ (8002fc4 <ES_WIFI_StartClientConnection+0x1d0>)
 8002f82:	4618      	mov	r0, r3
 8002f84:	f00e fee0 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f94:	461a      	mov	r2, r3
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff fc58 	bl	800284c <AT_ExecuteCommand>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd90      	pop	{r4, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	08013888 	.word	0x08013888
 8002fb0:	08013890 	.word	0x08013890
 8002fb4:	08013898 	.word	0x08013898
 8002fb8:	080138a0 	.word	0x080138a0
 8002fbc:	080138a8 	.word	0x080138a8
 8002fc0:	080138b8 	.word	0x080138b8
 8002fc4:	080138c0 	.word	0x080138c0

08002fc8 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b088      	sub	sp, #32
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	607a      	str	r2, [r7, #4]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	72fb      	strb	r3, [r7, #11]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002fdc:	2302      	movs	r3, #2
 8002fde:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	e001      	b.n	8002ff0 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002ff0:	893b      	ldrh	r3, [r7, #8]
 8002ff2:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002ff6:	d302      	bcc.n	8002ffe <ES_WIFI_SendData+0x36>
 8002ff8:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002ffc:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	893a      	ldrh	r2, [r7, #8]
 8003002:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800300a:	7afa      	ldrb	r2, [r7, #11]
 800300c:	4942      	ldr	r1, [pc, #264]	@ (8003118 <ES_WIFI_SendData+0x150>)
 800300e:	4618      	mov	r0, r3
 8003010:	f00e fe9a 	bl	8011d48 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003020:	461a      	mov	r2, r3
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f7ff fc12 	bl	800284c <AT_ExecuteCommand>
 8003028:	4603      	mov	r3, r0
 800302a:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 800302c:	7cfb      	ldrb	r3, [r7, #19]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d15e      	bne.n	80030f0 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	4938      	ldr	r1, [pc, #224]	@ (800311c <ES_WIFI_SendData+0x154>)
 800303c:	4618      	mov	r0, r3
 800303e:	f00e fe83 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800304e:	461a      	mov	r2, r3
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f7ff fbfb 	bl	800284c <AT_ExecuteCommand>
 8003056:	4603      	mov	r3, r0
 8003058:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800305a:	7cfb      	ldrb	r3, [r7, #19]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d13d      	bne.n	80030dc <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003066:	893a      	ldrh	r2, [r7, #8]
 8003068:	492d      	ldr	r1, [pc, #180]	@ (8003120 <ES_WIFI_SendData+0x158>)
 800306a:	4618      	mov	r0, r3
 800306c:	f00e fe6c 	bl	8011d48 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800307c:	893a      	ldrh	r2, [r7, #8]
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	4613      	mov	r3, r2
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f7ff fc47 	bl	8002918 <AT_RequestSendData>
 800308a:	4603      	mov	r3, r0
 800308c:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 800308e:	7cfb      	ldrb	r3, [r7, #19]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d119      	bne.n	80030c8 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800309a:	4922      	ldr	r1, [pc, #136]	@ (8003124 <ES_WIFI_SendData+0x15c>)
 800309c:	4618      	mov	r0, r3
 800309e:	f00e ffef 	bl	8012080 <strstr>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d02c      	beq.n	8003102 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 80030a8:	f640 024c 	movw	r2, #2124	@ 0x84c
 80030ac:	491e      	ldr	r1, [pc, #120]	@ (8003128 <ES_WIFI_SendData+0x160>)
 80030ae:	481f      	ldr	r0, [pc, #124]	@ (800312c <ES_WIFI_SendData+0x164>)
 80030b0:	f00e fda4 	bl	8011bfc <iprintf>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030ba:	4619      	mov	r1, r3
 80030bc:	481c      	ldr	r0, [pc, #112]	@ (8003130 <ES_WIFI_SendData+0x168>)
 80030be:	f00e fd9d 	bl	8011bfc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 80030c2:	2302      	movs	r3, #2
 80030c4:	74fb      	strb	r3, [r7, #19]
 80030c6:	e01c      	b.n	8003102 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 80030c8:	f640 0252 	movw	r2, #2130	@ 0x852
 80030cc:	4916      	ldr	r1, [pc, #88]	@ (8003128 <ES_WIFI_SendData+0x160>)
 80030ce:	4817      	ldr	r0, [pc, #92]	@ (800312c <ES_WIFI_SendData+0x164>)
 80030d0:	f00e fd94 	bl	8011bfc <iprintf>
 80030d4:	4817      	ldr	r0, [pc, #92]	@ (8003134 <ES_WIFI_SendData+0x16c>)
 80030d6:	f00e fdf9 	bl	8011ccc <puts>
 80030da:	e012      	b.n	8003102 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 80030dc:	f640 0257 	movw	r2, #2135	@ 0x857
 80030e0:	4911      	ldr	r1, [pc, #68]	@ (8003128 <ES_WIFI_SendData+0x160>)
 80030e2:	4812      	ldr	r0, [pc, #72]	@ (800312c <ES_WIFI_SendData+0x164>)
 80030e4:	f00e fd8a 	bl	8011bfc <iprintf>
 80030e8:	4813      	ldr	r0, [pc, #76]	@ (8003138 <ES_WIFI_SendData+0x170>)
 80030ea:	f00e fdef 	bl	8011ccc <puts>
 80030ee:	e008      	b.n	8003102 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 80030f0:	f640 025c 	movw	r2, #2140	@ 0x85c
 80030f4:	490c      	ldr	r1, [pc, #48]	@ (8003128 <ES_WIFI_SendData+0x160>)
 80030f6:	480d      	ldr	r0, [pc, #52]	@ (800312c <ES_WIFI_SendData+0x164>)
 80030f8:	f00e fd80 	bl	8011bfc <iprintf>
 80030fc:	480f      	ldr	r0, [pc, #60]	@ (800313c <ES_WIFI_SendData+0x174>)
 80030fe:	f00e fde5 	bl	8011ccc <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d102      	bne.n	800310e <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	2200      	movs	r2, #0
 800310c:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 800310e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	08013888 	.word	0x08013888
 800311c:	08013a44 	.word	0x08013a44
 8003120:	08013a4c 	.word	0x08013a4c
 8003124:	08013a58 	.word	0x08013a58
 8003128:	08013918 	.word	0x08013918
 800312c:	08013938 	.word	0x08013938
 8003130:	08013a60 	.word	0x08013a60
 8003134:	08013a7c 	.word	0x08013a7c
 8003138:	08013a98 	.word	0x08013a98
 800313c:	08013aac 	.word	0x08013aac

08003140 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af02      	add	r7, sp, #8
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	461a      	mov	r2, r3
 800314c:	460b      	mov	r3, r1
 800314e:	72fb      	strb	r3, [r7, #11]
 8003150:	4613      	mov	r3, r2
 8003152:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003154:	2302      	movs	r3, #2
 8003156:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800315e:	2301      	movs	r3, #1
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	e001      	b.n	8003168 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8003168:	893b      	ldrh	r3, [r7, #8]
 800316a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800316e:	f200 808b 	bhi.w	8003288 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003178:	7afa      	ldrb	r2, [r7, #11]
 800317a:	4946      	ldr	r1, [pc, #280]	@ (8003294 <ES_WIFI_ReceiveData+0x154>)
 800317c:	4618      	mov	r0, r3
 800317e:	f00e fde3 	bl	8011d48 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800318e:	461a      	mov	r2, r3
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fb5b 	bl	800284c <AT_ExecuteCommand>
 8003196:	4603      	mov	r3, r0
 8003198:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800319a:	7cfb      	ldrb	r3, [r7, #19]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d165      	bne.n	800326c <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031a6:	893a      	ldrh	r2, [r7, #8]
 80031a8:	493b      	ldr	r1, [pc, #236]	@ (8003298 <ES_WIFI_ReceiveData+0x158>)
 80031aa:	4618      	mov	r0, r3
 80031ac:	f00e fdcc 	bl	8011d48 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031bc:	461a      	mov	r2, r3
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f7ff fb44 	bl	800284c <AT_ExecuteCommand>
 80031c4:	4603      	mov	r3, r0
 80031c6:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 80031c8:	7cfb      	ldrb	r3, [r7, #19]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d141      	bne.n	8003252 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	4931      	ldr	r1, [pc, #196]	@ (800329c <ES_WIFI_ReceiveData+0x15c>)
 80031d8:	4618      	mov	r0, r3
 80031da:	f00e fdb5 	bl	8011d48 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031ea:	461a      	mov	r2, r3
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f7ff fb2d 	bl	800284c <AT_ExecuteCommand>
 80031f2:	4603      	mov	r3, r0
 80031f4:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 80031f6:	7cfb      	ldrb	r3, [r7, #19]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d120      	bne.n	800323e <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003202:	4927      	ldr	r1, [pc, #156]	@ (80032a0 <ES_WIFI_ReceiveData+0x160>)
 8003204:	4618      	mov	r0, r3
 8003206:	f00e fd9f 	bl	8011d48 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003210:	893a      	ldrh	r2, [r7, #8]
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	4613      	mov	r3, r2
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f7ff fbf2 	bl	8002a04 <AT_RequestReceiveData>
 8003220:	4603      	mov	r3, r0
 8003222:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8003224:	7cfb      	ldrb	r3, [r7, #19]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d02e      	beq.n	8003288 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 800322a:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 800322e:	491d      	ldr	r1, [pc, #116]	@ (80032a4 <ES_WIFI_ReceiveData+0x164>)
 8003230:	481d      	ldr	r0, [pc, #116]	@ (80032a8 <ES_WIFI_ReceiveData+0x168>)
 8003232:	f00e fce3 	bl	8011bfc <iprintf>
 8003236:	481d      	ldr	r0, [pc, #116]	@ (80032ac <ES_WIFI_ReceiveData+0x16c>)
 8003238:	f00e fd48 	bl	8011ccc <puts>
 800323c:	e024      	b.n	8003288 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 800323e:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8003242:	4918      	ldr	r1, [pc, #96]	@ (80032a4 <ES_WIFI_ReceiveData+0x164>)
 8003244:	4818      	ldr	r0, [pc, #96]	@ (80032a8 <ES_WIFI_ReceiveData+0x168>)
 8003246:	f00e fcd9 	bl	8011bfc <iprintf>
 800324a:	4819      	ldr	r0, [pc, #100]	@ (80032b0 <ES_WIFI_ReceiveData+0x170>)
 800324c:	f00e fd3e 	bl	8011ccc <puts>
 8003250:	e01a      	b.n	8003288 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8003252:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 8003256:	4913      	ldr	r1, [pc, #76]	@ (80032a4 <ES_WIFI_ReceiveData+0x164>)
 8003258:	4813      	ldr	r0, [pc, #76]	@ (80032a8 <ES_WIFI_ReceiveData+0x168>)
 800325a:	f00e fccf 	bl	8011bfc <iprintf>
 800325e:	4815      	ldr	r0, [pc, #84]	@ (80032b4 <ES_WIFI_ReceiveData+0x174>)
 8003260:	f00e fd34 	bl	8011ccc <puts>
        *Receivedlen = 0;
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	2200      	movs	r2, #0
 8003268:	801a      	strh	r2, [r3, #0]
 800326a:	e00d      	b.n	8003288 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 800326c:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8003270:	490c      	ldr	r1, [pc, #48]	@ (80032a4 <ES_WIFI_ReceiveData+0x164>)
 8003272:	480d      	ldr	r0, [pc, #52]	@ (80032a8 <ES_WIFI_ReceiveData+0x168>)
 8003274:	f00e fcc2 	bl	8011bfc <iprintf>
 8003278:	480f      	ldr	r0, [pc, #60]	@ (80032b8 <ES_WIFI_ReceiveData+0x178>)
 800327a:	f00e fd27 	bl	8011ccc <puts>
      issue15++;
 800327e:	4b0f      	ldr	r3, [pc, #60]	@ (80032bc <ES_WIFI_ReceiveData+0x17c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	3301      	adds	r3, #1
 8003284:	4a0d      	ldr	r2, [pc, #52]	@ (80032bc <ES_WIFI_ReceiveData+0x17c>)
 8003286:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8003288:	7cfb      	ldrb	r3, [r7, #19]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	08013888 	.word	0x08013888
 8003298:	08013ad0 	.word	0x08013ad0
 800329c:	08013ad8 	.word	0x08013ad8
 80032a0:	08013ae0 	.word	0x08013ae0
 80032a4:	08013918 	.word	0x08013918
 80032a8:	08013938 	.word	0x08013938
 80032ac:	08013ae4 	.word	0x08013ae4
 80032b0:	08013b04 	.word	0x08013b04
 80032b4:	08013b1c 	.word	0x08013b1c
 80032b8:	08013b3c 	.word	0x08013b3c
 80032bc:	20000c70 	.word	0x20000c70

080032c0 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08c      	sub	sp, #48	@ 0x30
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 80032c8:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032cc:	4a56      	ldr	r2, [pc, #344]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80032d4:	4b54      	ldr	r3, [pc, #336]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032dc:	61bb      	str	r3, [r7, #24]
 80032de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e0:	4b51      	ldr	r3, [pc, #324]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e4:	4a50      	ldr	r2, [pc, #320]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032e6:	f043 0302 	orr.w	r3, r3, #2
 80032ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032ec:	4b4e      	ldr	r3, [pc, #312]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 80032fe:	f043 0304 	orr.w	r3, r3, #4
 8003302:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003304:	4b48      	ldr	r3, [pc, #288]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 8003306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	613b      	str	r3, [r7, #16]
 800330e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003310:	4b45      	ldr	r3, [pc, #276]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 8003312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003314:	4a44      	ldr	r2, [pc, #272]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 8003316:	f043 0310 	orr.w	r3, r3, #16
 800331a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800331c:	4b42      	ldr	r3, [pc, #264]	@ (8003428 <SPI_WIFI_MspInit+0x168>)
 800331e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003320:	f003 0310 	and.w	r3, r3, #16
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003328:	2200      	movs	r2, #0
 800332a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800332e:	483f      	ldr	r0, [pc, #252]	@ (800342c <SPI_WIFI_MspInit+0x16c>)
 8003330:	f001 fd34 	bl	8004d9c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003334:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003338:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800333a:	2301      	movs	r3, #1
 800333c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800333e:	2300      	movs	r3, #0
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003342:	2300      	movs	r3, #0
 8003344:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8003346:	f107 031c 	add.w	r3, r7, #28
 800334a:	4619      	mov	r1, r3
 800334c:	4837      	ldr	r0, [pc, #220]	@ (800342c <SPI_WIFI_MspInit+0x16c>)
 800334e:	f001 fa6f 	bl	8004830 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003352:	2302      	movs	r3, #2
 8003354:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8003356:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800335a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800335c:	2300      	movs	r3, #0
 800335e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003360:	2300      	movs	r3, #0
 8003362:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003364:	f107 031c 	add.w	r3, r7, #28
 8003368:	4619      	mov	r1, r3
 800336a:	4831      	ldr	r0, [pc, #196]	@ (8003430 <SPI_WIFI_MspInit+0x170>)
 800336c:	f001 fa60 	bl	8004830 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003370:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003374:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003376:	2301      	movs	r3, #1
 8003378:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800337e:	2300      	movs	r3, #0
 8003380:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003382:	2300      	movs	r3, #0
 8003384:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003386:	f107 031c 	add.w	r3, r7, #28
 800338a:	4619      	mov	r1, r3
 800338c:	4828      	ldr	r0, [pc, #160]	@ (8003430 <SPI_WIFI_MspInit+0x170>)
 800338e:	f001 fa4f 	bl	8004830 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003392:	2201      	movs	r2, #1
 8003394:	2101      	movs	r1, #1
 8003396:	4826      	ldr	r0, [pc, #152]	@ (8003430 <SPI_WIFI_MspInit+0x170>)
 8003398:	f001 fd00 	bl	8004d9c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 800339c:	2301      	movs	r3, #1
 800339e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80033a0:	2301      	movs	r3, #1
 80033a2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80033a4:	2300      	movs	r3, #0
 80033a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80033a8:	2301      	movs	r3, #1
 80033aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 80033ac:	f107 031c 	add.w	r3, r7, #28
 80033b0:	4619      	mov	r1, r3
 80033b2:	481f      	ldr	r0, [pc, #124]	@ (8003430 <SPI_WIFI_MspInit+0x170>)
 80033b4:	f001 fa3c 	bl	8004830 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 80033b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033bc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80033be:	2302      	movs	r3, #2
 80033c0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80033c6:	2301      	movs	r3, #1
 80033c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80033ca:	2306      	movs	r3, #6
 80033cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80033ce:	f107 031c 	add.w	r3, r7, #28
 80033d2:	4619      	mov	r1, r3
 80033d4:	4817      	ldr	r0, [pc, #92]	@ (8003434 <SPI_WIFI_MspInit+0x174>)
 80033d6:	f001 fa2b 	bl	8004830 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80033da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033de:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80033e0:	2302      	movs	r3, #2
 80033e2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80033e8:	2301      	movs	r3, #1
 80033ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80033ec:	2306      	movs	r3, #6
 80033ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80033f0:	f107 031c 	add.w	r3, r7, #28
 80033f4:	4619      	mov	r1, r3
 80033f6:	480f      	ldr	r0, [pc, #60]	@ (8003434 <SPI_WIFI_MspInit+0x174>)
 80033f8:	f001 fa1a 	bl	8004830 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80033fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003400:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003402:	2302      	movs	r3, #2
 8003404:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003406:	2301      	movs	r3, #1
 8003408:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800340a:	2301      	movs	r3, #1
 800340c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800340e:	2306      	movs	r3, #6
 8003410:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003412:	f107 031c 	add.w	r3, r7, #28
 8003416:	4619      	mov	r1, r3
 8003418:	4806      	ldr	r0, [pc, #24]	@ (8003434 <SPI_WIFI_MspInit+0x174>)
 800341a:	f001 fa09 	bl	8004830 <HAL_GPIO_Init>
}
 800341e:	bf00      	nop
 8003420:	3730      	adds	r7, #48	@ 0x30
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	48000400 	.word	0x48000400
 8003430:	48001000 	.word	0x48001000
 8003434:	48000800 	.word	0x48000800

08003438 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003442:	2300      	movs	r3, #0
 8003444:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8003446:	88fb      	ldrh	r3, [r7, #6]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d145      	bne.n	80034d8 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 800344c:	4b27      	ldr	r3, [pc, #156]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 800344e:	4a28      	ldr	r2, [pc, #160]	@ (80034f0 <SPI_WIFI_Init+0xb8>)
 8003450:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003452:	4826      	ldr	r0, [pc, #152]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003454:	f7ff ff34 	bl	80032c0 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003458:	4b24      	ldr	r3, [pc, #144]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 800345a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800345e:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003460:	4b22      	ldr	r3, [pc, #136]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8003466:	4b21      	ldr	r3, [pc, #132]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003468:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800346c:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800346e:	4b1f      	ldr	r3, [pc, #124]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003470:	2200      	movs	r2, #0
 8003472:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003474:	4b1d      	ldr	r3, [pc, #116]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003476:	2200      	movs	r2, #0
 8003478:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800347a:	4b1c      	ldr	r3, [pc, #112]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 800347c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003480:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003482:	4b1a      	ldr	r3, [pc, #104]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003484:	2210      	movs	r2, #16
 8003486:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003488:	4b18      	ldr	r3, [pc, #96]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 800348a:	2200      	movs	r2, #0
 800348c:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800348e:	4b17      	ldr	r3, [pc, #92]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003490:	2200      	movs	r2, #0
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003494:	4b15      	ldr	r3, [pc, #84]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 8003496:	2200      	movs	r2, #0
 8003498:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 800349a:	4b14      	ldr	r3, [pc, #80]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 800349c:	2200      	movs	r2, #0
 800349e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 80034a0:	4812      	ldr	r0, [pc, #72]	@ (80034ec <SPI_WIFI_Init+0xb4>)
 80034a2:	f004 fc65 	bl	8007d70 <HAL_SPI_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 80034ac:	f04f 33ff 	mov.w	r3, #4294967295
 80034b0:	e018      	b.n	80034e4 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 80034b2:	2200      	movs	r2, #0
 80034b4:	2105      	movs	r1, #5
 80034b6:	2007      	movs	r0, #7
 80034b8:	f001 f834 	bl	8004524 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 80034bc:	2007      	movs	r0, #7
 80034be:	f001 f84d 	bl	800455c <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2105      	movs	r1, #5
 80034c6:	2033      	movs	r0, #51	@ 0x33
 80034c8:	f001 f82c 	bl	8004524 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 80034cc:	2033      	movs	r0, #51	@ 0x33
 80034ce:	f001 f845 	bl	800455c <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 80034d2:	200a      	movs	r0, #10
 80034d4:	f000 f9fe 	bl	80038d4 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 80034d8:	f000 f80c 	bl	80034f4 <SPI_WIFI_ResetModule>
 80034dc:	4603      	mov	r3, r0
 80034de:	73fb      	strb	r3, [r7, #15]

  return rc;
 80034e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	20000c74 	.word	0x20000c74
 80034f0:	40003c00 	.word	0x40003c00

080034f4 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80034fa:	f000 ff07 	bl	800430c <HAL_GetTick>
 80034fe:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8003504:	2200      	movs	r2, #0
 8003506:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800350a:	4830      	ldr	r0, [pc, #192]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 800350c:	f001 fc46 	bl	8004d9c <HAL_GPIO_WritePin>
 8003510:	200a      	movs	r0, #10
 8003512:	f000 ff07 	bl	8004324 <HAL_Delay>
 8003516:	2201      	movs	r2, #1
 8003518:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800351c:	482b      	ldr	r0, [pc, #172]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 800351e:	f001 fc3d 	bl	8004d9c <HAL_GPIO_WritePin>
 8003522:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003526:	f000 fefd 	bl	8004324 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 800352a:	2200      	movs	r2, #0
 800352c:	2101      	movs	r1, #1
 800352e:	4827      	ldr	r0, [pc, #156]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 8003530:	f001 fc34 	bl	8004d9c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003534:	200f      	movs	r0, #15
 8003536:	f000 f9cd 	bl	80038d4 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800353a:	e020      	b.n	800357e <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	463a      	mov	r2, r7
 8003540:	18d1      	adds	r1, r2, r3
 8003542:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003546:	2201      	movs	r2, #1
 8003548:	4821      	ldr	r0, [pc, #132]	@ (80035d0 <SPI_WIFI_ResetModule+0xdc>)
 800354a:	f004 fcdc 	bl	8007f06 <HAL_SPI_Receive>
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	3302      	adds	r3, #2
 8003556:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8003558:	f000 fed8 	bl	800430c <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003566:	d202      	bcs.n	800356e <SPI_WIFI_ResetModule+0x7a>
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d007      	beq.n	800357e <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800356e:	2201      	movs	r2, #1
 8003570:	2101      	movs	r1, #1
 8003572:	4816      	ldr	r0, [pc, #88]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 8003574:	f001 fc12 	bl	8004d9c <HAL_GPIO_WritePin>
      return -1;
 8003578:	f04f 33ff 	mov.w	r3, #4294967295
 800357c:	e021      	b.n	80035c2 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800357e:	2102      	movs	r1, #2
 8003580:	4812      	ldr	r0, [pc, #72]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 8003582:	f001 fbf3 	bl	8004d6c <HAL_GPIO_ReadPin>
 8003586:	4603      	mov	r3, r0
 8003588:	2b01      	cmp	r3, #1
 800358a:	d0d7      	beq.n	800353c <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 800358c:	2201      	movs	r2, #1
 800358e:	2101      	movs	r1, #1
 8003590:	480e      	ldr	r0, [pc, #56]	@ (80035cc <SPI_WIFI_ResetModule+0xd8>)
 8003592:	f001 fc03 	bl	8004d9c <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003596:	783b      	ldrb	r3, [r7, #0]
 8003598:	2b15      	cmp	r3, #21
 800359a:	d10e      	bne.n	80035ba <SPI_WIFI_ResetModule+0xc6>
 800359c:	787b      	ldrb	r3, [r7, #1]
 800359e:	2b15      	cmp	r3, #21
 80035a0:	d10b      	bne.n	80035ba <SPI_WIFI_ResetModule+0xc6>
 80035a2:	78bb      	ldrb	r3, [r7, #2]
 80035a4:	2b0d      	cmp	r3, #13
 80035a6:	d108      	bne.n	80035ba <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 80035a8:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 80035aa:	2b0a      	cmp	r3, #10
 80035ac:	d105      	bne.n	80035ba <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 80035ae:	793b      	ldrb	r3, [r7, #4]
 80035b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80035b2:	d102      	bne.n	80035ba <SPI_WIFI_ResetModule+0xc6>
 80035b4:	797b      	ldrb	r3, [r7, #5]
 80035b6:	2b20      	cmp	r3, #32
 80035b8:	d002      	beq.n	80035c0 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 80035ba:	f04f 33ff 	mov.w	r3, #4294967295
 80035be:	e000      	b.n	80035c2 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	48001000 	.word	0x48001000
 80035d0:	20000c74 	.word	0x20000c74

080035d4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80035d8:	4802      	ldr	r0, [pc, #8]	@ (80035e4 <SPI_WIFI_DeInit+0x10>)
 80035da:	f004 fc6c 	bl	8007eb6 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000c74 	.word	0x20000c74

080035e8 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80035f0:	f000 fe8c 	bl	800430c <HAL_GetTick>
 80035f4:	4603      	mov	r3, r0
 80035f6:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80035f8:	e00a      	b.n	8003610 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80035fa:	f000 fe87 	bl	800430c <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	1ad2      	subs	r2, r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	429a      	cmp	r2, r3
 8003608:	d902      	bls.n	8003610 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800360a:	f04f 33ff 	mov.w	r3, #4294967295
 800360e:	e007      	b.n	8003620 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8003610:	2102      	movs	r1, #2
 8003612:	4805      	ldr	r0, [pc, #20]	@ (8003628 <wait_cmddata_rdy_high+0x40>)
 8003614:	f001 fbaa 	bl	8004d6c <HAL_GPIO_ReadPin>
 8003618:	4603      	mov	r3, r0
 800361a:	2b01      	cmp	r3, #1
 800361c:	d1ed      	bne.n	80035fa <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	48001000 	.word	0x48001000

0800362c <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003634:	f000 fe6a 	bl	800430c <HAL_GetTick>
 8003638:	4603      	mov	r3, r0
 800363a:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800363c:	e00a      	b.n	8003654 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800363e:	f000 fe65 	bl	800430c <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1ad2      	subs	r2, r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	429a      	cmp	r2, r3
 800364c:	d902      	bls.n	8003654 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800364e:	f04f 33ff 	mov.w	r3, #4294967295
 8003652:	e004      	b.n	800365e <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8003654:	4b04      	ldr	r3, [pc, #16]	@ (8003668 <wait_cmddata_rdy_rising_event+0x3c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d0f0      	beq.n	800363e <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800365c:	2300      	movs	r3, #0
#endif
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000ce0 	.word	0x20000ce0

0800366c <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003674:	f000 fe4a 	bl	800430c <HAL_GetTick>
 8003678:	4603      	mov	r3, r0
 800367a:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 800367c:	e00a      	b.n	8003694 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800367e:	f000 fe45 	bl	800430c <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1ad2      	subs	r2, r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	429a      	cmp	r2, r3
 800368c:	d902      	bls.n	8003694 <wait_spi_rx_event+0x28>
    {
      return -1;
 800368e:	f04f 33ff 	mov.w	r3, #4294967295
 8003692:	e004      	b.n	800369e <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003694:	4b04      	ldr	r3, [pc, #16]	@ (80036a8 <wait_spi_rx_event+0x3c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d0f0      	beq.n	800367e <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 800369c:	2300      	movs	r3, #0
#endif
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20000cd8 	.word	0x20000cd8

080036ac <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80036b4:	f000 fe2a 	bl	800430c <HAL_GetTick>
 80036b8:	4603      	mov	r3, r0
 80036ba:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 80036bc:	e00a      	b.n	80036d4 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80036be:	f000 fe25 	bl	800430c <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	1ad2      	subs	r2, r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d902      	bls.n	80036d4 <wait_spi_tx_event+0x28>
    {
      return -1;
 80036ce:	f04f 33ff 	mov.w	r3, #4294967295
 80036d2:	e004      	b.n	80036de <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 80036d4:	4b04      	ldr	r3, [pc, #16]	@ (80036e8 <wait_spi_tx_event+0x3c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d0f0      	beq.n	80036be <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80036dc:	2300      	movs	r3, #0
#endif
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	20000cdc 	.word	0x20000cdc

080036ec <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	460b      	mov	r3, r1
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 80036fe:	2201      	movs	r2, #1
 8003700:	2101      	movs	r1, #1
 8003702:	4834      	ldr	r0, [pc, #208]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 8003704:	f001 fb4a 	bl	8004d9c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003708:	2003      	movs	r0, #3
 800370a:	f000 f8e3 	bl	80038d4 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff8b 	bl	800362c <wait_cmddata_rdy_rising_event>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	da02      	bge.n	8003722 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 800371c:	f06f 0302 	mvn.w	r3, #2
 8003720:	e054      	b.n	80037cc <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003722:	2200      	movs	r2, #0
 8003724:	2101      	movs	r1, #1
 8003726:	482b      	ldr	r0, [pc, #172]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 8003728:	f001 fb38 	bl	8004d9c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800372c:	200f      	movs	r0, #15
 800372e:	f000 f8d1 	bl	80038d4 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003732:	e03d      	b.n	80037b0 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8003734:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003738:	897b      	ldrh	r3, [r7, #10]
 800373a:	429a      	cmp	r2, r3
 800373c:	db02      	blt.n	8003744 <SPI_WIFI_ReceiveData+0x58>
 800373e:	897b      	ldrh	r3, [r7, #10]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d13c      	bne.n	80037be <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8003744:	4b24      	ldr	r3, [pc, #144]	@ (80037d8 <SPI_WIFI_ReceiveData+0xec>)
 8003746:	2201      	movs	r2, #1
 8003748:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800374a:	f107 0314 	add.w	r3, r7, #20
 800374e:	2201      	movs	r2, #1
 8003750:	4619      	mov	r1, r3
 8003752:	4822      	ldr	r0, [pc, #136]	@ (80037dc <SPI_WIFI_ReceiveData+0xf0>)
 8003754:	f004 ffb6 	bl	80086c4 <HAL_SPI_Receive_IT>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800375e:	2201      	movs	r2, #1
 8003760:	2101      	movs	r1, #1
 8003762:	481c      	ldr	r0, [pc, #112]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 8003764:	f001 fb1a 	bl	8004d9c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003768:	f04f 33ff 	mov.w	r3, #4294967295
 800376c:	e02e      	b.n	80037cc <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff7b 	bl	800366c <wait_spi_rx_event>

      pData[0] = tmp[0];
 8003776:	7d3a      	ldrb	r2, [r7, #20]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	3301      	adds	r3, #1
 8003780:	7d7a      	ldrb	r2, [r7, #21]
 8003782:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003784:	8afb      	ldrh	r3, [r7, #22]
 8003786:	3302      	adds	r3, #2
 8003788:	b29b      	uxth	r3, r3
 800378a:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	3302      	adds	r3, #2
 8003790:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8003792:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003796:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800379a:	db09      	blt.n	80037b0 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 800379c:	2201      	movs	r2, #1
 800379e:	2101      	movs	r1, #1
 80037a0:	480c      	ldr	r0, [pc, #48]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 80037a2:	f001 fafb 	bl	8004d9c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 80037a6:	f7ff fea5 	bl	80034f4 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 80037aa:	f06f 0303 	mvn.w	r3, #3
 80037ae:	e00d      	b.n	80037cc <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 80037b0:	2102      	movs	r1, #2
 80037b2:	4808      	ldr	r0, [pc, #32]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 80037b4:	f001 fada 	bl	8004d6c <HAL_GPIO_ReadPin>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d0ba      	beq.n	8003734 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 80037be:	2201      	movs	r2, #1
 80037c0:	2101      	movs	r1, #1
 80037c2:	4804      	ldr	r0, [pc, #16]	@ (80037d4 <SPI_WIFI_ReceiveData+0xe8>)
 80037c4:	f001 faea 	bl	8004d9c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 80037c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	48001000 	.word	0x48001000
 80037d8:	20000cd8 	.word	0x20000cd8
 80037dc:	20000c74 	.word	0x20000c74

080037e0 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	460b      	mov	r3, r1
 80037ea:	607a      	str	r2, [r7, #4]
 80037ec:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff fef9 	bl	80035e8 <wait_cmddata_rdy_high>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	da02      	bge.n	8003802 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80037fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003800:	e04f      	b.n	80038a2 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8003802:	4b2a      	ldr	r3, [pc, #168]	@ (80038ac <SPI_WIFI_SendData+0xcc>)
 8003804:	2201      	movs	r2, #1
 8003806:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003808:	2200      	movs	r2, #0
 800380a:	2101      	movs	r1, #1
 800380c:	4828      	ldr	r0, [pc, #160]	@ (80038b0 <SPI_WIFI_SendData+0xd0>)
 800380e:	f001 fac5 	bl	8004d9c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003812:	200f      	movs	r0, #15
 8003814:	f000 f85e 	bl	80038d4 <SPI_WIFI_DelayUs>
  if (len > 1)
 8003818:	897b      	ldrh	r3, [r7, #10]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d919      	bls.n	8003852 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 800381e:	4b25      	ldr	r3, [pc, #148]	@ (80038b4 <SPI_WIFI_SendData+0xd4>)
 8003820:	2201      	movs	r2, #1
 8003822:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8003824:	897b      	ldrh	r3, [r7, #10]
 8003826:	085b      	lsrs	r3, r3, #1
 8003828:	b29b      	uxth	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	68f9      	ldr	r1, [r7, #12]
 800382e:	4822      	ldr	r0, [pc, #136]	@ (80038b8 <SPI_WIFI_SendData+0xd8>)
 8003830:	f004 fec0 	bl	80085b4 <HAL_SPI_Transmit_IT>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d007      	beq.n	800384a <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800383a:	2201      	movs	r2, #1
 800383c:	2101      	movs	r1, #1
 800383e:	481c      	ldr	r0, [pc, #112]	@ (80038b0 <SPI_WIFI_SendData+0xd0>)
 8003840:	f001 faac 	bl	8004d9c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003844:	f04f 33ff 	mov.w	r3, #4294967295
 8003848:	e02b      	b.n	80038a2 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff ff2d 	bl	80036ac <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8003852:	897b      	ldrh	r3, [r7, #10]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d020      	beq.n	800389e <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 800385c:	897b      	ldrh	r3, [r7, #10]
 800385e:	3b01      	subs	r3, #1
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4413      	add	r3, r2
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8003868:	230a      	movs	r3, #10
 800386a:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 800386c:	4b11      	ldr	r3, [pc, #68]	@ (80038b4 <SPI_WIFI_SendData+0xd4>)
 800386e:	2201      	movs	r2, #1
 8003870:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8003872:	f107 0314 	add.w	r3, r7, #20
 8003876:	2201      	movs	r2, #1
 8003878:	4619      	mov	r1, r3
 800387a:	480f      	ldr	r0, [pc, #60]	@ (80038b8 <SPI_WIFI_SendData+0xd8>)
 800387c:	f004 fe9a 	bl	80085b4 <HAL_SPI_Transmit_IT>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d007      	beq.n	8003896 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8003886:	2201      	movs	r2, #1
 8003888:	2101      	movs	r1, #1
 800388a:	4809      	ldr	r0, [pc, #36]	@ (80038b0 <SPI_WIFI_SendData+0xd0>)
 800388c:	f001 fa86 	bl	8004d9c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003890:	f04f 33ff 	mov.w	r3, #4294967295
 8003894:	e005      	b.n	80038a2 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff ff07 	bl	80036ac <wait_spi_tx_event>
    
  }
  return len;
 800389e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3718      	adds	r7, #24
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000ce0 	.word	0x20000ce0
 80038b0:	48001000 	.word	0x48001000
 80038b4:	20000cdc 	.word	0x20000cdc
 80038b8:	20000c74 	.word	0x20000c74

080038bc <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f000 fd2d 	bl	8004324 <HAL_Delay>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80038dc:	2300      	movs	r3, #0
 80038de:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 80038e4:	4b20      	ldr	r3, [pc, #128]	@ (8003968 <SPI_WIFI_DelayUs+0x94>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d122      	bne.n	8003932 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 80038ec:	4b1f      	ldr	r3, [pc, #124]	@ (800396c <SPI_WIFI_DelayUs+0x98>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003970 <SPI_WIFI_DelayUs+0x9c>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	099b      	lsrs	r3, r3, #6
 80038f8:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8003902:	f000 fd03 	bl	800430c <HAL_GetTick>
 8003906:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8003908:	e002      	b.n	8003910 <SPI_WIFI_DelayUs+0x3c>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	3b01      	subs	r3, #1
 800390e:	60bb      	str	r3, [r7, #8]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1f9      	bne.n	800390a <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 8003916:	f000 fcf9 	bl	800430c <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	4a11      	ldr	r2, [pc, #68]	@ (8003968 <SPI_WIFI_DelayUs+0x94>)
 8003922:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8003924:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <SPI_WIFI_DelayUs+0x94>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d102      	bne.n	8003932 <SPI_WIFI_DelayUs+0x5e>
 800392c:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <SPI_WIFI_DelayUs+0x94>)
 800392e:	2201      	movs	r2, #1
 8003930:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8003932:	4b0e      	ldr	r3, [pc, #56]	@ (800396c <SPI_WIFI_DelayUs+0x98>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a0f      	ldr	r2, [pc, #60]	@ (8003974 <SPI_WIFI_DelayUs+0xa0>)
 8003938:	fba2 2303 	umull	r2, r3, r2, r3
 800393c:	0c9a      	lsrs	r2, r3, #18
 800393e:	4b0a      	ldr	r3, [pc, #40]	@ (8003968 <SPI_WIFI_DelayUs+0x94>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	fb02 f303 	mul.w	r3, r2, r3
 8003950:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8003952:	e002      	b.n	800395a <SPI_WIFI_DelayUs+0x86>
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3b01      	subs	r3, #1
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1f9      	bne.n	8003954 <SPI_WIFI_DelayUs+0x80>
  return;
 8003960:	bf00      	nop
}
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20000ce4 	.word	0x20000ce4
 800396c:	20000008 	.word	0x20000008
 8003970:	10624dd3 	.word	0x10624dd3
 8003974:	431bde83 	.word	0x431bde83

08003978 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003980:	4b06      	ldr	r3, [pc, #24]	@ (800399c <HAL_SPI_RxCpltCallback+0x24>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003988:	4b04      	ldr	r3, [pc, #16]	@ (800399c <HAL_SPI_RxCpltCallback+0x24>)
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
  }
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	20000cd8 	.word	0x20000cd8

080039a0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 80039a8:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_SPI_TxCpltCallback+0x24>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d002      	beq.n	80039b6 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80039b0:	4b04      	ldr	r3, [pc, #16]	@ (80039c4 <HAL_SPI_TxCpltCallback+0x24>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
  }
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	20000cdc 	.word	0x20000cdc

080039c8 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 80039cc:	4b05      	ldr	r3, [pc, #20]	@ (80039e4 <SPI_WIFI_ISR+0x1c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d102      	bne.n	80039da <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80039d4:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <SPI_WIFI_ISR+0x1c>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
   }
}
 80039da:	bf00      	nop
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	20000ce0 	.word	0x20000ce0

080039e8 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80039f2:	2300      	movs	r3, #0
 80039f4:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80039f6:	2110      	movs	r1, #16
 80039f8:	20d4      	movs	r0, #212	@ 0xd4
 80039fa:	f000 fb25 	bl	8004048 <SENSOR_IO_Read>
 80039fe:	4603      	mov	r3, r0
 8003a00:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003a02:	88fb      	ldrh	r3, [r7, #6]
 8003a04:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003a06:	7bbb      	ldrb	r3, [r7, #14]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003a0e:	7bba      	ldrb	r2, [r7, #14]
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003a16:	7bbb      	ldrb	r3, [r7, #14]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	2110      	movs	r1, #16
 8003a1c:	20d4      	movs	r0, #212	@ 0xd4
 8003a1e:	f000 faf9 	bl	8004014 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003a22:	2112      	movs	r1, #18
 8003a24:	20d4      	movs	r0, #212	@ 0xd4
 8003a26:	f000 fb0f 	bl	8004048 <SENSOR_IO_Read>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	0a1b      	lsrs	r3, r3, #8
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003a36:	7bbb      	ldrb	r3, [r7, #14]
 8003a38:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8003a3c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003a3e:	7bba      	ldrb	r2, [r7, #14]
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003a46:	7bbb      	ldrb	r3, [r7, #14]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	2112      	movs	r1, #18
 8003a4c:	20d4      	movs	r0, #212	@ 0xd4
 8003a4e:	f000 fae1 	bl	8004014 <SENSOR_IO_Write>
}
 8003a52:	bf00      	nop
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b082      	sub	sp, #8
 8003a5e:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003a60:	2300      	movs	r3, #0
 8003a62:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003a64:	2110      	movs	r1, #16
 8003a66:	20d4      	movs	r0, #212	@ 0xd4
 8003a68:	f000 faee 	bl	8004048 <SENSOR_IO_Read>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003a70:	79fb      	ldrb	r3, [r7, #7]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003a78:	79fb      	ldrb	r3, [r7, #7]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	2110      	movs	r1, #16
 8003a7e:	20d4      	movs	r0, #212	@ 0xd4
 8003a80:	f000 fac8 	bl	8004014 <SENSOR_IO_Write>
}
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003a90:	f000 fab6 	bl	8004000 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8003a94:	210f      	movs	r1, #15
 8003a96:	20d4      	movs	r0, #212	@ 0xd4
 8003a98:	f000 fad6 	bl	8004048 <SENSOR_IO_Read>
 8003a9c:	4603      	mov	r3, r0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b084      	sub	sp, #16
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003aac:	2300      	movs	r3, #0
 8003aae:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003ab0:	2115      	movs	r1, #21
 8003ab2:	20d4      	movs	r0, #212	@ 0xd4
 8003ab4:	f000 fac8 	bl	8004048 <SENSOR_IO_Read>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
 8003abe:	f023 0310 	bic.w	r3, r3, #16
 8003ac2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8003aca:	7bfb      	ldrb	r3, [r7, #15]
 8003acc:	f043 0310 	orr.w	r3, r3, #16
 8003ad0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8003ad2:	7bfb      	ldrb	r3, [r7, #15]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	2115      	movs	r1, #21
 8003ad8:	20d4      	movs	r0, #212	@ 0xd4
 8003ada:	f000 fa9b 	bl	8004014 <SENSOR_IO_Write>
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003af0:	2300      	movs	r3, #0
 8003af2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003afe:	2110      	movs	r1, #16
 8003b00:	20d4      	movs	r0, #212	@ 0xd4
 8003b02:	f000 faa1 	bl	8004048 <SENSOR_IO_Read>
 8003b06:	4603      	mov	r3, r0
 8003b08:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8003b0a:	f107 0208 	add.w	r2, r7, #8
 8003b0e:	2306      	movs	r3, #6
 8003b10:	2128      	movs	r1, #40	@ 0x28
 8003b12:	20d4      	movs	r0, #212	@ 0xd4
 8003b14:	f000 fab6 	bl	8004084 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	77fb      	strb	r3, [r7, #31]
 8003b1c:	e01a      	b.n	8003b54 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8003b1e:	7ffb      	ldrb	r3, [r7, #31]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	3301      	adds	r3, #1
 8003b24:	3320      	adds	r3, #32
 8003b26:	443b      	add	r3, r7
 8003b28:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	7ffa      	ldrb	r2, [r7, #31]
 8003b32:	0052      	lsls	r2, r2, #1
 8003b34:	3220      	adds	r2, #32
 8003b36:	443a      	add	r2, r7
 8003b38:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	7ffb      	ldrb	r3, [r7, #31]
 8003b42:	b212      	sxth	r2, r2
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	3320      	adds	r3, #32
 8003b48:	443b      	add	r3, r7
 8003b4a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003b4e:	7ffb      	ldrb	r3, [r7, #31]
 8003b50:	3301      	adds	r3, #1
 8003b52:	77fb      	strb	r3, [r7, #31]
 8003b54:	7ffb      	ldrb	r3, [r7, #31]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d9e1      	bls.n	8003b1e <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8003b5a:	7dfb      	ldrb	r3, [r7, #23]
 8003b5c:	f003 030c 	and.w	r3, r3, #12
 8003b60:	2b0c      	cmp	r3, #12
 8003b62:	d829      	bhi.n	8003bb8 <LSM6DSL_AccReadXYZ+0xd0>
 8003b64:	a201      	add	r2, pc, #4	@ (adr r2, 8003b6c <LSM6DSL_AccReadXYZ+0x84>)
 8003b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6a:	bf00      	nop
 8003b6c:	08003ba1 	.word	0x08003ba1
 8003b70:	08003bb9 	.word	0x08003bb9
 8003b74:	08003bb9 	.word	0x08003bb9
 8003b78:	08003bb9 	.word	0x08003bb9
 8003b7c:	08003bb3 	.word	0x08003bb3
 8003b80:	08003bb9 	.word	0x08003bb9
 8003b84:	08003bb9 	.word	0x08003bb9
 8003b88:	08003bb9 	.word	0x08003bb9
 8003b8c:	08003ba7 	.word	0x08003ba7
 8003b90:	08003bb9 	.word	0x08003bb9
 8003b94:	08003bb9 	.word	0x08003bb9
 8003b98:	08003bb9 	.word	0x08003bb9
 8003b9c:	08003bad 	.word	0x08003bad
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003ba0:	4b18      	ldr	r3, [pc, #96]	@ (8003c04 <LSM6DSL_AccReadXYZ+0x11c>)
 8003ba2:	61bb      	str	r3, [r7, #24]
    break;
 8003ba4:	e008      	b.n	8003bb8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8003ba6:	4b18      	ldr	r3, [pc, #96]	@ (8003c08 <LSM6DSL_AccReadXYZ+0x120>)
 8003ba8:	61bb      	str	r3, [r7, #24]
    break;
 8003baa:	e005      	b.n	8003bb8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003bac:	4b17      	ldr	r3, [pc, #92]	@ (8003c0c <LSM6DSL_AccReadXYZ+0x124>)
 8003bae:	61bb      	str	r3, [r7, #24]
    break;
 8003bb0:	e002      	b.n	8003bb8 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8003bb2:	4b17      	ldr	r3, [pc, #92]	@ (8003c10 <LSM6DSL_AccReadXYZ+0x128>)
 8003bb4:	61bb      	str	r3, [r7, #24]
    break;    
 8003bb6:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003bb8:	2300      	movs	r3, #0
 8003bba:	77fb      	strb	r3, [r7, #31]
 8003bbc:	e01a      	b.n	8003bf4 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003bbe:	7ffb      	ldrb	r3, [r7, #31]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	3320      	adds	r3, #32
 8003bc4:	443b      	add	r3, r7
 8003bc6:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003bca:	ee07 3a90 	vmov	s15, r3
 8003bce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bd2:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bda:	7ffb      	ldrb	r3, [r7, #31]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	4413      	add	r3, r2
 8003be2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003be6:	ee17 2a90 	vmov	r2, s15
 8003bea:	b212      	sxth	r2, r2
 8003bec:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003bee:	7ffb      	ldrb	r3, [r7, #31]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	77fb      	strb	r3, [r7, #31]
 8003bf4:	7ffb      	ldrb	r3, [r7, #31]
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d9e1      	bls.n	8003bbe <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8003bfa:	bf00      	nop
 8003bfc:	bf00      	nop
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	3d79db23 	.word	0x3d79db23
 8003c08:	3df9db23 	.word	0x3df9db23
 8003c0c:	3e79db23 	.word	0x3e79db23
 8003c10:	3ef9db23 	.word	0x3ef9db23

08003c14 <LSM6DSL_FifoReset>:
    pfData[i]=( float )(pnRawData[i] * sensitivity);
  }
}

void LSM6DSL_FifoReset(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
  /* Poner FIFO en bypass y volver a FIFO para “vaciarla” */
  uint8_t ctrl5 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5);
 8003c1a:	210a      	movs	r1, #10
 8003c1c:	20d4      	movs	r0, #212	@ 0xd4
 8003c1e:	f000 fa13 	bl	8004048 <SENSOR_IO_Read>
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]

  /* FIFO_MODE[2:0] = 000 bypass (mantén ODR bits) */
  ctrl5 &= ~0x07;
 8003c26:	79fb      	ldrb	r3, [r7, #7]
 8003c28:	f023 0307 	bic.w	r3, r3, #7
 8003c2c:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	461a      	mov	r2, r3
 8003c32:	210a      	movs	r1, #10
 8003c34:	20d4      	movs	r0, #212	@ 0xd4
 8003c36:	f000 f9ed 	bl	8004014 <SENSOR_IO_Write>

  /* vuelve a FIFO mode (001) */
  ctrl5 = (ctrl5 & ~0x07) | 0x01;
 8003c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3e:	f023 0307 	bic.w	r3, r3, #7
 8003c42:	b25b      	sxtb	r3, r3
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	b25b      	sxtb	r3, r3
 8003c4a:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	210a      	movs	r1, #10
 8003c52:	20d4      	movs	r0, #212	@ 0xd4
 8003c54:	f000 f9de 	bl	8004014 <SENSOR_IO_Write>
}
 8003c58:	bf00      	nop
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <LSM6DSL_FifoGetLevelWords>:

uint16_t LSM6DSL_FifoGetLevelWords(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
  uint8_t s1 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS1);
 8003c66:	213a      	movs	r1, #58	@ 0x3a
 8003c68:	20d4      	movs	r0, #212	@ 0xd4
 8003c6a:	f000 f9ed 	bl	8004048 <SENSOR_IO_Read>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	71fb      	strb	r3, [r7, #7]
  uint8_t s2 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS2);
 8003c72:	213b      	movs	r1, #59	@ 0x3b
 8003c74:	20d4      	movs	r0, #212	@ 0xd4
 8003c76:	f000 f9e7 	bl	8004048 <SENSOR_IO_Read>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	71bb      	strb	r3, [r7, #6]
  return (uint16_t)(((uint16_t)(s2 & 0x0F) << 8) | s1);
 8003c7e:	79bb      	ldrb	r3, [r7, #6]
 8003c80:	b21b      	sxth	r3, r3
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	b21b      	sxth	r3, r3
 8003c86:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c8a:	b21a      	sxth	r2, r3
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	b21b      	sxth	r3, r3
 8003c90:	4313      	orrs	r3, r2
 8003c92:	b21b      	sxth	r3, r3
 8003c94:	b29b      	uxth	r3, r3
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <LSM6DSL_FifoReadXYZRaw>:

void LSM6DSL_FifoReadXYZRaw(int16_t *x, int16_t *y, int16_t *z)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b086      	sub	sp, #24
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	60f8      	str	r0, [r7, #12]
 8003ca6:	60b9      	str	r1, [r7, #8]
 8003ca8:	607a      	str	r2, [r7, #4]
  uint8_t buf[6];

  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 8003caa:	f107 0210 	add.w	r2, r7, #16
 8003cae:	2306      	movs	r3, #6
 8003cb0:	213e      	movs	r1, #62	@ 0x3e
 8003cb2:	20d4      	movs	r0, #212	@ 0xd4
 8003cb4:	f000 f9e6 	bl	8004084 <SENSOR_IO_ReadMultiple>
                         LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L,
                         buf, 6);

  *x = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);
 8003cb8:	7c7b      	ldrb	r3, [r7, #17]
 8003cba:	b21b      	sxth	r3, r3
 8003cbc:	021b      	lsls	r3, r3, #8
 8003cbe:	b21a      	sxth	r2, r3
 8003cc0:	7c3b      	ldrb	r3, [r7, #16]
 8003cc2:	b21b      	sxth	r3, r3
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	b21a      	sxth	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	801a      	strh	r2, [r3, #0]
  *y = (int16_t)((uint16_t)buf[3] << 8 | buf[2]);
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	b21b      	sxth	r3, r3
 8003cd0:	021b      	lsls	r3, r3, #8
 8003cd2:	b21a      	sxth	r2, r3
 8003cd4:	7cbb      	ldrb	r3, [r7, #18]
 8003cd6:	b21b      	sxth	r3, r3
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	b21a      	sxth	r2, r3
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	801a      	strh	r2, [r3, #0]
  *z = (int16_t)((uint16_t)buf[5] << 8 | buf[4]);
 8003ce0:	7d7b      	ldrb	r3, [r7, #21]
 8003ce2:	b21b      	sxth	r3, r3
 8003ce4:	021b      	lsls	r3, r3, #8
 8003ce6:	b21a      	sxth	r2, r3
 8003ce8:	7d3b      	ldrb	r3, [r7, #20]
 8003cea:	b21b      	sxth	r3, r3
 8003cec:	4313      	orrs	r3, r2
 8003cee:	b21a      	sxth	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	801a      	strh	r2, [r3, #0]
}
 8003cf4:	bf00      	nop
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <LSM6DSL_FifoConfig>:

void LSM6DSL_FifoConfig(uint16_t samples_xyz)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	80fb      	strh	r3, [r7, #6]
  uint16_t watermark_words = samples_xyz * 3; /* XYZ = 3 words */
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	0052      	lsls	r2, r2, #1
 8003d0c:	4413      	add	r3, r2
 8003d0e:	81fb      	strh	r3, [r7, #14]
  uint8_t wtm_l = (uint8_t)(watermark_words & 0xFF);
 8003d10:	89fb      	ldrh	r3, [r7, #14]
 8003d12:	737b      	strb	r3, [r7, #13]
  uint8_t wtm_h = (uint8_t)((watermark_words >> 8) & 0x0F);
 8003d14:	89fb      	ldrh	r3, [r7, #14]
 8003d16:	0a1b      	lsrs	r3, r3, #8
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	733b      	strb	r3, [r7, #12]

  /* Asegura auto-increment (IF_INC) y BDU como ya haces en AccInit */
  uint8_t tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003d22:	2112      	movs	r1, #18
 8003d24:	20d4      	movs	r0, #212	@ 0xd4
 8003d26:	f000 f98f 	bl	8004048 <SENSOR_IO_Read>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_ACC_GYRO_IF_INC_ENABLED; /* 0x04 */
 8003d2e:	7afb      	ldrb	r3, [r7, #11]
 8003d30:	f043 0304 	orr.w	r3, r3, #4
 8003d34:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_BDU_BLOCK_UPDATE;        /* 0x40 */
 8003d36:	7afb      	ldrb	r3, [r7, #11]
 8003d38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d3c:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003d3e:	7afb      	ldrb	r3, [r7, #11]
 8003d40:	461a      	mov	r2, r3
 8003d42:	2112      	movs	r1, #18
 8003d44:	20d4      	movs	r0, #212	@ 0xd4
 8003d46:	f000 f965 	bl	8004014 <SENSOR_IO_Write>

  /* Configura acelerómetro en modo normal (ej 52Hz, 2G) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003d4a:	2110      	movs	r1, #16
 8003d4c:	20d4      	movs	r0, #212	@ 0xd4
 8003d4e:	f000 f97b 	bl	8004048 <SENSOR_IO_Read>
 8003d52:	4603      	mov	r3, r0
 8003d54:	72fb      	strb	r3, [r7, #11]
  tmp &= ~0xFC; /* limpia ODR+FS */
 8003d56:	7afb      	ldrb	r3, [r7, #11]
 8003d58:	f003 0303 	and.w	r3, r3, #3
 8003d5c:	72fb      	strb	r3, [r7, #11]
  tmp |= (LSM6DSL_ODR_52Hz | LSM6DSL_ACC_FULLSCALE_2G);
 8003d5e:	7afb      	ldrb	r3, [r7, #11]
 8003d60:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003d64:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003d66:	7afb      	ldrb	r3, [r7, #11]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	2110      	movs	r1, #16
 8003d6c:	20d4      	movs	r0, #212	@ 0xd4
 8003d6e:	f000 f951 	bl	8004014 <SENSOR_IO_Write>

  /* FIFO_CTRL3: mete acelerómetro en FIFO (sin decimación) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL3, 0x01);
 8003d72:	2201      	movs	r2, #1
 8003d74:	2108      	movs	r1, #8
 8003d76:	20d4      	movs	r0, #212	@ 0xd4
 8003d78:	f000 f94c 	bl	8004014 <SENSOR_IO_Write>

  /* Watermark */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL1, wtm_l);
 8003d7c:	7b7b      	ldrb	r3, [r7, #13]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	2106      	movs	r1, #6
 8003d82:	20d4      	movs	r0, #212	@ 0xd4
 8003d84:	f000 f946 	bl	8004014 <SENSOR_IO_Write>
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL2, wtm_h);
 8003d88:	7b3b      	ldrb	r3, [r7, #12]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	2107      	movs	r1, #7
 8003d8e:	20d4      	movs	r0, #212	@ 0xd4
 8003d90:	f000 f940 	bl	8004014 <SENSOR_IO_Write>

  /* FIFO_CTRL5: ODR FIFO = 52Hz (0x30) + FIFO mode (001) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 8003d94:	2231      	movs	r2, #49	@ 0x31
 8003d96:	210a      	movs	r1, #10
 8003d98:	20d4      	movs	r0, #212	@ 0xd4
 8003d9a:	f000 f93b 	bl	8004014 <SENSOR_IO_Write>
                  LSM6DSL_ACC_GYRO_FIFO_CTRL5,
                  (uint8_t)(0x30 | 0x01));

  /* INT1_CTRL: habilita FIFO watermark en INT1 (bit3 en LSM6DSL) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8003d9e:	210d      	movs	r1, #13
 8003da0:	20d4      	movs	r0, #212	@ 0xd4
 8003da2:	f000 f951 	bl	8004048 <SENSOR_IO_Read>
 8003da6:	4603      	mov	r3, r0
 8003da8:	72fb      	strb	r3, [r7, #11]
  tmp |= (1U << 3);
 8003daa:	7afb      	ldrb	r3, [r7, #11]
 8003dac:	f043 0308 	orr.w	r3, r3, #8
 8003db0:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 8003db2:	7afb      	ldrb	r3, [r7, #11]
 8003db4:	461a      	mov	r2, r3
 8003db6:	210d      	movs	r1, #13
 8003db8:	20d4      	movs	r0, #212	@ 0xd4
 8003dba:	f000 f92b 	bl	8004014 <SENSOR_IO_Write>
}
 8003dbe:	bf00      	nop
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	4a06      	ldr	r2, [pc, #24]	@ (8003df0 <BSP_LED_On+0x28>)
 8003dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003dde:	b291      	uxth	r1, r2
 8003de0:	2201      	movs	r2, #1
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 ffda 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8003de8:	bf00      	nop
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	20000040 	.word	0x20000040

08003df4 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8003dfe:	79fb      	ldrb	r3, [r7, #7]
 8003e00:	4a06      	ldr	r2, [pc, #24]	@ (8003e1c <BSP_LED_Off+0x28>)
 8003e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e0a:	b291      	uxth	r1, r2
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 ffc4 	bl	8004d9c <HAL_GPIO_WritePin>
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000040 	.word	0x20000040

08003e20 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	@ 0x28
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2c:	4a26      	ldr	r2, [pc, #152]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e2e:	f043 0302 	orr.w	r3, r3, #2
 8003e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e34:	4b24      	ldr	r3, [pc, #144]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	613b      	str	r3, [r7, #16]
 8003e3e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8003e40:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003e44:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003e46:	2312      	movs	r3, #18
 8003e48:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8003e52:	2304      	movs	r3, #4
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003e56:	f107 0314 	add.w	r3, r7, #20
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	481b      	ldr	r0, [pc, #108]	@ (8003ecc <I2Cx_MspInit+0xac>)
 8003e5e:	f000 fce7 	bl	8004830 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003e62:	f107 0314 	add.w	r3, r7, #20
 8003e66:	4619      	mov	r1, r3
 8003e68:	4818      	ldr	r0, [pc, #96]	@ (8003ecc <I2Cx_MspInit+0xac>)
 8003e6a:	f000 fce1 	bl	8004830 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8003e6e:	4b16      	ldr	r3, [pc, #88]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	4a15      	ldr	r2, [pc, #84]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7a:	4b13      	ldr	r3, [pc, #76]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003e86:	4b10      	ldr	r3, [pc, #64]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e90:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8003e92:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e96:	4a0c      	ldr	r2, [pc, #48]	@ (8003ec8 <I2Cx_MspInit+0xa8>)
 8003e98:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003e9c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	210f      	movs	r1, #15
 8003ea2:	2021      	movs	r0, #33	@ 0x21
 8003ea4:	f000 fb3e 	bl	8004524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003ea8:	2021      	movs	r0, #33	@ 0x21
 8003eaa:	f000 fb57 	bl	800455c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	210f      	movs	r1, #15
 8003eb2:	2022      	movs	r0, #34	@ 0x22
 8003eb4:	f000 fb36 	bl	8004524 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003eb8:	2022      	movs	r0, #34	@ 0x22
 8003eba:	f000 fb4f 	bl	800455c <HAL_NVIC_EnableIRQ>
}
 8003ebe:	bf00      	nop
 8003ec0:	3728      	adds	r7, #40	@ 0x28
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	48000400 	.word	0x48000400

08003ed0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a12      	ldr	r2, [pc, #72]	@ (8003f24 <I2Cx_Init+0x54>)
 8003edc:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a11      	ldr	r2, [pc, #68]	@ (8003f28 <I2Cx_Init+0x58>)
 8003ee2:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff ff89 	bl	8003e20 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 ff74 	bl	8004dfc <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8003f14:	2100      	movs	r1, #0
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f001 fd2a 	bl	8005970 <HAL_I2CEx_ConfigAnalogFilter>
}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40005800 	.word	0x40005800
 8003f28:	00702681 	.word	0x00702681

08003f2c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08a      	sub	sp, #40	@ 0x28
 8003f30:	af04      	add	r7, sp, #16
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	4608      	mov	r0, r1
 8003f36:	4611      	mov	r1, r2
 8003f38:	461a      	mov	r2, r3
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	72fb      	strb	r3, [r7, #11]
 8003f3e:	460b      	mov	r3, r1
 8003f40:	813b      	strh	r3, [r7, #8]
 8003f42:	4613      	mov	r3, r2
 8003f44:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003f4a:	7afb      	ldrb	r3, [r7, #11]
 8003f4c:	b299      	uxth	r1, r3
 8003f4e:	88f8      	ldrh	r0, [r7, #6]
 8003f50:	893a      	ldrh	r2, [r7, #8]
 8003f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003f56:	9302      	str	r3, [sp, #8]
 8003f58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f5a:	9301      	str	r3, [sp, #4]
 8003f5c:	6a3b      	ldr	r3, [r7, #32]
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	4603      	mov	r3, r0
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f001 f928 	bl	80051b8 <HAL_I2C_Mem_Read>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003f6c:	7dfb      	ldrb	r3, [r7, #23]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d004      	beq.n	8003f7c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003f72:	7afb      	ldrb	r3, [r7, #11]
 8003f74:	4619      	mov	r1, r3
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f000 f832 	bl	8003fe0 <I2Cx_Error>
  }
  return status;
 8003f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b08a      	sub	sp, #40	@ 0x28
 8003f8a:	af04      	add	r7, sp, #16
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	4608      	mov	r0, r1
 8003f90:	4611      	mov	r1, r2
 8003f92:	461a      	mov	r2, r3
 8003f94:	4603      	mov	r3, r0
 8003f96:	72fb      	strb	r3, [r7, #11]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	813b      	strh	r3, [r7, #8]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003fa4:	7afb      	ldrb	r3, [r7, #11]
 8003fa6:	b299      	uxth	r1, r3
 8003fa8:	88f8      	ldrh	r0, [r7, #6]
 8003faa:	893a      	ldrh	r2, [r7, #8]
 8003fac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fb0:	9302      	str	r3, [sp, #8]
 8003fb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fb4:	9301      	str	r3, [sp, #4]
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	4603      	mov	r3, r0
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 ffe7 	bl	8004f90 <HAL_I2C_Mem_Write>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d004      	beq.n	8003fd6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003fcc:	7afb      	ldrb	r3, [r7, #11]
 8003fce:	4619      	mov	r1, r3
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f805 	bl	8003fe0 <I2Cx_Error>
  }
  return status;
 8003fd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	460b      	mov	r3, r1
 8003fea:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 ffa0 	bl	8004f32 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff ff6c 	bl	8003ed0 <I2Cx_Init>
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004004:	4802      	ldr	r0, [pc, #8]	@ (8004010 <SENSOR_IO_Init+0x10>)
 8004006:	f7ff ff63 	bl	8003ed0 <I2Cx_Init>
}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20000ce8 	.word	0x20000ce8

08004014 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af02      	add	r7, sp, #8
 800401a:	4603      	mov	r3, r0
 800401c:	71fb      	strb	r3, [r7, #7]
 800401e:	460b      	mov	r3, r1
 8004020:	71bb      	strb	r3, [r7, #6]
 8004022:	4613      	mov	r3, r2
 8004024:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004026:	79bb      	ldrb	r3, [r7, #6]
 8004028:	b29a      	uxth	r2, r3
 800402a:	79f9      	ldrb	r1, [r7, #7]
 800402c:	2301      	movs	r3, #1
 800402e:	9301      	str	r3, [sp, #4]
 8004030:	1d7b      	adds	r3, r7, #5
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2301      	movs	r3, #1
 8004036:	4803      	ldr	r0, [pc, #12]	@ (8004044 <SENSOR_IO_Write+0x30>)
 8004038:	f7ff ffa5 	bl	8003f86 <I2Cx_WriteMultiple>
}
 800403c:	bf00      	nop
 800403e:	3708      	adds	r7, #8
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	20000ce8 	.word	0x20000ce8

08004048 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af02      	add	r7, sp, #8
 800404e:	4603      	mov	r3, r0
 8004050:	460a      	mov	r2, r1
 8004052:	71fb      	strb	r3, [r7, #7]
 8004054:	4613      	mov	r3, r2
 8004056:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800405c:	79bb      	ldrb	r3, [r7, #6]
 800405e:	b29a      	uxth	r2, r3
 8004060:	79f9      	ldrb	r1, [r7, #7]
 8004062:	2301      	movs	r3, #1
 8004064:	9301      	str	r3, [sp, #4]
 8004066:	f107 030f 	add.w	r3, r7, #15
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	2301      	movs	r3, #1
 800406e:	4804      	ldr	r0, [pc, #16]	@ (8004080 <SENSOR_IO_Read+0x38>)
 8004070:	f7ff ff5c 	bl	8003f2c <I2Cx_ReadMultiple>

  return read_value;
 8004074:	7bfb      	ldrb	r3, [r7, #15]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20000ce8 	.word	0x20000ce8

08004084 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af02      	add	r7, sp, #8
 800408a:	603a      	str	r2, [r7, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	4603      	mov	r3, r0
 8004090:	71fb      	strb	r3, [r7, #7]
 8004092:	460b      	mov	r3, r1
 8004094:	71bb      	strb	r3, [r7, #6]
 8004096:	4613      	mov	r3, r2
 8004098:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800409a:	79bb      	ldrb	r3, [r7, #6]
 800409c:	b29a      	uxth	r2, r3
 800409e:	79f9      	ldrb	r1, [r7, #7]
 80040a0:	88bb      	ldrh	r3, [r7, #4]
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2301      	movs	r3, #1
 80040aa:	4804      	ldr	r0, [pc, #16]	@ (80040bc <SENSOR_IO_ReadMultiple+0x38>)
 80040ac:	f7ff ff3e 	bl	8003f2c <I2Cx_ReadMultiple>
 80040b0:	4603      	mov	r3, r0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20000ce8 	.word	0x20000ce8

080040c0 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80040ca:	2300      	movs	r3, #0
 80040cc:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80040ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004138 <BSP_ACCELERO_Init+0x78>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	4798      	blx	r3
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b6a      	cmp	r3, #106	@ 0x6a
 80040d8:	d002      	beq.n	80040e0 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	73fb      	strb	r3, [r7, #15]
 80040de:	e025      	b.n	800412c <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80040e0:	4b16      	ldr	r3, [pc, #88]	@ (800413c <BSP_ACCELERO_Init+0x7c>)
 80040e2:	4a15      	ldr	r2, [pc, #84]	@ (8004138 <BSP_ACCELERO_Init+0x78>)
 80040e4:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80040e6:	2330      	movs	r3, #48	@ 0x30
 80040e8:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80040ea:	2300      	movs	r3, #0
 80040ec:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80040ee:	2300      	movs	r3, #0
 80040f0:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80040f2:	2340      	movs	r3, #64	@ 0x40
 80040f4:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80040fa:	2300      	movs	r3, #0
 80040fc:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80040fe:	797a      	ldrb	r2, [r7, #5]
 8004100:	7abb      	ldrb	r3, [r7, #10]
 8004102:	4313      	orrs	r3, r2
 8004104:	b2db      	uxtb	r3, r3
 8004106:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8004108:	7a3b      	ldrb	r3, [r7, #8]
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	b2db      	uxtb	r3, r3
 8004110:	b21b      	sxth	r3, r3
 8004112:	021b      	lsls	r3, r3, #8
 8004114:	b21a      	sxth	r2, r3
 8004116:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	b21b      	sxth	r3, r3
 800411e:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004120:	4b06      	ldr	r3, [pc, #24]	@ (800413c <BSP_ACCELERO_Init+0x7c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	89ba      	ldrh	r2, [r7, #12]
 8004128:	4610      	mov	r0, r2
 800412a:	4798      	blx	r3
  }  

  return ret;
 800412c:	7bfb      	ldrb	r3, [r7, #15]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	2000000c 	.word	0x2000000c
 800413c:	20000d3c 	.word	0x20000d3c

08004140 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <WIFI_Init+0x40>)
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	4b0d      	ldr	r3, [pc, #52]	@ (8004184 <WIFI_Init+0x44>)
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	4b0d      	ldr	r3, [pc, #52]	@ (8004188 <WIFI_Init+0x48>)
 8004154:	4a0d      	ldr	r2, [pc, #52]	@ (800418c <WIFI_Init+0x4c>)
 8004156:	490e      	ldr	r1, [pc, #56]	@ (8004190 <WIFI_Init+0x50>)
 8004158:	480e      	ldr	r0, [pc, #56]	@ (8004194 <WIFI_Init+0x54>)
 800415a:	f7fe fd17 	bl	8002b8c <ES_WIFI_RegisterBusIO>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d107      	bne.n	8004174 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004164:	480b      	ldr	r0, [pc, #44]	@ (8004194 <WIFI_Init+0x54>)
 8004166:	f7fe fce3 	bl	8002b30 <ES_WIFI_Init>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8004170:	2300      	movs	r3, #0
 8004172:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8004174:	79fb      	ldrb	r3, [r7, #7]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	080036ed 	.word	0x080036ed
 8004184:	080037e1 	.word	0x080037e1
 8004188:	080038bd 	.word	0x080038bd
 800418c:	080035d5 	.word	0x080035d5
 8004190:	08003439 	.word	0x08003439
 8004194:	20000d40 	.word	0x20000d40

08004198 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	4613      	mov	r3, r2
 80041a4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	68f9      	ldr	r1, [r7, #12]
 80041b0:	4809      	ldr	r0, [pc, #36]	@ (80041d8 <WIFI_Connect+0x40>)
 80041b2:	f7fe fd1f 	bl	8002bf4 <ES_WIFI_Connect>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80041bc:	4806      	ldr	r0, [pc, #24]	@ (80041d8 <WIFI_Connect+0x40>)
 80041be:	f7fe fdbd 	bl	8002d3c <ES_WIFI_GetNetworkSettings>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 80041c8:	2300      	movs	r3, #0
 80041ca:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20000d40 	.word	0x20000d40

080041dc <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4806      	ldr	r0, [pc, #24]	@ (8004204 <WIFI_GetMAC_Address+0x28>)
 80041ec:	f7fe fdd0 	bl	8002d90 <ES_WIFI_GetMACAddress>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000d40 	.word	0x20000d40

08004208 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8004214:	4809      	ldr	r0, [pc, #36]	@ (800423c <WIFI_GetIP_Address+0x34>)
 8004216:	f7fe fd65 	bl	8002ce4 <ES_WIFI_IsConnected>
 800421a:	4603      	mov	r3, r0
 800421c:	2b01      	cmp	r3, #1
 800421e:	d107      	bne.n	8004230 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8004220:	4b06      	ldr	r3, [pc, #24]	@ (800423c <WIFI_GetIP_Address+0x34>)
 8004222:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8004226:	461a      	mov	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004230:	7bfb      	ldrb	r3, [r7, #15]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	20000d40 	.word	0x20000d40

08004240 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	607a      	str	r2, [r7, #4]
 800424a:	603b      	str	r3, [r7, #0]
 800424c:	460b      	mov	r3, r1
 800424e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800425c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800425e:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8004260:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004262:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004264:	7afb      	ldrb	r3, [r7, #11]
 8004266:	2b00      	cmp	r3, #0
 8004268:	bf14      	ite	ne
 800426a:	2301      	movne	r3, #1
 800426c:	2300      	moveq	r3, #0
 800426e:	b2db      	uxtb	r3, r3
 8004270:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	785b      	ldrb	r3, [r3, #1]
 800427c:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	789b      	ldrb	r3, [r3, #2]
 8004282:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	78db      	ldrb	r3, [r3, #3]
 8004288:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800428a:	f107 0310 	add.w	r3, r7, #16
 800428e:	4619      	mov	r1, r3
 8004290:	4807      	ldr	r0, [pc, #28]	@ (80042b0 <WIFI_OpenClientConnection+0x70>)
 8004292:	f7fe fdaf 	bl	8002df4 <ES_WIFI_StartClientConnection>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d102      	bne.n	80042a2 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800429c:	2300      	movs	r3, #0
 800429e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 80042a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3728      	adds	r7, #40	@ 0x28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	20000d40 	.word	0x20000d40

080042b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042be:	2003      	movs	r0, #3
 80042c0:	f000 f925 	bl	800450e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042c4:	200f      	movs	r0, #15
 80042c6:	f7fd fec1 	bl	800204c <HAL_InitTick>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	71fb      	strb	r3, [r7, #7]
 80042d4:	e001      	b.n	80042da <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80042d6:	f7fd fb7f 	bl	80019d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80042da:	79fb      	ldrb	r3, [r7, #7]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3708      	adds	r7, #8
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042e8:	4b06      	ldr	r3, [pc, #24]	@ (8004304 <HAL_IncTick+0x20>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <HAL_IncTick+0x24>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4413      	add	r3, r2
 80042f4:	4a04      	ldr	r2, [pc, #16]	@ (8004308 <HAL_IncTick+0x24>)
 80042f6:	6013      	str	r3, [r2, #0]
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20000048 	.word	0x20000048
 8004308:	200013e8 	.word	0x200013e8

0800430c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  return uwTick;
 8004310:	4b03      	ldr	r3, [pc, #12]	@ (8004320 <HAL_GetTick+0x14>)
 8004312:	681b      	ldr	r3, [r3, #0]
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	200013e8 	.word	0x200013e8

08004324 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800432c:	f7ff ffee 	bl	800430c <HAL_GetTick>
 8004330:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433c:	d005      	beq.n	800434a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800433e:	4b0a      	ldr	r3, [pc, #40]	@ (8004368 <HAL_Delay+0x44>)
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4413      	add	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800434a:	bf00      	nop
 800434c:	f7ff ffde 	bl	800430c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	429a      	cmp	r2, r3
 800435a:	d8f7      	bhi.n	800434c <HAL_Delay+0x28>
  {
  }
}
 800435c:	bf00      	nop
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20000048 	.word	0x20000048

0800436c <__NVIC_SetPriorityGrouping>:
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f003 0307 	and.w	r3, r3, #7
 800437a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800437c:	4b0c      	ldr	r3, [pc, #48]	@ (80043b0 <__NVIC_SetPriorityGrouping+0x44>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004388:	4013      	ands	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004394:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800439c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800439e:	4a04      	ldr	r2, [pc, #16]	@ (80043b0 <__NVIC_SetPriorityGrouping+0x44>)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	60d3      	str	r3, [r2, #12]
}
 80043a4:	bf00      	nop
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	e000ed00 	.word	0xe000ed00

080043b4 <__NVIC_GetPriorityGrouping>:
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043b8:	4b04      	ldr	r3, [pc, #16]	@ (80043cc <__NVIC_GetPriorityGrouping+0x18>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	f003 0307 	and.w	r3, r3, #7
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	e000ed00 	.word	0xe000ed00

080043d0 <__NVIC_EnableIRQ>:
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	db0b      	blt.n	80043fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043e2:	79fb      	ldrb	r3, [r7, #7]
 80043e4:	f003 021f 	and.w	r2, r3, #31
 80043e8:	4907      	ldr	r1, [pc, #28]	@ (8004408 <__NVIC_EnableIRQ+0x38>)
 80043ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	2001      	movs	r0, #1
 80043f2:	fa00 f202 	lsl.w	r2, r0, r2
 80043f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	e000e100 	.word	0xe000e100

0800440c <__NVIC_DisableIRQ>:
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	4603      	mov	r3, r0
 8004414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800441a:	2b00      	cmp	r3, #0
 800441c:	db12      	blt.n	8004444 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800441e:	79fb      	ldrb	r3, [r7, #7]
 8004420:	f003 021f 	and.w	r2, r3, #31
 8004424:	490a      	ldr	r1, [pc, #40]	@ (8004450 <__NVIC_DisableIRQ+0x44>)
 8004426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	2001      	movs	r0, #1
 800442e:	fa00 f202 	lsl.w	r2, r0, r2
 8004432:	3320      	adds	r3, #32
 8004434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004438:	f3bf 8f4f 	dsb	sy
}
 800443c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800443e:	f3bf 8f6f 	isb	sy
}
 8004442:	bf00      	nop
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_SetPriority>:
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db0a      	blt.n	800447e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	b2da      	uxtb	r2, r3
 800446c:	490c      	ldr	r1, [pc, #48]	@ (80044a0 <__NVIC_SetPriority+0x4c>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	440b      	add	r3, r1
 8004478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800447c:	e00a      	b.n	8004494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4908      	ldr	r1, [pc, #32]	@ (80044a4 <__NVIC_SetPriority+0x50>)
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	3b04      	subs	r3, #4
 800448c:	0112      	lsls	r2, r2, #4
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	440b      	add	r3, r1
 8004492:	761a      	strb	r2, [r3, #24]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000e100 	.word	0xe000e100
 80044a4:	e000ed00 	.word	0xe000ed00

080044a8 <NVIC_EncodePriority>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	b089      	sub	sp, #36	@ 0x24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	bf28      	it	cs
 80044c6:	2304      	movcs	r3, #4
 80044c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d902      	bls.n	80044d8 <NVIC_EncodePriority+0x30>
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3b03      	subs	r3, #3
 80044d6:	e000      	b.n	80044da <NVIC_EncodePriority+0x32>
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044dc:	f04f 32ff 	mov.w	r2, #4294967295
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43da      	mvns	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	401a      	ands	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f0:	f04f 31ff 	mov.w	r1, #4294967295
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	4313      	orrs	r3, r2
}
 8004502:	4618      	mov	r0, r3
 8004504:	3724      	adds	r7, #36	@ 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff ff28 	bl	800436c <__NVIC_SetPriorityGrouping>
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004536:	f7ff ff3d 	bl	80043b4 <__NVIC_GetPriorityGrouping>
 800453a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	68b9      	ldr	r1, [r7, #8]
 8004540:	6978      	ldr	r0, [r7, #20]
 8004542:	f7ff ffb1 	bl	80044a8 <NVIC_EncodePriority>
 8004546:	4602      	mov	r2, r0
 8004548:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff ff80 	bl	8004454 <__NVIC_SetPriority>
}
 8004554:	bf00      	nop
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff ff30 	bl	80043d0 <__NVIC_EnableIRQ>
}
 8004570:	bf00      	nop
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff ff40 	bl	800440c <__NVIC_DisableIRQ>
}
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e0ac      	b.n	8004700 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 f8b2 	bl	8004714 <DFSDM_GetChannelFromInstance>
 80045b0:	4603      	mov	r3, r0
 80045b2:	4a55      	ldr	r2, [pc, #340]	@ (8004708 <HAL_DFSDM_ChannelInit+0x174>)
 80045b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e09f      	b.n	8004700 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7fd fa31 	bl	8001a28 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80045c6:	4b51      	ldr	r3, [pc, #324]	@ (800470c <HAL_DFSDM_ChannelInit+0x178>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3301      	adds	r3, #1
 80045cc:	4a4f      	ldr	r2, [pc, #316]	@ (800470c <HAL_DFSDM_ChannelInit+0x178>)
 80045ce:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80045d0:	4b4e      	ldr	r3, [pc, #312]	@ (800470c <HAL_DFSDM_ChannelInit+0x178>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d125      	bne.n	8004624 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80045d8:	4b4d      	ldr	r3, [pc, #308]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a4c      	ldr	r2, [pc, #304]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045e2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80045e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4948      	ldr	r1, [pc, #288]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80045f2:	4b47      	ldr	r3, [pc, #284]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a46      	ldr	r2, [pc, #280]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 80045f8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80045fc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	791b      	ldrb	r3, [r3, #4]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d108      	bne.n	8004618 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004606:	4b42      	ldr	r3, [pc, #264]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	3b01      	subs	r3, #1
 8004610:	041b      	lsls	r3, r3, #16
 8004612:	493f      	ldr	r1, [pc, #252]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 8004614:	4313      	orrs	r3, r2
 8004616:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004618:	4b3d      	ldr	r3, [pc, #244]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a3c      	ldr	r2, [pc, #240]	@ (8004710 <HAL_DFSDM_ChannelInit+0x17c>)
 800461e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004622:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004632:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6819      	ldr	r1, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004642:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004648:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 020f 	bic.w	r2, r2, #15
 8004660:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6819      	ldr	r1, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004688:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6899      	ldr	r1, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	3b01      	subs	r3, #1
 800469a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f002 0207 	and.w	r2, r2, #7
 80046b4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6859      	ldr	r1, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80046c8:	431a      	orrs	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	430a      	orrs	r2, r1
 80046d0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80046e0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 f810 	bl	8004714 <DFSDM_GetChannelFromInstance>
 80046f4:	4602      	mov	r2, r0
 80046f6:	4904      	ldr	r1, [pc, #16]	@ (8004708 <HAL_DFSDM_ChannelInit+0x174>)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	200013f0 	.word	0x200013f0
 800470c:	200013ec 	.word	0x200013ec
 8004710:	40016000 	.word	0x40016000

08004714 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a1c      	ldr	r2, [pc, #112]	@ (8004790 <DFSDM_GetChannelFromInstance+0x7c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d102      	bne.n	800472a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	60fb      	str	r3, [r7, #12]
 8004728:	e02b      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a19      	ldr	r2, [pc, #100]	@ (8004794 <DFSDM_GetChannelFromInstance+0x80>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d102      	bne.n	8004738 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004732:	2301      	movs	r3, #1
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	e024      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a17      	ldr	r2, [pc, #92]	@ (8004798 <DFSDM_GetChannelFromInstance+0x84>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d102      	bne.n	8004746 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004740:	2302      	movs	r3, #2
 8004742:	60fb      	str	r3, [r7, #12]
 8004744:	e01d      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a14      	ldr	r2, [pc, #80]	@ (800479c <DFSDM_GetChannelFromInstance+0x88>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d102      	bne.n	8004754 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800474e:	2304      	movs	r3, #4
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	e016      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a12      	ldr	r2, [pc, #72]	@ (80047a0 <DFSDM_GetChannelFromInstance+0x8c>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d102      	bne.n	8004762 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800475c:	2305      	movs	r3, #5
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e00f      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a0f      	ldr	r2, [pc, #60]	@ (80047a4 <DFSDM_GetChannelFromInstance+0x90>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d102      	bne.n	8004770 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800476a:	2306      	movs	r3, #6
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	e008      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a0d      	ldr	r2, [pc, #52]	@ (80047a8 <DFSDM_GetChannelFromInstance+0x94>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d102      	bne.n	800477e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004778:	2307      	movs	r3, #7
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	e001      	b.n	8004782 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800477e:	2303      	movs	r3, #3
 8004780:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004782:	68fb      	ldr	r3, [r7, #12]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3714      	adds	r7, #20
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	40016000 	.word	0x40016000
 8004794:	40016020 	.word	0x40016020
 8004798:	40016040 	.word	0x40016040
 800479c:	40016080 	.word	0x40016080
 80047a0:	400160a0 	.word	0x400160a0
 80047a4:	400160c0 	.word	0x400160c0
 80047a8:	400160e0 	.word	0x400160e0

080047ac <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b4:	2300      	movs	r3, #0
 80047b6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d005      	beq.n	80047d0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2204      	movs	r2, #4
 80047c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	73fb      	strb	r3, [r7, #15]
 80047ce:	e029      	b.n	8004824 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0201 	bic.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 020e 	bic.w	r2, r2, #14
 80047ee:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f4:	f003 021c 	and.w	r2, r3, #28
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	2101      	movs	r1, #1
 80047fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004802:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	4798      	blx	r3
    }
  }
  return status;
 8004824:	7bfb      	ldrb	r3, [r7, #15]
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004830:	b480      	push	{r7}
 8004832:	b087      	sub	sp, #28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800483a:	2300      	movs	r3, #0
 800483c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800483e:	e17f      	b.n	8004b40 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	2101      	movs	r1, #1
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	fa01 f303 	lsl.w	r3, r1, r3
 800484c:	4013      	ands	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 8171 	beq.w	8004b3a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	2b01      	cmp	r3, #1
 8004862:	d005      	beq.n	8004870 <HAL_GPIO_Init+0x40>
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 0303 	and.w	r3, r3, #3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d130      	bne.n	80048d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	2203      	movs	r2, #3
 800487c:	fa02 f303 	lsl.w	r3, r2, r3
 8004880:	43db      	mvns	r3, r3
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	4013      	ands	r3, r2
 8004886:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	fa02 f303 	lsl.w	r3, r2, r3
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	4313      	orrs	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048a6:	2201      	movs	r2, #1
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	43db      	mvns	r3, r3
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4013      	ands	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	091b      	lsrs	r3, r3, #4
 80048bc:	f003 0201 	and.w	r2, r3, #1
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	fa02 f303 	lsl.w	r3, r2, r3
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d118      	bne.n	8004910 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80048e4:	2201      	movs	r2, #1
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	43db      	mvns	r3, r3
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	4013      	ands	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	08db      	lsrs	r3, r3, #3
 80048fa:	f003 0201 	and.w	r2, r3, #1
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	fa02 f303 	lsl.w	r3, r2, r3
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	693a      	ldr	r2, [r7, #16]
 800490e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	2b03      	cmp	r3, #3
 800491a:	d017      	beq.n	800494c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	2203      	movs	r2, #3
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	43db      	mvns	r3, r3
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	4013      	ands	r3, r2
 8004932:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	689a      	ldr	r2, [r3, #8]
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	4313      	orrs	r3, r2
 8004944:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f003 0303 	and.w	r3, r3, #3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d123      	bne.n	80049a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	08da      	lsrs	r2, r3, #3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3208      	adds	r2, #8
 8004960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004964:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	220f      	movs	r2, #15
 8004970:	fa02 f303 	lsl.w	r3, r2, r3
 8004974:	43db      	mvns	r3, r3
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	4013      	ands	r3, r2
 800497a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	691a      	ldr	r2, [r3, #16]
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	08da      	lsrs	r2, r3, #3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3208      	adds	r2, #8
 800499a:	6939      	ldr	r1, [r7, #16]
 800499c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	2203      	movs	r2, #3
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	43db      	mvns	r3, r3
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	4013      	ands	r3, r2
 80049b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 0203 	and.w	r2, r3, #3
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 80ac 	beq.w	8004b3a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004b60 <HAL_GPIO_Init+0x330>)
 80049e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b60 <HAL_GPIO_Init+0x330>)
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80049ee:	4b5c      	ldr	r3, [pc, #368]	@ (8004b60 <HAL_GPIO_Init+0x330>)
 80049f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	60bb      	str	r3, [r7, #8]
 80049f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80049fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004b64 <HAL_GPIO_Init+0x334>)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	089b      	lsrs	r3, r3, #2
 8004a00:	3302      	adds	r3, #2
 8004a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	220f      	movs	r2, #15
 8004a12:	fa02 f303 	lsl.w	r3, r2, r3
 8004a16:	43db      	mvns	r3, r3
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a24:	d025      	beq.n	8004a72 <HAL_GPIO_Init+0x242>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a4f      	ldr	r2, [pc, #316]	@ (8004b68 <HAL_GPIO_Init+0x338>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01f      	beq.n	8004a6e <HAL_GPIO_Init+0x23e>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a4e      	ldr	r2, [pc, #312]	@ (8004b6c <HAL_GPIO_Init+0x33c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d019      	beq.n	8004a6a <HAL_GPIO_Init+0x23a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a4d      	ldr	r2, [pc, #308]	@ (8004b70 <HAL_GPIO_Init+0x340>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d013      	beq.n	8004a66 <HAL_GPIO_Init+0x236>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a4c      	ldr	r2, [pc, #304]	@ (8004b74 <HAL_GPIO_Init+0x344>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d00d      	beq.n	8004a62 <HAL_GPIO_Init+0x232>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a4b      	ldr	r2, [pc, #300]	@ (8004b78 <HAL_GPIO_Init+0x348>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d007      	beq.n	8004a5e <HAL_GPIO_Init+0x22e>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a4a      	ldr	r2, [pc, #296]	@ (8004b7c <HAL_GPIO_Init+0x34c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d101      	bne.n	8004a5a <HAL_GPIO_Init+0x22a>
 8004a56:	2306      	movs	r3, #6
 8004a58:	e00c      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a5a:	2307      	movs	r3, #7
 8004a5c:	e00a      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a5e:	2305      	movs	r3, #5
 8004a60:	e008      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a62:	2304      	movs	r3, #4
 8004a64:	e006      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a66:	2303      	movs	r3, #3
 8004a68:	e004      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e002      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e000      	b.n	8004a74 <HAL_GPIO_Init+0x244>
 8004a72:	2300      	movs	r3, #0
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	f002 0203 	and.w	r2, r2, #3
 8004a7a:	0092      	lsls	r2, r2, #2
 8004a7c:	4093      	lsls	r3, r2
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a84:	4937      	ldr	r1, [pc, #220]	@ (8004b64 <HAL_GPIO_Init+0x334>)
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	089b      	lsrs	r3, r3, #2
 8004a8a:	3302      	adds	r3, #2
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a92:	4b3b      	ldr	r3, [pc, #236]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ab6:	4a32      	ldr	r2, [pc, #200]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004abc:	4b30      	ldr	r3, [pc, #192]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	43db      	mvns	r3, r3
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4013      	ands	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d003      	beq.n	8004ae0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ae0:	4a27      	ldr	r2, [pc, #156]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ae6:	4b26      	ldr	r3, [pc, #152]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	43db      	mvns	r3, r3
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4013      	ands	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004b10:	4b1b      	ldr	r3, [pc, #108]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	43db      	mvns	r3, r3
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b34:	4a12      	ldr	r2, [pc, #72]	@ (8004b80 <HAL_GPIO_Init+0x350>)
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	fa22 f303 	lsr.w	r3, r2, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f47f ae78 	bne.w	8004840 <HAL_GPIO_Init+0x10>
  }
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40021000 	.word	0x40021000
 8004b64:	40010000 	.word	0x40010000
 8004b68:	48000400 	.word	0x48000400
 8004b6c:	48000800 	.word	0x48000800
 8004b70:	48000c00 	.word	0x48000c00
 8004b74:	48001000 	.word	0x48001000
 8004b78:	48001400 	.word	0x48001400
 8004b7c:	48001800 	.word	0x48001800
 8004b80:	40010400 	.word	0x40010400

08004b84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004b92:	e0cd      	b.n	8004d30 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004b94:	2201      	movs	r2, #1
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 80c0 	beq.w	8004d2a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004baa:	4a68      	ldr	r2, [pc, #416]	@ (8004d4c <HAL_GPIO_DeInit+0x1c8>)
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	089b      	lsrs	r3, r3, #2
 8004bb0:	3302      	adds	r3, #2
 8004bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	220f      	movs	r2, #15
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004bd2:	d025      	beq.n	8004c20 <HAL_GPIO_DeInit+0x9c>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a5e      	ldr	r2, [pc, #376]	@ (8004d50 <HAL_GPIO_DeInit+0x1cc>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d01f      	beq.n	8004c1c <HAL_GPIO_DeInit+0x98>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a5d      	ldr	r2, [pc, #372]	@ (8004d54 <HAL_GPIO_DeInit+0x1d0>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d019      	beq.n	8004c18 <HAL_GPIO_DeInit+0x94>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a5c      	ldr	r2, [pc, #368]	@ (8004d58 <HAL_GPIO_DeInit+0x1d4>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d013      	beq.n	8004c14 <HAL_GPIO_DeInit+0x90>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a5b      	ldr	r2, [pc, #364]	@ (8004d5c <HAL_GPIO_DeInit+0x1d8>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00d      	beq.n	8004c10 <HAL_GPIO_DeInit+0x8c>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a5a      	ldr	r2, [pc, #360]	@ (8004d60 <HAL_GPIO_DeInit+0x1dc>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d007      	beq.n	8004c0c <HAL_GPIO_DeInit+0x88>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a59      	ldr	r2, [pc, #356]	@ (8004d64 <HAL_GPIO_DeInit+0x1e0>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d101      	bne.n	8004c08 <HAL_GPIO_DeInit+0x84>
 8004c04:	2306      	movs	r3, #6
 8004c06:	e00c      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c08:	2307      	movs	r3, #7
 8004c0a:	e00a      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c0c:	2305      	movs	r3, #5
 8004c0e:	e008      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c10:	2304      	movs	r3, #4
 8004c12:	e006      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c14:	2303      	movs	r3, #3
 8004c16:	e004      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e002      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e000      	b.n	8004c22 <HAL_GPIO_DeInit+0x9e>
 8004c20:	2300      	movs	r3, #0
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	f002 0203 	and.w	r2, r2, #3
 8004c28:	0092      	lsls	r2, r2, #2
 8004c2a:	4093      	lsls	r3, r2
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d132      	bne.n	8004c98 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004c32:	4b4d      	ldr	r3, [pc, #308]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	494b      	ldr	r1, [pc, #300]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004c40:	4b49      	ldr	r3, [pc, #292]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	43db      	mvns	r3, r3
 8004c48:	4947      	ldr	r1, [pc, #284]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004c4e:	4b46      	ldr	r3, [pc, #280]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c50:	68da      	ldr	r2, [r3, #12]
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	43db      	mvns	r3, r3
 8004c56:	4944      	ldr	r1, [pc, #272]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c58:	4013      	ands	r3, r2
 8004c5a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004c5c:	4b42      	ldr	r3, [pc, #264]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	43db      	mvns	r3, r3
 8004c64:	4940      	ldr	r1, [pc, #256]	@ (8004d68 <HAL_GPIO_DeInit+0x1e4>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	220f      	movs	r2, #15
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004c7a:	4a34      	ldr	r2, [pc, #208]	@ (8004d4c <HAL_GPIO_DeInit+0x1c8>)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	089b      	lsrs	r3, r3, #2
 8004c80:	3302      	adds	r3, #2
 8004c82:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	43da      	mvns	r2, r3
 8004c8a:	4830      	ldr	r0, [pc, #192]	@ (8004d4c <HAL_GPIO_DeInit+0x1c8>)
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	089b      	lsrs	r3, r3, #2
 8004c90:	400a      	ands	r2, r1
 8004c92:	3302      	adds	r3, #2
 8004c94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	2103      	movs	r1, #3
 8004ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	08da      	lsrs	r2, r3, #3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	3208      	adds	r2, #8
 8004cb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f003 0307 	and.w	r3, r3, #7
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	220f      	movs	r2, #15
 8004cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc6:	43db      	mvns	r3, r3
 8004cc8:	697a      	ldr	r2, [r7, #20]
 8004cca:	08d2      	lsrs	r2, r2, #3
 8004ccc:	4019      	ands	r1, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	3208      	adds	r2, #8
 8004cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689a      	ldr	r2, [r3, #8]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	2103      	movs	r1, #3
 8004ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce4:	43db      	mvns	r3, r3
 8004ce6:	401a      	ands	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	401a      	ands	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68da      	ldr	r2, [r3, #12]
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	005b      	lsls	r3, r3, #1
 8004d08:	2103      	movs	r1, #3
 8004d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d0e:	43db      	mvns	r3, r3
 8004d10:	401a      	ands	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	401a      	ands	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	fa22 f303 	lsr.w	r3, r2, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f47f af2b 	bne.w	8004b94 <HAL_GPIO_DeInit+0x10>
  }
}
 8004d3e:	bf00      	nop
 8004d40:	bf00      	nop
 8004d42:	371c      	adds	r7, #28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr
 8004d4c:	40010000 	.word	0x40010000
 8004d50:	48000400 	.word	0x48000400
 8004d54:	48000800 	.word	0x48000800
 8004d58:	48000c00 	.word	0x48000c00
 8004d5c:	48001000 	.word	0x48001000
 8004d60:	48001400 	.word	0x48001400
 8004d64:	48001800 	.word	0x48001800
 8004d68:	40010400 	.word	0x40010400

08004d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	460b      	mov	r3, r1
 8004d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	887b      	ldrh	r3, [r7, #2]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d84:	2301      	movs	r3, #1
 8004d86:	73fb      	strb	r3, [r7, #15]
 8004d88:	e001      	b.n	8004d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	807b      	strh	r3, [r7, #2]
 8004da8:	4613      	mov	r3, r2
 8004daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dac:	787b      	ldrb	r3, [r7, #1]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004db2:	887a      	ldrh	r2, [r7, #2]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004db8:	e002      	b.n	8004dc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dba:	887a      	ldrh	r2, [r7, #2]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004dd6:	4b08      	ldr	r3, [pc, #32]	@ (8004df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004dd8:	695a      	ldr	r2, [r3, #20]
 8004dda:	88fb      	ldrh	r3, [r7, #6]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d006      	beq.n	8004df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004de2:	4a05      	ldr	r2, [pc, #20]	@ (8004df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004de8:	88fb      	ldrh	r3, [r7, #6]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fc f944 	bl	8001078 <HAL_GPIO_EXTI_Callback>
  }
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40010400 	.word	0x40010400

08004dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e08d      	b.n	8004f2a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fc fe64 	bl	8001af0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2224      	movs	r2, #36	@ 0x24
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0201 	bic.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004e4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e72:	609a      	str	r2, [r3, #8]
 8004e74:	e006      	b.n	8004e84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004e82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d108      	bne.n	8004e9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685a      	ldr	r2, [r3, #4]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e9a:	605a      	str	r2, [r3, #4]
 8004e9c:	e007      	b.n	8004eae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ebc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ec0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ed0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	691a      	ldr	r2, [r3, #16]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	69d9      	ldr	r1, [r3, #28]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2220      	movs	r2, #32
 8004f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b082      	sub	sp, #8
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e021      	b.n	8004f88 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2224      	movs	r2, #36	@ 0x24
 8004f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0201 	bic.w	r2, r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7fc fe25 	bl	8001bac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3708      	adds	r7, #8
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af02      	add	r7, sp, #8
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	4608      	mov	r0, r1
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	817b      	strh	r3, [r7, #10]
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	813b      	strh	r3, [r7, #8]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	f040 80f9 	bne.w	80051aa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_I2C_Mem_Write+0x34>
 8004fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d105      	bne.n	8004fd0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e0ed      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_I2C_Mem_Write+0x4e>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e0e6      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004fe6:	f7ff f991 	bl	800430c <HAL_GetTick>
 8004fea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	2319      	movs	r3, #25
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 fac3 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e0d1      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2221      	movs	r2, #33	@ 0x21
 800500c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2240      	movs	r2, #64	@ 0x40
 8005014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a3a      	ldr	r2, [r7, #32]
 8005022:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005028:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005030:	88f8      	ldrh	r0, [r7, #6]
 8005032:	893a      	ldrh	r2, [r7, #8]
 8005034:	8979      	ldrh	r1, [r7, #10]
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	9301      	str	r3, [sp, #4]
 800503a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	4603      	mov	r3, r0
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 f9d3 	bl	80053ec <I2C_RequestMemoryWrite>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e0a9      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505c:	b29b      	uxth	r3, r3
 800505e:	2bff      	cmp	r3, #255	@ 0xff
 8005060:	d90e      	bls.n	8005080 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	22ff      	movs	r2, #255	@ 0xff
 8005066:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800506c:	b2da      	uxtb	r2, r3
 800506e:	8979      	ldrh	r1, [r7, #10]
 8005070:	2300      	movs	r3, #0
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 fc47 	bl	800590c <I2C_TransferConfig>
 800507e:	e00f      	b.n	80050a0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005084:	b29a      	uxth	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508e:	b2da      	uxtb	r2, r3
 8005090:	8979      	ldrh	r1, [r7, #10]
 8005092:	2300      	movs	r3, #0
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 fc36 	bl	800590c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 fac6 	bl	8005636 <I2C_WaitOnTXISFlagUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e07b      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b8:	781a      	ldrb	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d034      	beq.n	8005158 <HAL_I2C_Mem_Write+0x1c8>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d130      	bne.n	8005158 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fc:	2200      	movs	r2, #0
 80050fe:	2180      	movs	r1, #128	@ 0x80
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 fa3f 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e04d      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005114:	b29b      	uxth	r3, r3
 8005116:	2bff      	cmp	r3, #255	@ 0xff
 8005118:	d90e      	bls.n	8005138 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	22ff      	movs	r2, #255	@ 0xff
 800511e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005124:	b2da      	uxtb	r2, r3
 8005126:	8979      	ldrh	r1, [r7, #10]
 8005128:	2300      	movs	r3, #0
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 fbeb 	bl	800590c <I2C_TransferConfig>
 8005136:	e00f      	b.n	8005158 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800513c:	b29a      	uxth	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005146:	b2da      	uxtb	r2, r3
 8005148:	8979      	ldrh	r1, [r7, #10]
 800514a:	2300      	movs	r3, #0
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 fbda 	bl	800590c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d19e      	bne.n	80050a0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 faac 	bl	80056c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e01a      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2220      	movs	r2, #32
 800517c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6859      	ldr	r1, [r3, #4]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	4b0a      	ldr	r3, [pc, #40]	@ (80051b4 <HAL_I2C_Mem_Write+0x224>)
 800518a:	400b      	ands	r3, r1
 800518c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2220      	movs	r2, #32
 8005192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051a6:	2300      	movs	r3, #0
 80051a8:	e000      	b.n	80051ac <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80051aa:	2302      	movs	r3, #2
  }
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	fe00e800 	.word	0xfe00e800

080051b8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b088      	sub	sp, #32
 80051bc:	af02      	add	r7, sp, #8
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	4608      	mov	r0, r1
 80051c2:	4611      	mov	r1, r2
 80051c4:	461a      	mov	r2, r3
 80051c6:	4603      	mov	r3, r0
 80051c8:	817b      	strh	r3, [r7, #10]
 80051ca:	460b      	mov	r3, r1
 80051cc:	813b      	strh	r3, [r7, #8]
 80051ce:	4613      	mov	r3, r2
 80051d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b20      	cmp	r3, #32
 80051dc:	f040 80fd 	bne.w	80053da <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80051e0:	6a3b      	ldr	r3, [r7, #32]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d002      	beq.n	80051ec <HAL_I2C_Mem_Read+0x34>
 80051e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d105      	bne.n	80051f8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051f2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e0f1      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <HAL_I2C_Mem_Read+0x4e>
 8005202:	2302      	movs	r3, #2
 8005204:	e0ea      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800520e:	f7ff f87d 	bl	800430c <HAL_GetTick>
 8005212:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	2319      	movs	r3, #25
 800521a:	2201      	movs	r2, #1
 800521c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f9af 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0d5      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2222      	movs	r2, #34	@ 0x22
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2240      	movs	r2, #64	@ 0x40
 800523c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a3a      	ldr	r2, [r7, #32]
 800524a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005250:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005258:	88f8      	ldrh	r0, [r7, #6]
 800525a:	893a      	ldrh	r2, [r7, #8]
 800525c:	8979      	ldrh	r1, [r7, #10]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	4603      	mov	r3, r0
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 f913 	bl	8005494 <I2C_RequestMemoryRead>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d005      	beq.n	8005280 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e0ad      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	2bff      	cmp	r3, #255	@ 0xff
 8005288:	d90e      	bls.n	80052a8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2201      	movs	r2, #1
 800528e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005294:	b2da      	uxtb	r2, r3
 8005296:	8979      	ldrh	r1, [r7, #10]
 8005298:	4b52      	ldr	r3, [pc, #328]	@ (80053e4 <HAL_I2C_Mem_Read+0x22c>)
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 fb33 	bl	800590c <I2C_TransferConfig>
 80052a6:	e00f      	b.n	80052c8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	8979      	ldrh	r1, [r7, #10]
 80052ba:	4b4a      	ldr	r3, [pc, #296]	@ (80053e4 <HAL_I2C_Mem_Read+0x22c>)
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f000 fb22 	bl	800590c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ce:	2200      	movs	r2, #0
 80052d0:	2104      	movs	r1, #4
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 f956 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e07c      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005318:	b29b      	uxth	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d034      	beq.n	8005388 <HAL_I2C_Mem_Read+0x1d0>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005322:	2b00      	cmp	r3, #0
 8005324:	d130      	bne.n	8005388 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532c:	2200      	movs	r2, #0
 800532e:	2180      	movs	r1, #128	@ 0x80
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 f927 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e04d      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005344:	b29b      	uxth	r3, r3
 8005346:	2bff      	cmp	r3, #255	@ 0xff
 8005348:	d90e      	bls.n	8005368 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005354:	b2da      	uxtb	r2, r3
 8005356:	8979      	ldrh	r1, [r7, #10]
 8005358:	2300      	movs	r3, #0
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f000 fad3 	bl	800590c <I2C_TransferConfig>
 8005366:	e00f      	b.n	8005388 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536c:	b29a      	uxth	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005376:	b2da      	uxtb	r2, r3
 8005378:	8979      	ldrh	r1, [r7, #10]
 800537a:	2300      	movs	r3, #0
 800537c:	9300      	str	r3, [sp, #0]
 800537e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005382:	68f8      	ldr	r0, [r7, #12]
 8005384:	f000 fac2 	bl	800590c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d19a      	bne.n	80052c8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 f994 	bl	80056c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d001      	beq.n	80053a6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e01a      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2220      	movs	r2, #32
 80053ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6859      	ldr	r1, [r3, #4]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	4b0b      	ldr	r3, [pc, #44]	@ (80053e8 <HAL_I2C_Mem_Read+0x230>)
 80053ba:	400b      	ands	r3, r1
 80053bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2220      	movs	r2, #32
 80053c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	e000      	b.n	80053dc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80053da:	2302      	movs	r3, #2
  }
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	80002400 	.word	0x80002400
 80053e8:	fe00e800 	.word	0xfe00e800

080053ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	4608      	mov	r0, r1
 80053f6:	4611      	mov	r1, r2
 80053f8:	461a      	mov	r2, r3
 80053fa:	4603      	mov	r3, r0
 80053fc:	817b      	strh	r3, [r7, #10]
 80053fe:	460b      	mov	r3, r1
 8005400:	813b      	strh	r3, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005406:	88fb      	ldrh	r3, [r7, #6]
 8005408:	b2da      	uxtb	r2, r3
 800540a:	8979      	ldrh	r1, [r7, #10]
 800540c:	4b20      	ldr	r3, [pc, #128]	@ (8005490 <I2C_RequestMemoryWrite+0xa4>)
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fa79 	bl	800590c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	69b9      	ldr	r1, [r7, #24]
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 f909 	bl	8005636 <I2C_WaitOnTXISFlagUntilTimeout>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e02c      	b.n	8005488 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800542e:	88fb      	ldrh	r3, [r7, #6]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d105      	bne.n	8005440 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005434:	893b      	ldrh	r3, [r7, #8]
 8005436:	b2da      	uxtb	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	629a      	str	r2, [r3, #40]	@ 0x28
 800543e:	e015      	b.n	800546c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005440:	893b      	ldrh	r3, [r7, #8]
 8005442:	0a1b      	lsrs	r3, r3, #8
 8005444:	b29b      	uxth	r3, r3
 8005446:	b2da      	uxtb	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800544e:	69fa      	ldr	r2, [r7, #28]
 8005450:	69b9      	ldr	r1, [r7, #24]
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 f8ef 	bl	8005636 <I2C_WaitOnTXISFlagUntilTimeout>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e012      	b.n	8005488 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005462:	893b      	ldrh	r3, [r7, #8]
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	2200      	movs	r2, #0
 8005474:	2180      	movs	r1, #128	@ 0x80
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 f884 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	80002000 	.word	0x80002000

08005494 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	4608      	mov	r0, r1
 800549e:	4611      	mov	r1, r2
 80054a0:	461a      	mov	r2, r3
 80054a2:	4603      	mov	r3, r0
 80054a4:	817b      	strh	r3, [r7, #10]
 80054a6:	460b      	mov	r3, r1
 80054a8:	813b      	strh	r3, [r7, #8]
 80054aa:	4613      	mov	r3, r2
 80054ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	b2da      	uxtb	r2, r3
 80054b2:	8979      	ldrh	r1, [r7, #10]
 80054b4:	4b20      	ldr	r3, [pc, #128]	@ (8005538 <I2C_RequestMemoryRead+0xa4>)
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	2300      	movs	r3, #0
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 fa26 	bl	800590c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054c0:	69fa      	ldr	r2, [r7, #28]
 80054c2:	69b9      	ldr	r1, [r7, #24]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 f8b6 	bl	8005636 <I2C_WaitOnTXISFlagUntilTimeout>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e02c      	b.n	800552e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054d4:	88fb      	ldrh	r3, [r7, #6]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d105      	bne.n	80054e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80054da:	893b      	ldrh	r3, [r7, #8]
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80054e4:	e015      	b.n	8005512 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80054e6:	893b      	ldrh	r3, [r7, #8]
 80054e8:	0a1b      	lsrs	r3, r3, #8
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	b2da      	uxtb	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	69b9      	ldr	r1, [r7, #24]
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f89c 	bl	8005636 <I2C_WaitOnTXISFlagUntilTimeout>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e012      	b.n	800552e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005508:	893b      	ldrh	r3, [r7, #8]
 800550a:	b2da      	uxtb	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2200      	movs	r2, #0
 800551a:	2140      	movs	r1, #64	@ 0x40
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 f831 	bl	8005584 <I2C_WaitOnFlagUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e000      	b.n	800552e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	80002000 	.word	0x80002000

0800553c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b02      	cmp	r3, #2
 8005550:	d103      	bne.n	800555a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2200      	movs	r2, #0
 8005558:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b01      	cmp	r3, #1
 8005566:	d007      	beq.n	8005578 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699a      	ldr	r2, [r3, #24]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	619a      	str	r2, [r3, #24]
  }
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	603b      	str	r3, [r7, #0]
 8005590:	4613      	mov	r3, r2
 8005592:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005594:	e03b      	b.n	800560e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	6839      	ldr	r1, [r7, #0]
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 f8d6 	bl	800574c <I2C_IsErrorOccurred>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e041      	b.n	800562e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d02d      	beq.n	800560e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fe feab 	bl	800430c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	683a      	ldr	r2, [r7, #0]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d122      	bne.n	800560e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699a      	ldr	r2, [r3, #24]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	4013      	ands	r3, r2
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	bf0c      	ite	eq
 80055d8:	2301      	moveq	r3, #1
 80055da:	2300      	movne	r3, #0
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	461a      	mov	r2, r3
 80055e0:	79fb      	ldrb	r3, [r7, #7]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d113      	bne.n	800560e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ea:	f043 0220 	orr.w	r2, r3, #32
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e00f      	b.n	800562e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699a      	ldr	r2, [r3, #24]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	4013      	ands	r3, r2
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	429a      	cmp	r2, r3
 800561c:	bf0c      	ite	eq
 800561e:	2301      	moveq	r3, #1
 8005620:	2300      	movne	r3, #0
 8005622:	b2db      	uxtb	r3, r3
 8005624:	461a      	mov	r2, r3
 8005626:	79fb      	ldrb	r3, [r7, #7]
 8005628:	429a      	cmp	r2, r3
 800562a:	d0b4      	beq.n	8005596 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b084      	sub	sp, #16
 800563a:	af00      	add	r7, sp, #0
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005642:	e033      	b.n	80056ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	68b9      	ldr	r1, [r7, #8]
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f87f 	bl	800574c <I2C_IsErrorOccurred>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e031      	b.n	80056bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565e:	d025      	beq.n	80056ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005660:	f7fe fe54 	bl	800430c <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	429a      	cmp	r2, r3
 800566e:	d302      	bcc.n	8005676 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d11a      	bne.n	80056ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b02      	cmp	r3, #2
 8005682:	d013      	beq.n	80056ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005688:	f043 0220 	orr.w	r2, r3, #32
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e007      	b.n	80056bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d1c4      	bne.n	8005644 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3710      	adds	r7, #16
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056d0:	e02f      	b.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	68b9      	ldr	r1, [r7, #8]
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 f838 	bl	800574c <I2C_IsErrorOccurred>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e02d      	b.n	8005742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e6:	f7fe fe11 	bl	800430c <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d302      	bcc.n	80056fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d11a      	bne.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b20      	cmp	r3, #32
 8005708:	d013      	beq.n	8005732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570e:	f043 0220 	orr.w	r2, r3, #32
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e007      	b.n	8005742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	f003 0320 	and.w	r3, r3, #32
 800573c:	2b20      	cmp	r3, #32
 800573e:	d1c8      	bne.n	80056d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b08a      	sub	sp, #40	@ 0x28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005766:	2300      	movs	r3, #0
 8005768:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	f003 0310 	and.w	r3, r3, #16
 8005774:	2b00      	cmp	r3, #0
 8005776:	d068      	beq.n	800584a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2210      	movs	r2, #16
 800577e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005780:	e049      	b.n	8005816 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005788:	d045      	beq.n	8005816 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800578a:	f7fe fdbf 	bl	800430c <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	429a      	cmp	r2, r3
 8005798:	d302      	bcc.n	80057a0 <I2C_IsErrorOccurred+0x54>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d13a      	bne.n	8005816 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c2:	d121      	bne.n	8005808 <I2C_IsErrorOccurred+0xbc>
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057ca:	d01d      	beq.n	8005808 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80057cc:	7cfb      	ldrb	r3, [r7, #19]
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d01a      	beq.n	8005808 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80057e2:	f7fe fd93 	bl	800430c <HAL_GetTick>
 80057e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057e8:	e00e      	b.n	8005808 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80057ea:	f7fe fd8f 	bl	800430c <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b19      	cmp	r3, #25
 80057f6:	d907      	bls.n	8005808 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	f043 0320 	orr.w	r3, r3, #32
 80057fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005806:	e006      	b.n	8005816 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b20      	cmp	r3, #32
 8005814:	d1e9      	bne.n	80057ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	f003 0320 	and.w	r3, r3, #32
 8005820:	2b20      	cmp	r3, #32
 8005822:	d003      	beq.n	800582c <I2C_IsErrorOccurred+0xe0>
 8005824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0aa      	beq.n	8005782 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800582c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005830:	2b00      	cmp	r3, #0
 8005832:	d103      	bne.n	800583c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2220      	movs	r2, #32
 800583a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	f043 0304 	orr.w	r3, r3, #4
 8005842:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00b      	beq.n	8005874 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800586c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00b      	beq.n	8005896 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	f043 0308 	orr.w	r3, r3, #8
 8005884:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800588e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00b      	beq.n	80058b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	f043 0302 	orr.w	r3, r3, #2
 80058a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80058b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01c      	beq.n	80058fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f7ff fe3b 	bl	800553c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	6859      	ldr	r1, [r3, #4]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005908 <I2C_IsErrorOccurred+0x1bc>)
 80058d2:	400b      	ands	r3, r1
 80058d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	431a      	orrs	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80058fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3728      	adds	r7, #40	@ 0x28
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	fe00e800 	.word	0xfe00e800

0800590c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	607b      	str	r3, [r7, #4]
 8005916:	460b      	mov	r3, r1
 8005918:	817b      	strh	r3, [r7, #10]
 800591a:	4613      	mov	r3, r2
 800591c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800591e:	897b      	ldrh	r3, [r7, #10]
 8005920:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005924:	7a7b      	ldrb	r3, [r7, #9]
 8005926:	041b      	lsls	r3, r3, #16
 8005928:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800592c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005932:	6a3b      	ldr	r3, [r7, #32]
 8005934:	4313      	orrs	r3, r2
 8005936:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800593a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	0d5b      	lsrs	r3, r3, #21
 8005946:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800594a:	4b08      	ldr	r3, [pc, #32]	@ (800596c <I2C_TransferConfig+0x60>)
 800594c:	430b      	orrs	r3, r1
 800594e:	43db      	mvns	r3, r3
 8005950:	ea02 0103 	and.w	r1, r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800595e:	bf00      	nop
 8005960:	371c      	adds	r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	03ff63ff 	.word	0x03ff63ff

08005970 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b20      	cmp	r3, #32
 8005984:	d138      	bne.n	80059f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800598c:	2b01      	cmp	r3, #1
 800598e:	d101      	bne.n	8005994 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005990:	2302      	movs	r3, #2
 8005992:	e032      	b.n	80059fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2224      	movs	r2, #36	@ 0x24
 80059a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0201 	bic.w	r2, r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6819      	ldr	r1, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f042 0201 	orr.w	r2, r2, #1
 80059e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	e000      	b.n	80059fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059f8:	2302      	movs	r3, #2
  }
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b20      	cmp	r3, #32
 8005a1a:	d139      	bne.n	8005a90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d101      	bne.n	8005a2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a26:	2302      	movs	r3, #2
 8005a28:	e033      	b.n	8005a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2224      	movs	r2, #36	@ 0x24
 8005a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	021b      	lsls	r3, r3, #8
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2220      	movs	r2, #32
 8005a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	e000      	b.n	8005a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a90:	2302      	movs	r3, #2
  }
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3714      	adds	r7, #20
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr

08005a9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b086      	sub	sp, #24
 8005aa2:	af02      	add	r7, sp, #8
 8005aa4:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e101      	b.n	8005cb4 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7fc fa25 	bl	8001f14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2203      	movs	r2, #3
 8005ace:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f004 fc87 	bl	800a3f0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6818      	ldr	r0, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	7c1a      	ldrb	r2, [r3, #16]
 8005aea:	f88d 2000 	strb.w	r2, [sp]
 8005aee:	3304      	adds	r3, #4
 8005af0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005af2:	f004 fc50 	bl	800a396 <USB_CoreInit>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d005      	beq.n	8005b08 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e0d5      	b.n	8005cb4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f004 fc7f 	bl	800a412 <USB_SetCurrentMode>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d005      	beq.n	8005b26 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e0c6      	b.n	8005cb4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b26:	2300      	movs	r3, #0
 8005b28:	73fb      	strb	r3, [r7, #15]
 8005b2a:	e04a      	b.n	8005bc2 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005b2c:	7bfa      	ldrb	r2, [r7, #15]
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	4613      	mov	r3, r2
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	4413      	add	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	440b      	add	r3, r1
 8005b3a:	3315      	adds	r3, #21
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005b40:	7bfa      	ldrb	r2, [r7, #15]
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	4613      	mov	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	3314      	adds	r3, #20
 8005b50:	7bfa      	ldrb	r2, [r7, #15]
 8005b52:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005b54:	7bfa      	ldrb	r2, [r7, #15]
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	b298      	uxth	r0, r3
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	4413      	add	r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	440b      	add	r3, r1
 8005b66:	332e      	adds	r3, #46	@ 0x2e
 8005b68:	4602      	mov	r2, r0
 8005b6a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b6c:	7bfa      	ldrb	r2, [r7, #15]
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	4613      	mov	r3, r2
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	4413      	add	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	440b      	add	r3, r1
 8005b7a:	3318      	adds	r3, #24
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005b80:	7bfa      	ldrb	r2, [r7, #15]
 8005b82:	6879      	ldr	r1, [r7, #4]
 8005b84:	4613      	mov	r3, r2
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	4413      	add	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	440b      	add	r3, r1
 8005b8e:	331c      	adds	r3, #28
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005b94:	7bfa      	ldrb	r2, [r7, #15]
 8005b96:	6879      	ldr	r1, [r7, #4]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	4413      	add	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	440b      	add	r3, r1
 8005ba2:	3320      	adds	r3, #32
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ba8:	7bfa      	ldrb	r2, [r7, #15]
 8005baa:	6879      	ldr	r1, [r7, #4]
 8005bac:	4613      	mov	r3, r2
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	4413      	add	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	440b      	add	r3, r1
 8005bb6:	3324      	adds	r3, #36	@ 0x24
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	73fb      	strb	r3, [r7, #15]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	791b      	ldrb	r3, [r3, #4]
 8005bc6:	7bfa      	ldrb	r2, [r7, #15]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d3af      	bcc.n	8005b2c <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	73fb      	strb	r3, [r7, #15]
 8005bd0:	e044      	b.n	8005c5c <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005bd2:	7bfa      	ldrb	r2, [r7, #15]
 8005bd4:	6879      	ldr	r1, [r7, #4]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	00db      	lsls	r3, r3, #3
 8005bda:	4413      	add	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005be4:	2200      	movs	r2, #0
 8005be6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005be8:	7bfa      	ldrb	r2, [r7, #15]
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	4613      	mov	r3, r2
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005bfa:	7bfa      	ldrb	r2, [r7, #15]
 8005bfc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005bfe:	7bfa      	ldrb	r2, [r7, #15]
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005c10:	2200      	movs	r2, #0
 8005c12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005c14:	7bfa      	ldrb	r2, [r7, #15]
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	00db      	lsls	r3, r3, #3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005c26:	2200      	movs	r2, #0
 8005c28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005c2a:	7bfa      	ldrb	r2, [r7, #15]
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005c40:	7bfa      	ldrb	r2, [r7, #15]
 8005c42:	6879      	ldr	r1, [r7, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	4413      	add	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005c52:	2200      	movs	r2, #0
 8005c54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c56:	7bfb      	ldrb	r3, [r7, #15]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	73fb      	strb	r3, [r7, #15]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	791b      	ldrb	r3, [r3, #4]
 8005c60:	7bfa      	ldrb	r2, [r7, #15]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d3b5      	bcc.n	8005bd2 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	7c1a      	ldrb	r2, [r3, #16]
 8005c6e:	f88d 2000 	strb.w	r2, [sp]
 8005c72:	3304      	adds	r3, #4
 8005c74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c76:	f004 fc19 	bl	800a4ac <USB_DevInit>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d005      	beq.n	8005c8c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2202      	movs	r2, #2
 8005c84:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e013      	b.n	8005cb4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	7b1b      	ldrb	r3, [r3, #12]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d102      	bne.n	8005ca8 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f80a 	bl	8005cbc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f004 fdbe 	bl	800a82e <USB_DevDisconnect>

  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3710      	adds	r7, #16
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cee:	f043 0303 	orr.w	r3, r3, #3
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d08:	4b05      	ldr	r3, [pc, #20]	@ (8005d20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a04      	ldr	r2, [pc, #16]	@ (8005d20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d12:	6013      	str	r3, [r2, #0]
}
 8005d14:	bf00      	nop
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40007000 	.word	0x40007000

08005d24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d24:	b480      	push	{r7}
 8005d26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005d28:	4b04      	ldr	r3, [pc, #16]	@ (8005d3c <HAL_PWREx_GetVoltageRange+0x18>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	40007000 	.word	0x40007000

08005d40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d4e:	d130      	bne.n	8005db2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d50:	4b23      	ldr	r3, [pc, #140]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d5c:	d038      	beq.n	8005dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d5e:	4b20      	ldr	r3, [pc, #128]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d66:	4a1e      	ldr	r2, [pc, #120]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8005de4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2232      	movs	r2, #50	@ 0x32
 8005d74:	fb02 f303 	mul.w	r3, r2, r3
 8005d78:	4a1b      	ldr	r2, [pc, #108]	@ (8005de8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7e:	0c9b      	lsrs	r3, r3, #18
 8005d80:	3301      	adds	r3, #1
 8005d82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d84:	e002      	b.n	8005d8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d8c:	4b14      	ldr	r3, [pc, #80]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d98:	d102      	bne.n	8005da0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1f2      	bne.n	8005d86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005da0:	4b0f      	ldr	r3, [pc, #60]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dac:	d110      	bne.n	8005dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e00f      	b.n	8005dd2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005db2:	4b0b      	ldr	r3, [pc, #44]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dbe:	d007      	beq.n	8005dd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005dc0:	4b07      	ldr	r3, [pc, #28]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dc8:	4a05      	ldr	r2, [pc, #20]	@ (8005de0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005dce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40007000 	.word	0x40007000
 8005de4:	20000008 	.word	0x20000008
 8005de8:	431bde83 	.word	0x431bde83

08005dec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005dec:	b480      	push	{r7}
 8005dee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005df0:	4b05      	ldr	r3, [pc, #20]	@ (8005e08 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	4a04      	ldr	r2, [pc, #16]	@ (8005e08 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005df6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005dfa:	6053      	str	r3, [r2, #4]
}
 8005dfc:	bf00      	nop
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	40007000 	.word	0x40007000

08005e0c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af02      	add	r7, sp, #8
 8005e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005e14:	f7fe fa7a 	bl	800430c <HAL_GetTick>
 8005e18:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e063      	b.n	8005eec <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10b      	bne.n	8005e48 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f7fb fedb 	bl	8001bf4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005e3e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f858 	bl	8005ef8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	021a      	lsls	r2, r3, #8
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	2120      	movs	r1, #32
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f850 	bl	8005f14 <QSPI_WaitFlagStateUntilTimeout>
 8005e74:	4603      	mov	r3, r0
 8005e76:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005e78:	7afb      	ldrb	r3, [r7, #11]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d131      	bne.n	8005ee2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e88:	f023 0310 	bic.w	r3, r3, #16
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	6852      	ldr	r2, [r2, #4]
 8005e90:	0611      	lsls	r1, r2, #24
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	68d2      	ldr	r2, [r2, #12]
 8005e96:	4311      	orrs	r1, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6812      	ldr	r2, [r2, #0]
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	4b13      	ldr	r3, [pc, #76]	@ (8005ef4 <HAL_QSPI_Init+0xe8>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6912      	ldr	r2, [r2, #16]
 8005eae:	0411      	lsls	r1, r2, #16
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6952      	ldr	r2, [r2, #20]
 8005eb4:	4311      	orrs	r1, r2
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6992      	ldr	r2, [r2, #24]
 8005eba:	4311      	orrs	r1, r2
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	430b      	orrs	r3, r1
 8005ec2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8005eea:	7afb      	ldrb	r3, [r7, #11]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	ffe0f8fe 	.word	0xffe0f8fe

08005ef8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	4613      	mov	r3, r2
 8005f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005f24:	e01a      	b.n	8005f5c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2c:	d016      	beq.n	8005f5c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2e:	f7fe f9ed 	bl	800430c <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d302      	bcc.n	8005f44 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10b      	bne.n	8005f5c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2204      	movs	r2, #4
 8005f48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f50:	f043 0201 	orr.w	r2, r3, #1
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e00e      	b.n	8005f7a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	4013      	ands	r3, r2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	bf14      	ite	ne
 8005f6a:	2301      	movne	r3, #1
 8005f6c:	2300      	moveq	r3, #0
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	461a      	mov	r2, r3
 8005f72:	79fb      	ldrb	r3, [r7, #7]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d1d6      	bne.n	8005f26 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
	...

08005f84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d101      	bne.n	8005f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e3ca      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f96:	4b97      	ldr	r3, [pc, #604]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f003 030c 	and.w	r3, r3, #12
 8005f9e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fa0:	4b94      	ldr	r3, [pc, #592]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	f003 0303 	and.w	r3, r3, #3
 8005fa8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0310 	and.w	r3, r3, #16
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 80e4 	beq.w	8006180 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d007      	beq.n	8005fce <HAL_RCC_OscConfig+0x4a>
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	2b0c      	cmp	r3, #12
 8005fc2:	f040 808b 	bne.w	80060dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	f040 8087 	bne.w	80060dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fce:	4b89      	ldr	r3, [pc, #548]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d005      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x62>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e3a2      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a1a      	ldr	r2, [r3, #32]
 8005fea:	4b82      	ldr	r3, [pc, #520]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0308 	and.w	r3, r3, #8
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <HAL_RCC_OscConfig+0x7c>
 8005ff6:	4b7f      	ldr	r3, [pc, #508]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ffe:	e005      	b.n	800600c <HAL_RCC_OscConfig+0x88>
 8006000:	4b7c      	ldr	r3, [pc, #496]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006002:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006006:	091b      	lsrs	r3, r3, #4
 8006008:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800600c:	4293      	cmp	r3, r2
 800600e:	d223      	bcs.n	8006058 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a1b      	ldr	r3, [r3, #32]
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fd87 	bl	8006b28 <RCC_SetFlashLatencyFromMSIRange>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e383      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006024:	4b73      	ldr	r3, [pc, #460]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a72      	ldr	r2, [pc, #456]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800602a:	f043 0308 	orr.w	r3, r3, #8
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	4b70      	ldr	r3, [pc, #448]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	496d      	ldr	r1, [pc, #436]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800603e:	4313      	orrs	r3, r2
 8006040:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006042:	4b6c      	ldr	r3, [pc, #432]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	4968      	ldr	r1, [pc, #416]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006052:	4313      	orrs	r3, r2
 8006054:	604b      	str	r3, [r1, #4]
 8006056:	e025      	b.n	80060a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006058:	4b66      	ldr	r3, [pc, #408]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a65      	ldr	r2, [pc, #404]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800605e:	f043 0308 	orr.w	r3, r3, #8
 8006062:	6013      	str	r3, [r2, #0]
 8006064:	4b63      	ldr	r3, [pc, #396]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	4960      	ldr	r1, [pc, #384]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006072:	4313      	orrs	r3, r2
 8006074:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006076:	4b5f      	ldr	r3, [pc, #380]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	495b      	ldr	r1, [pc, #364]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006086:	4313      	orrs	r3, r2
 8006088:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d109      	bne.n	80060a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	4618      	mov	r0, r3
 8006096:	f000 fd47 	bl	8006b28 <RCC_SetFlashLatencyFromMSIRange>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d001      	beq.n	80060a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e343      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060a4:	f000 fc4a 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80060a8:	4602      	mov	r2, r0
 80060aa:	4b52      	ldr	r3, [pc, #328]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	091b      	lsrs	r3, r3, #4
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	4950      	ldr	r1, [pc, #320]	@ (80061f8 <HAL_RCC_OscConfig+0x274>)
 80060b6:	5ccb      	ldrb	r3, [r1, r3]
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	fa22 f303 	lsr.w	r3, r2, r3
 80060c0:	4a4e      	ldr	r2, [pc, #312]	@ (80061fc <HAL_RCC_OscConfig+0x278>)
 80060c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80060c4:	4b4e      	ldr	r3, [pc, #312]	@ (8006200 <HAL_RCC_OscConfig+0x27c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7fb ffbf 	bl	800204c <HAL_InitTick>
 80060ce:	4603      	mov	r3, r0
 80060d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d052      	beq.n	800617e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	e327      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d032      	beq.n	800614a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80060e4:	4b43      	ldr	r3, [pc, #268]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a42      	ldr	r2, [pc, #264]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80060ea:	f043 0301 	orr.w	r3, r3, #1
 80060ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80060f0:	f7fe f90c 	bl	800430c <HAL_GetTick>
 80060f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060f6:	e008      	b.n	800610a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060f8:	f7fe f908 	bl	800430c <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b02      	cmp	r3, #2
 8006104:	d901      	bls.n	800610a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e310      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800610a:	4b3a      	ldr	r3, [pc, #232]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0302 	and.w	r3, r3, #2
 8006112:	2b00      	cmp	r3, #0
 8006114:	d0f0      	beq.n	80060f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006116:	4b37      	ldr	r3, [pc, #220]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a36      	ldr	r2, [pc, #216]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800611c:	f043 0308 	orr.w	r3, r3, #8
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	4b34      	ldr	r3, [pc, #208]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	4931      	ldr	r1, [pc, #196]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006130:	4313      	orrs	r3, r2
 8006132:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006134:	4b2f      	ldr	r3, [pc, #188]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	69db      	ldr	r3, [r3, #28]
 8006140:	021b      	lsls	r3, r3, #8
 8006142:	492c      	ldr	r1, [pc, #176]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006144:	4313      	orrs	r3, r2
 8006146:	604b      	str	r3, [r1, #4]
 8006148:	e01a      	b.n	8006180 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800614a:	4b2a      	ldr	r3, [pc, #168]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a29      	ldr	r2, [pc, #164]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006150:	f023 0301 	bic.w	r3, r3, #1
 8006154:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006156:	f7fe f8d9 	bl	800430c <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800615e:	f7fe f8d5 	bl	800430c <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e2dd      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006170:	4b20      	ldr	r3, [pc, #128]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0302 	and.w	r3, r3, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1f0      	bne.n	800615e <HAL_RCC_OscConfig+0x1da>
 800617c:	e000      	b.n	8006180 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800617e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d074      	beq.n	8006276 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2b08      	cmp	r3, #8
 8006190:	d005      	beq.n	800619e <HAL_RCC_OscConfig+0x21a>
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	2b0c      	cmp	r3, #12
 8006196:	d10e      	bne.n	80061b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2b03      	cmp	r3, #3
 800619c:	d10b      	bne.n	80061b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800619e:	4b15      	ldr	r3, [pc, #84]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d064      	beq.n	8006274 <HAL_RCC_OscConfig+0x2f0>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d160      	bne.n	8006274 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e2ba      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061be:	d106      	bne.n	80061ce <HAL_RCC_OscConfig+0x24a>
 80061c0:	4b0c      	ldr	r3, [pc, #48]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a0b      	ldr	r2, [pc, #44]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ca:	6013      	str	r3, [r2, #0]
 80061cc:	e026      	b.n	800621c <HAL_RCC_OscConfig+0x298>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061d6:	d115      	bne.n	8006204 <HAL_RCC_OscConfig+0x280>
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a05      	ldr	r2, [pc, #20]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061e2:	6013      	str	r3, [r2, #0]
 80061e4:	4b03      	ldr	r3, [pc, #12]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a02      	ldr	r2, [pc, #8]	@ (80061f4 <HAL_RCC_OscConfig+0x270>)
 80061ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	e014      	b.n	800621c <HAL_RCC_OscConfig+0x298>
 80061f2:	bf00      	nop
 80061f4:	40021000 	.word	0x40021000
 80061f8:	080147b4 	.word	0x080147b4
 80061fc:	20000008 	.word	0x20000008
 8006200:	20000044 	.word	0x20000044
 8006204:	4ba0      	ldr	r3, [pc, #640]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a9f      	ldr	r2, [pc, #636]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800620a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	4b9d      	ldr	r3, [pc, #628]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a9c      	ldr	r2, [pc, #624]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800621a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d013      	beq.n	800624c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006224:	f7fe f872 	bl	800430c <HAL_GetTick>
 8006228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800622c:	f7fe f86e 	bl	800430c <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b64      	cmp	r3, #100	@ 0x64
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e276      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800623e:	4b92      	ldr	r3, [pc, #584]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d0f0      	beq.n	800622c <HAL_RCC_OscConfig+0x2a8>
 800624a:	e014      	b.n	8006276 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624c:	f7fe f85e 	bl	800430c <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006254:	f7fe f85a 	bl	800430c <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	@ 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e262      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006266:	4b88      	ldr	r3, [pc, #544]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1f0      	bne.n	8006254 <HAL_RCC_OscConfig+0x2d0>
 8006272:	e000      	b.n	8006276 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d060      	beq.n	8006344 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	2b04      	cmp	r3, #4
 8006286:	d005      	beq.n	8006294 <HAL_RCC_OscConfig+0x310>
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	2b0c      	cmp	r3, #12
 800628c:	d119      	bne.n	80062c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	2b02      	cmp	r3, #2
 8006292:	d116      	bne.n	80062c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006294:	4b7c      	ldr	r3, [pc, #496]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800629c:	2b00      	cmp	r3, #0
 800629e:	d005      	beq.n	80062ac <HAL_RCC_OscConfig+0x328>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e23f      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ac:	4b76      	ldr	r3, [pc, #472]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	061b      	lsls	r3, r3, #24
 80062ba:	4973      	ldr	r1, [pc, #460]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062c0:	e040      	b.n	8006344 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d023      	beq.n	8006312 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062ca:	4b6f      	ldr	r3, [pc, #444]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a6e      	ldr	r2, [pc, #440]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d6:	f7fe f819 	bl	800430c <HAL_GetTick>
 80062da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062dc:	e008      	b.n	80062f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062de:	f7fe f815 	bl	800430c <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e21d      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062f0:	4b65      	ldr	r3, [pc, #404]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0f0      	beq.n	80062de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062fc:	4b62      	ldr	r3, [pc, #392]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	061b      	lsls	r3, r3, #24
 800630a:	495f      	ldr	r1, [pc, #380]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800630c:	4313      	orrs	r3, r2
 800630e:	604b      	str	r3, [r1, #4]
 8006310:	e018      	b.n	8006344 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006312:	4b5d      	ldr	r3, [pc, #372]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a5c      	ldr	r2, [pc, #368]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800631c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631e:	f7fd fff5 	bl	800430c <HAL_GetTick>
 8006322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006324:	e008      	b.n	8006338 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006326:	f7fd fff1 	bl	800430c <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e1f9      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006338:	4b53      	ldr	r3, [pc, #332]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1f0      	bne.n	8006326 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0308 	and.w	r3, r3, #8
 800634c:	2b00      	cmp	r3, #0
 800634e:	d03c      	beq.n	80063ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	695b      	ldr	r3, [r3, #20]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d01c      	beq.n	8006392 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006358:	4b4b      	ldr	r3, [pc, #300]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800635a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800635e:	4a4a      	ldr	r2, [pc, #296]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006360:	f043 0301 	orr.w	r3, r3, #1
 8006364:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006368:	f7fd ffd0 	bl	800430c <HAL_GetTick>
 800636c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006370:	f7fd ffcc 	bl	800430c <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e1d4      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006382:	4b41      	ldr	r3, [pc, #260]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006384:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0ef      	beq.n	8006370 <HAL_RCC_OscConfig+0x3ec>
 8006390:	e01b      	b.n	80063ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006392:	4b3d      	ldr	r3, [pc, #244]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006394:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006398:	4a3b      	ldr	r2, [pc, #236]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800639a:	f023 0301 	bic.w	r3, r3, #1
 800639e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a2:	f7fd ffb3 	bl	800430c <HAL_GetTick>
 80063a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063a8:	e008      	b.n	80063bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063aa:	f7fd ffaf 	bl	800430c <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	d901      	bls.n	80063bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80063b8:	2303      	movs	r3, #3
 80063ba:	e1b7      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063bc:	4b32      	ldr	r3, [pc, #200]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80063be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063c2:	f003 0302 	and.w	r3, r3, #2
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1ef      	bne.n	80063aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0304 	and.w	r3, r3, #4
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 80a6 	beq.w	8006524 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063d8:	2300      	movs	r3, #0
 80063da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80063dc:	4b2a      	ldr	r3, [pc, #168]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80063de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10d      	bne.n	8006404 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063e8:	4b27      	ldr	r3, [pc, #156]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80063ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ec:	4a26      	ldr	r2, [pc, #152]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80063ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80063f4:	4b24      	ldr	r3, [pc, #144]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 80063f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063fc:	60bb      	str	r3, [r7, #8]
 80063fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006400:	2301      	movs	r3, #1
 8006402:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006404:	4b21      	ldr	r3, [pc, #132]	@ (800648c <HAL_RCC_OscConfig+0x508>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800640c:	2b00      	cmp	r3, #0
 800640e:	d118      	bne.n	8006442 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006410:	4b1e      	ldr	r3, [pc, #120]	@ (800648c <HAL_RCC_OscConfig+0x508>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a1d      	ldr	r2, [pc, #116]	@ (800648c <HAL_RCC_OscConfig+0x508>)
 8006416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800641a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800641c:	f7fd ff76 	bl	800430c <HAL_GetTick>
 8006420:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006424:	f7fd ff72 	bl	800430c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e17a      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <HAL_RCC_OscConfig+0x508>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0f0      	beq.n	8006424 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d108      	bne.n	800645c <HAL_RCC_OscConfig+0x4d8>
 800644a:	4b0f      	ldr	r3, [pc, #60]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800644c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006450:	4a0d      	ldr	r2, [pc, #52]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006452:	f043 0301 	orr.w	r3, r3, #1
 8006456:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800645a:	e029      	b.n	80064b0 <HAL_RCC_OscConfig+0x52c>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	2b05      	cmp	r3, #5
 8006462:	d115      	bne.n	8006490 <HAL_RCC_OscConfig+0x50c>
 8006464:	4b08      	ldr	r3, [pc, #32]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800646a:	4a07      	ldr	r2, [pc, #28]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800646c:	f043 0304 	orr.w	r3, r3, #4
 8006470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006474:	4b04      	ldr	r3, [pc, #16]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 8006476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800647a:	4a03      	ldr	r2, [pc, #12]	@ (8006488 <HAL_RCC_OscConfig+0x504>)
 800647c:	f043 0301 	orr.w	r3, r3, #1
 8006480:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006484:	e014      	b.n	80064b0 <HAL_RCC_OscConfig+0x52c>
 8006486:	bf00      	nop
 8006488:	40021000 	.word	0x40021000
 800648c:	40007000 	.word	0x40007000
 8006490:	4b9c      	ldr	r3, [pc, #624]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006496:	4a9b      	ldr	r2, [pc, #620]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006498:	f023 0301 	bic.w	r3, r3, #1
 800649c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80064a0:	4b98      	ldr	r3, [pc, #608]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80064a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064a6:	4a97      	ldr	r2, [pc, #604]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80064a8:	f023 0304 	bic.w	r3, r3, #4
 80064ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d016      	beq.n	80064e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b8:	f7fd ff28 	bl	800430c <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064be:	e00a      	b.n	80064d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064c0:	f7fd ff24 	bl	800430c <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e12a      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064d6:	4b8b      	ldr	r3, [pc, #556]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80064d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0ed      	beq.n	80064c0 <HAL_RCC_OscConfig+0x53c>
 80064e4:	e015      	b.n	8006512 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e6:	f7fd ff11 	bl	800430c <HAL_GetTick>
 80064ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064ec:	e00a      	b.n	8006504 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ee:	f7fd ff0d 	bl	800430c <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e113      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006504:	4b7f      	ldr	r3, [pc, #508]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1ed      	bne.n	80064ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006512:	7ffb      	ldrb	r3, [r7, #31]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d105      	bne.n	8006524 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006518:	4b7a      	ldr	r3, [pc, #488]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800651a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651c:	4a79      	ldr	r2, [pc, #484]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800651e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006522:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 80fe 	beq.w	800672a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006532:	2b02      	cmp	r3, #2
 8006534:	f040 80d0 	bne.w	80066d8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006538:	4b72      	ldr	r3, [pc, #456]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	f003 0203 	and.w	r2, r3, #3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006548:	429a      	cmp	r2, r3
 800654a:	d130      	bne.n	80065ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006556:	3b01      	subs	r3, #1
 8006558:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800655a:	429a      	cmp	r2, r3
 800655c:	d127      	bne.n	80065ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006568:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800656a:	429a      	cmp	r2, r3
 800656c:	d11f      	bne.n	80065ae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006578:	2a07      	cmp	r2, #7
 800657a:	bf14      	ite	ne
 800657c:	2201      	movne	r2, #1
 800657e:	2200      	moveq	r2, #0
 8006580:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006582:	4293      	cmp	r3, r2
 8006584:	d113      	bne.n	80065ae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006590:	085b      	lsrs	r3, r3, #1
 8006592:	3b01      	subs	r3, #1
 8006594:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006596:	429a      	cmp	r2, r3
 8006598:	d109      	bne.n	80065ae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a4:	085b      	lsrs	r3, r3, #1
 80065a6:	3b01      	subs	r3, #1
 80065a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d06e      	beq.n	800668c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	2b0c      	cmp	r3, #12
 80065b2:	d069      	beq.n	8006688 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80065b4:	4b53      	ldr	r3, [pc, #332]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d105      	bne.n	80065cc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80065c0:	4b50      	ldr	r3, [pc, #320]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d001      	beq.n	80065d0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e0ad      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80065d0:	4b4c      	ldr	r3, [pc, #304]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a4b      	ldr	r2, [pc, #300]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80065d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065da:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80065dc:	f7fd fe96 	bl	800430c <HAL_GetTick>
 80065e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065e2:	e008      	b.n	80065f6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065e4:	f7fd fe92 	bl	800430c <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e09a      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065f6:	4b43      	ldr	r3, [pc, #268]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1f0      	bne.n	80065e4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006602:	4b40      	ldr	r3, [pc, #256]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	4b40      	ldr	r3, [pc, #256]	@ (8006708 <HAL_RCC_OscConfig+0x784>)
 8006608:	4013      	ands	r3, r2
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006612:	3a01      	subs	r2, #1
 8006614:	0112      	lsls	r2, r2, #4
 8006616:	4311      	orrs	r1, r2
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800661c:	0212      	lsls	r2, r2, #8
 800661e:	4311      	orrs	r1, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006624:	0852      	lsrs	r2, r2, #1
 8006626:	3a01      	subs	r2, #1
 8006628:	0552      	lsls	r2, r2, #21
 800662a:	4311      	orrs	r1, r2
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006630:	0852      	lsrs	r2, r2, #1
 8006632:	3a01      	subs	r2, #1
 8006634:	0652      	lsls	r2, r2, #25
 8006636:	4311      	orrs	r1, r2
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800663c:	0912      	lsrs	r2, r2, #4
 800663e:	0452      	lsls	r2, r2, #17
 8006640:	430a      	orrs	r2, r1
 8006642:	4930      	ldr	r1, [pc, #192]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006644:	4313      	orrs	r3, r2
 8006646:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006648:	4b2e      	ldr	r3, [pc, #184]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a2d      	ldr	r2, [pc, #180]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800664e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006652:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006654:	4b2b      	ldr	r3, [pc, #172]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	4a2a      	ldr	r2, [pc, #168]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800665a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800665e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006660:	f7fd fe54 	bl	800430c <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006668:	f7fd fe50 	bl	800430c <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e058      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800667a:	4b22      	ldr	r3, [pc, #136]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0f0      	beq.n	8006668 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006686:	e050      	b.n	800672a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e04f      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800668c:	4b1d      	ldr	r3, [pc, #116]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d148      	bne.n	800672a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006698:	4b1a      	ldr	r3, [pc, #104]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a19      	ldr	r2, [pc, #100]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 800669e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066a4:	4b17      	ldr	r3, [pc, #92]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	4a16      	ldr	r2, [pc, #88]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80066aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066b0:	f7fd fe2c 	bl	800430c <HAL_GetTick>
 80066b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066b6:	e008      	b.n	80066ca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066b8:	f7fd fe28 	bl	800430c <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d901      	bls.n	80066ca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e030      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0f0      	beq.n	80066b8 <HAL_RCC_OscConfig+0x734>
 80066d6:	e028      	b.n	800672a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	2b0c      	cmp	r3, #12
 80066dc:	d023      	beq.n	8006726 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066de:	4b09      	ldr	r3, [pc, #36]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a08      	ldr	r2, [pc, #32]	@ (8006704 <HAL_RCC_OscConfig+0x780>)
 80066e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ea:	f7fd fe0f 	bl	800430c <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066f0:	e00c      	b.n	800670c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066f2:	f7fd fe0b 	bl	800430c <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d905      	bls.n	800670c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e013      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
 8006704:	40021000 	.word	0x40021000
 8006708:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800670c:	4b09      	ldr	r3, [pc, #36]	@ (8006734 <HAL_RCC_OscConfig+0x7b0>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1ec      	bne.n	80066f2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006718:	4b06      	ldr	r3, [pc, #24]	@ (8006734 <HAL_RCC_OscConfig+0x7b0>)
 800671a:	68da      	ldr	r2, [r3, #12]
 800671c:	4905      	ldr	r1, [pc, #20]	@ (8006734 <HAL_RCC_OscConfig+0x7b0>)
 800671e:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <HAL_RCC_OscConfig+0x7b4>)
 8006720:	4013      	ands	r3, r2
 8006722:	60cb      	str	r3, [r1, #12]
 8006724:	e001      	b.n	800672a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e000      	b.n	800672c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3720      	adds	r7, #32
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	40021000 	.word	0x40021000
 8006738:	feeefffc 	.word	0xfeeefffc

0800673c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d101      	bne.n	8006750 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e0e7      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006750:	4b75      	ldr	r3, [pc, #468]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0307 	and.w	r3, r3, #7
 8006758:	683a      	ldr	r2, [r7, #0]
 800675a:	429a      	cmp	r2, r3
 800675c:	d910      	bls.n	8006780 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800675e:	4b72      	ldr	r3, [pc, #456]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f023 0207 	bic.w	r2, r3, #7
 8006766:	4970      	ldr	r1, [pc, #448]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	4313      	orrs	r3, r2
 800676c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800676e:	4b6e      	ldr	r3, [pc, #440]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0307 	and.w	r3, r3, #7
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	429a      	cmp	r2, r3
 800677a:	d001      	beq.n	8006780 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	e0cf      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d010      	beq.n	80067ae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689a      	ldr	r2, [r3, #8]
 8006790:	4b66      	ldr	r3, [pc, #408]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006798:	429a      	cmp	r2, r3
 800679a:	d908      	bls.n	80067ae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800679c:	4b63      	ldr	r3, [pc, #396]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	4960      	ldr	r1, [pc, #384]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80067aa:	4313      	orrs	r3, r2
 80067ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d04c      	beq.n	8006854 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	2b03      	cmp	r3, #3
 80067c0:	d107      	bne.n	80067d2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067c2:	4b5a      	ldr	r3, [pc, #360]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d121      	bne.n	8006812 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e0a6      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d107      	bne.n	80067ea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067da:	4b54      	ldr	r3, [pc, #336]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d115      	bne.n	8006812 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e09a      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d107      	bne.n	8006802 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067f2:	4b4e      	ldr	r3, [pc, #312]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d109      	bne.n	8006812 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e08e      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006802:	4b4a      	ldr	r3, [pc, #296]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e086      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006812:	4b46      	ldr	r3, [pc, #280]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f023 0203 	bic.w	r2, r3, #3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	4943      	ldr	r1, [pc, #268]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006820:	4313      	orrs	r3, r2
 8006822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006824:	f7fd fd72 	bl	800430c <HAL_GetTick>
 8006828:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800682a:	e00a      	b.n	8006842 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800682c:	f7fd fd6e 	bl	800430c <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800683a:	4293      	cmp	r3, r2
 800683c:	d901      	bls.n	8006842 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e06e      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006842:	4b3a      	ldr	r3, [pc, #232]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 020c 	and.w	r2, r3, #12
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	429a      	cmp	r2, r3
 8006852:	d1eb      	bne.n	800682c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0302 	and.w	r3, r3, #2
 800685c:	2b00      	cmp	r3, #0
 800685e:	d010      	beq.n	8006882 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	4b31      	ldr	r3, [pc, #196]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800686c:	429a      	cmp	r2, r3
 800686e:	d208      	bcs.n	8006882 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006870:	4b2e      	ldr	r3, [pc, #184]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	492b      	ldr	r1, [pc, #172]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 800687e:	4313      	orrs	r3, r2
 8006880:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006882:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	683a      	ldr	r2, [r7, #0]
 800688c:	429a      	cmp	r2, r3
 800688e:	d210      	bcs.n	80068b2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006890:	4b25      	ldr	r3, [pc, #148]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f023 0207 	bic.w	r2, r3, #7
 8006898:	4923      	ldr	r1, [pc, #140]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	4313      	orrs	r3, r2
 800689e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a0:	4b21      	ldr	r3, [pc, #132]	@ (8006928 <HAL_RCC_ClockConfig+0x1ec>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0307 	and.w	r3, r3, #7
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d001      	beq.n	80068b2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e036      	b.n	8006920 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d008      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068be:	4b1b      	ldr	r3, [pc, #108]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	4918      	ldr	r1, [pc, #96]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d009      	beq.n	80068f0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068dc:	4b13      	ldr	r3, [pc, #76]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	4910      	ldr	r1, [pc, #64]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068f0:	f000 f824 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80068f4:	4602      	mov	r2, r0
 80068f6:	4b0d      	ldr	r3, [pc, #52]	@ (800692c <HAL_RCC_ClockConfig+0x1f0>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	091b      	lsrs	r3, r3, #4
 80068fc:	f003 030f 	and.w	r3, r3, #15
 8006900:	490b      	ldr	r1, [pc, #44]	@ (8006930 <HAL_RCC_ClockConfig+0x1f4>)
 8006902:	5ccb      	ldrb	r3, [r1, r3]
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	fa22 f303 	lsr.w	r3, r2, r3
 800690c:	4a09      	ldr	r2, [pc, #36]	@ (8006934 <HAL_RCC_ClockConfig+0x1f8>)
 800690e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006910:	4b09      	ldr	r3, [pc, #36]	@ (8006938 <HAL_RCC_ClockConfig+0x1fc>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4618      	mov	r0, r3
 8006916:	f7fb fb99 	bl	800204c <HAL_InitTick>
 800691a:	4603      	mov	r3, r0
 800691c:	72fb      	strb	r3, [r7, #11]

  return status;
 800691e:	7afb      	ldrb	r3, [r7, #11]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	40022000 	.word	0x40022000
 800692c:	40021000 	.word	0x40021000
 8006930:	080147b4 	.word	0x080147b4
 8006934:	20000008 	.word	0x20000008
 8006938:	20000044 	.word	0x20000044

0800693c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800693c:	b480      	push	{r7}
 800693e:	b089      	sub	sp, #36	@ 0x24
 8006940:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006942:	2300      	movs	r3, #0
 8006944:	61fb      	str	r3, [r7, #28]
 8006946:	2300      	movs	r3, #0
 8006948:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800694a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 030c 	and.w	r3, r3, #12
 8006952:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006954:	4b3b      	ldr	r3, [pc, #236]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f003 0303 	and.w	r3, r3, #3
 800695c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d005      	beq.n	8006970 <HAL_RCC_GetSysClockFreq+0x34>
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b0c      	cmp	r3, #12
 8006968:	d121      	bne.n	80069ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d11e      	bne.n	80069ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006970:	4b34      	ldr	r3, [pc, #208]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0308 	and.w	r3, r3, #8
 8006978:	2b00      	cmp	r3, #0
 800697a:	d107      	bne.n	800698c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800697c:	4b31      	ldr	r3, [pc, #196]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 800697e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	f003 030f 	and.w	r3, r3, #15
 8006988:	61fb      	str	r3, [r7, #28]
 800698a:	e005      	b.n	8006998 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800698c:	4b2d      	ldr	r3, [pc, #180]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	091b      	lsrs	r3, r3, #4
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006998:	4a2b      	ldr	r2, [pc, #172]	@ (8006a48 <HAL_RCC_GetSysClockFreq+0x10c>)
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10d      	bne.n	80069c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80069ac:	e00a      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	2b04      	cmp	r3, #4
 80069b2:	d102      	bne.n	80069ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80069b4:	4b25      	ldr	r3, [pc, #148]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x110>)
 80069b6:	61bb      	str	r3, [r7, #24]
 80069b8:	e004      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d101      	bne.n	80069c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80069c0:	4b23      	ldr	r3, [pc, #140]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x114>)
 80069c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	2b0c      	cmp	r3, #12
 80069c8:	d134      	bne.n	8006a34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80069ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d003      	beq.n	80069e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2b03      	cmp	r3, #3
 80069de:	d003      	beq.n	80069e8 <HAL_RCC_GetSysClockFreq+0xac>
 80069e0:	e005      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80069e2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x110>)
 80069e4:	617b      	str	r3, [r7, #20]
      break;
 80069e6:	e005      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80069e8:	4b19      	ldr	r3, [pc, #100]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x114>)
 80069ea:	617b      	str	r3, [r7, #20]
      break;
 80069ec:	e002      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	617b      	str	r3, [r7, #20]
      break;
 80069f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80069f4:	4b13      	ldr	r3, [pc, #76]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	091b      	lsrs	r3, r3, #4
 80069fa:	f003 0307 	and.w	r3, r3, #7
 80069fe:	3301      	adds	r3, #1
 8006a00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a02:	4b10      	ldr	r3, [pc, #64]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	0a1b      	lsrs	r3, r3, #8
 8006a08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	fb03 f202 	mul.w	r2, r3, r2
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	0e5b      	lsrs	r3, r3, #25
 8006a20:	f003 0303 	and.w	r3, r3, #3
 8006a24:	3301      	adds	r3, #1
 8006a26:	005b      	lsls	r3, r3, #1
 8006a28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006a34:	69bb      	ldr	r3, [r7, #24]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3724      	adds	r7, #36	@ 0x24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	40021000 	.word	0x40021000
 8006a48:	080147cc 	.word	0x080147cc
 8006a4c:	00f42400 	.word	0x00f42400
 8006a50:	007a1200 	.word	0x007a1200

08006a54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a54:	b480      	push	{r7}
 8006a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a58:	4b03      	ldr	r3, [pc, #12]	@ (8006a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20000008 	.word	0x20000008

08006a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006a70:	f7ff fff0 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006a74:	4602      	mov	r2, r0
 8006a76:	4b06      	ldr	r3, [pc, #24]	@ (8006a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	0a1b      	lsrs	r3, r3, #8
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	4904      	ldr	r1, [pc, #16]	@ (8006a94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a82:	5ccb      	ldrb	r3, [r1, r3]
 8006a84:	f003 031f 	and.w	r3, r3, #31
 8006a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	bd80      	pop	{r7, pc}
 8006a90:	40021000 	.word	0x40021000
 8006a94:	080147c4 	.word	0x080147c4

08006a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006a9c:	f7ff ffda 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	4b06      	ldr	r3, [pc, #24]	@ (8006abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	0adb      	lsrs	r3, r3, #11
 8006aa8:	f003 0307 	and.w	r3, r3, #7
 8006aac:	4904      	ldr	r1, [pc, #16]	@ (8006ac0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006aae:	5ccb      	ldrb	r3, [r1, r3]
 8006ab0:	f003 031f 	and.w	r3, r3, #31
 8006ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	080147c4 	.word	0x080147c4

08006ac4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	220f      	movs	r2, #15
 8006ad2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006ad4:	4b12      	ldr	r3, [pc, #72]	@ (8006b20 <HAL_RCC_GetClockConfig+0x5c>)
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f003 0203 	and.w	r2, r3, #3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <HAL_RCC_GetClockConfig+0x5c>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006aec:	4b0c      	ldr	r3, [pc, #48]	@ (8006b20 <HAL_RCC_GetClockConfig+0x5c>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006af8:	4b09      	ldr	r3, [pc, #36]	@ (8006b20 <HAL_RCC_GetClockConfig+0x5c>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	08db      	lsrs	r3, r3, #3
 8006afe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006b06:	4b07      	ldr	r3, [pc, #28]	@ (8006b24 <HAL_RCC_GetClockConfig+0x60>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0207 	and.w	r2, r3, #7
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	601a      	str	r2, [r3, #0]
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	40021000 	.word	0x40021000
 8006b24:	40022000 	.word	0x40022000

08006b28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006b30:	2300      	movs	r3, #0
 8006b32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006b34:	4b2a      	ldr	r3, [pc, #168]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006b40:	f7ff f8f0 	bl	8005d24 <HAL_PWREx_GetVoltageRange>
 8006b44:	6178      	str	r0, [r7, #20]
 8006b46:	e014      	b.n	8006b72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b48:	4b25      	ldr	r3, [pc, #148]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b4c:	4a24      	ldr	r2, [pc, #144]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b52:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b54:	4b22      	ldr	r3, [pc, #136]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b5c:	60fb      	str	r3, [r7, #12]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006b60:	f7ff f8e0 	bl	8005d24 <HAL_PWREx_GetVoltageRange>
 8006b64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006b66:	4b1e      	ldr	r3, [pc, #120]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8006be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b78:	d10b      	bne.n	8006b92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b80      	cmp	r3, #128	@ 0x80
 8006b7e:	d919      	bls.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2ba0      	cmp	r3, #160	@ 0xa0
 8006b84:	d902      	bls.n	8006b8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006b86:	2302      	movs	r3, #2
 8006b88:	613b      	str	r3, [r7, #16]
 8006b8a:	e013      	b.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	e010      	b.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2b80      	cmp	r3, #128	@ 0x80
 8006b96:	d902      	bls.n	8006b9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006b98:	2303      	movs	r3, #3
 8006b9a:	613b      	str	r3, [r7, #16]
 8006b9c:	e00a      	b.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b80      	cmp	r3, #128	@ 0x80
 8006ba2:	d102      	bne.n	8006baa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	613b      	str	r3, [r7, #16]
 8006ba8:	e004      	b.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b70      	cmp	r3, #112	@ 0x70
 8006bae:	d101      	bne.n	8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8006be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f023 0207 	bic.w	r2, r3, #7
 8006bbc:	4909      	ldr	r1, [pc, #36]	@ (8006be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006bc4:	4b07      	ldr	r3, [pc, #28]	@ (8006be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0307 	and.w	r3, r3, #7
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d001      	beq.n	8006bd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e000      	b.n	8006bd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	40021000 	.word	0x40021000
 8006be4:	40022000 	.word	0x40022000

08006be8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d041      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c0c:	d02a      	beq.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006c0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c12:	d824      	bhi.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006c14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c18:	d008      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c1e:	d81e      	bhi.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00a      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c28:	d010      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006c2a:	e018      	b.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c2c:	4b86      	ldr	r3, [pc, #536]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	4a85      	ldr	r2, [pc, #532]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c38:	e015      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	2100      	movs	r1, #0
 8006c40:	4618      	mov	r0, r3
 8006c42:	f000 facb 	bl	80071dc <RCCEx_PLLSAI1_Config>
 8006c46:	4603      	mov	r3, r0
 8006c48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c4a:	e00c      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	3320      	adds	r3, #32
 8006c50:	2100      	movs	r1, #0
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 fbb6 	bl	80073c4 <RCCEx_PLLSAI2_Config>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c5c:	e003      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	74fb      	strb	r3, [r7, #19]
      break;
 8006c62:	e000      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006c64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c66:	7cfb      	ldrb	r3, [r7, #19]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d10b      	bne.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c6c:	4b76      	ldr	r3, [pc, #472]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c7a:	4973      	ldr	r1, [pc, #460]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006c82:	e001      	b.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c84:	7cfb      	ldrb	r3, [r7, #19]
 8006c86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d041      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006c9c:	d02a      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006c9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ca2:	d824      	bhi.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006ca4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ca8:	d008      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cae:	d81e      	bhi.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00a      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cb8:	d010      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006cba:	e018      	b.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006cbc:	4b62      	ldr	r3, [pc, #392]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	4a61      	ldr	r2, [pc, #388]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cc8:	e015      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	3304      	adds	r3, #4
 8006cce:	2100      	movs	r1, #0
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f000 fa83 	bl	80071dc <RCCEx_PLLSAI1_Config>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cda:	e00c      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	3320      	adds	r3, #32
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 fb6e 	bl	80073c4 <RCCEx_PLLSAI2_Config>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cec:	e003      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	74fb      	strb	r3, [r7, #19]
      break;
 8006cf2:	e000      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006cf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cf6:	7cfb      	ldrb	r3, [r7, #19]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10b      	bne.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006cfc:	4b52      	ldr	r3, [pc, #328]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d02:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d0a:	494f      	ldr	r1, [pc, #316]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006d12:	e001      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d14:	7cfb      	ldrb	r3, [r7, #19]
 8006d16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80a0 	beq.w	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d26:	2300      	movs	r3, #0
 8006d28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d2a:	4b47      	ldr	r3, [pc, #284]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006d36:	2301      	movs	r3, #1
 8006d38:	e000      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00d      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d40:	4b41      	ldr	r3, [pc, #260]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d44:	4a40      	ldr	r2, [pc, #256]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d54:	60bb      	str	r3, [r7, #8]
 8006d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a3a      	ldr	r2, [pc, #232]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d68:	f7fd fad0 	bl	800430c <HAL_GetTick>
 8006d6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d6e:	e009      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d70:	f7fd facc 	bl	800430c <HAL_GetTick>
 8006d74:	4602      	mov	r2, r0
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d902      	bls.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	74fb      	strb	r3, [r7, #19]
        break;
 8006d82:	e005      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d84:	4b31      	ldr	r3, [pc, #196]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d0ef      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006d90:	7cfb      	ldrb	r3, [r7, #19]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d15c      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d96:	4b2c      	ldr	r3, [pc, #176]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006da0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d01f      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d019      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006db4:	4b24      	ldr	r3, [pc, #144]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006dc0:	4b21      	ldr	r3, [pc, #132]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dc6:	4a20      	ldr	r2, [pc, #128]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006de0:	4a19      	ldr	r2, [pc, #100]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d016      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006df2:	f7fd fa8b 	bl	800430c <HAL_GetTick>
 8006df6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006df8:	e00b      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dfa:	f7fd fa87 	bl	800430c <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d902      	bls.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	74fb      	strb	r3, [r7, #19]
            break;
 8006e10:	e006      	b.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e12:	4b0d      	ldr	r3, [pc, #52]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e18:	f003 0302 	and.w	r3, r3, #2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0ec      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006e20:	7cfb      	ldrb	r3, [r7, #19]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10c      	bne.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e26:	4b08      	ldr	r3, [pc, #32]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e36:	4904      	ldr	r1, [pc, #16]	@ (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006e3e:	e009      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e40:	7cfb      	ldrb	r3, [r7, #19]
 8006e42:	74bb      	strb	r3, [r7, #18]
 8006e44:	e006      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006e46:	bf00      	nop
 8006e48:	40021000 	.word	0x40021000
 8006e4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e50:	7cfb      	ldrb	r3, [r7, #19]
 8006e52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e54:	7c7b      	ldrb	r3, [r7, #17]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d105      	bne.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e5a:	4b9e      	ldr	r3, [pc, #632]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e5e:	4a9d      	ldr	r2, [pc, #628]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0301 	and.w	r3, r3, #1
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00a      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e72:	4b98      	ldr	r3, [pc, #608]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e78:	f023 0203 	bic.w	r2, r3, #3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e80:	4994      	ldr	r1, [pc, #592]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00a      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e94:	4b8f      	ldr	r3, [pc, #572]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e9a:	f023 020c 	bic.w	r2, r3, #12
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	498c      	ldr	r1, [pc, #560]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0304 	and.w	r3, r3, #4
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00a      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006eb6:	4b87      	ldr	r3, [pc, #540]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ebc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec4:	4983      	ldr	r1, [pc, #524]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0308 	and.w	r3, r3, #8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00a      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006ed8:	4b7e      	ldr	r3, [pc, #504]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ede:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ee6:	497b      	ldr	r1, [pc, #492]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0310 	and.w	r3, r3, #16
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006efa:	4b76      	ldr	r3, [pc, #472]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f08:	4972      	ldr	r1, [pc, #456]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0320 	and.w	r3, r3, #32
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00a      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f1c:	4b6d      	ldr	r3, [pc, #436]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f2a:	496a      	ldr	r1, [pc, #424]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00a      	beq.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f3e:	4b65      	ldr	r3, [pc, #404]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f4c:	4961      	ldr	r1, [pc, #388]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00a      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f60:	4b5c      	ldr	r3, [pc, #368]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f6e:	4959      	ldr	r1, [pc, #356]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00a      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f82:	4b54      	ldr	r3, [pc, #336]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f90:	4950      	ldr	r1, [pc, #320]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f92:	4313      	orrs	r3, r2
 8006f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00a      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006faa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fb2:	4948      	ldr	r1, [pc, #288]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00a      	beq.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006fc6:	4b43      	ldr	r3, [pc, #268]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd4:	493f      	ldr	r1, [pc, #252]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d028      	beq.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ff6:	4937      	ldr	r1, [pc, #220]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007006:	d106      	bne.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007008:	4b32      	ldr	r3, [pc, #200]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	4a31      	ldr	r2, [pc, #196]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800700e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007012:	60d3      	str	r3, [r2, #12]
 8007014:	e011      	b.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800701a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800701e:	d10c      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	3304      	adds	r3, #4
 8007024:	2101      	movs	r1, #1
 8007026:	4618      	mov	r0, r3
 8007028:	f000 f8d8 	bl	80071dc <RCCEx_PLLSAI1_Config>
 800702c:	4603      	mov	r3, r0
 800702e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007030:	7cfb      	ldrb	r3, [r7, #19]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007036:	7cfb      	ldrb	r3, [r7, #19]
 8007038:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d028      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007046:	4b23      	ldr	r3, [pc, #140]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800704c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007054:	491f      	ldr	r1, [pc, #124]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007056:	4313      	orrs	r3, r2
 8007058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007064:	d106      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007066:	4b1b      	ldr	r3, [pc, #108]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	4a1a      	ldr	r2, [pc, #104]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800706c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007070:	60d3      	str	r3, [r2, #12]
 8007072:	e011      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007078:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800707c:	d10c      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	3304      	adds	r3, #4
 8007082:	2101      	movs	r1, #1
 8007084:	4618      	mov	r0, r3
 8007086:	f000 f8a9 	bl	80071dc <RCCEx_PLLSAI1_Config>
 800708a:	4603      	mov	r3, r0
 800708c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800708e:	7cfb      	ldrb	r3, [r7, #19]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007094:	7cfb      	ldrb	r3, [r7, #19]
 8007096:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d02b      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80070a4:	4b0b      	ldr	r3, [pc, #44]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070b2:	4908      	ldr	r1, [pc, #32]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070c2:	d109      	bne.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070c4:	4b03      	ldr	r3, [pc, #12]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	4a02      	ldr	r2, [pc, #8]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80070ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070ce:	60d3      	str	r3, [r2, #12]
 80070d0:	e014      	b.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80070d2:	bf00      	nop
 80070d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070e0:	d10c      	bne.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	3304      	adds	r3, #4
 80070e6:	2101      	movs	r1, #1
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 f877 	bl	80071dc <RCCEx_PLLSAI1_Config>
 80070ee:	4603      	mov	r3, r0
 80070f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070f2:	7cfb      	ldrb	r3, [r7, #19]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80070f8:	7cfb      	ldrb	r3, [r7, #19]
 80070fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d02f      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007108:	4b2b      	ldr	r3, [pc, #172]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800710a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800710e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007116:	4928      	ldr	r1, [pc, #160]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007118:	4313      	orrs	r3, r2
 800711a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007126:	d10d      	bne.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	3304      	adds	r3, #4
 800712c:	2102      	movs	r1, #2
 800712e:	4618      	mov	r0, r3
 8007130:	f000 f854 	bl	80071dc <RCCEx_PLLSAI1_Config>
 8007134:	4603      	mov	r3, r0
 8007136:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007138:	7cfb      	ldrb	r3, [r7, #19]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d014      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800713e:	7cfb      	ldrb	r3, [r7, #19]
 8007140:	74bb      	strb	r3, [r7, #18]
 8007142:	e011      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800714c:	d10c      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	3320      	adds	r3, #32
 8007152:	2102      	movs	r1, #2
 8007154:	4618      	mov	r0, r3
 8007156:	f000 f935 	bl	80073c4 <RCCEx_PLLSAI2_Config>
 800715a:	4603      	mov	r3, r0
 800715c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800715e:	7cfb      	ldrb	r3, [r7, #19]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007164:	7cfb      	ldrb	r3, [r7, #19]
 8007166:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007174:	4b10      	ldr	r3, [pc, #64]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800717a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007182:	490d      	ldr	r1, [pc, #52]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007184:	4313      	orrs	r3, r2
 8007186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007196:	4b08      	ldr	r3, [pc, #32]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800719c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071a6:	4904      	ldr	r1, [pc, #16]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80071a8:	4313      	orrs	r3, r2
 80071aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80071ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3718      	adds	r7, #24
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	40021000 	.word	0x40021000

080071bc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80071c0:	4b05      	ldr	r3, [pc, #20]	@ (80071d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a04      	ldr	r2, [pc, #16]	@ (80071d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80071c6:	f043 0304 	orr.w	r3, r3, #4
 80071ca:	6013      	str	r3, [r2, #0]
}
 80071cc:	bf00      	nop
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	40021000 	.word	0x40021000

080071dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071e6:	2300      	movs	r3, #0
 80071e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071ea:	4b75      	ldr	r3, [pc, #468]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f003 0303 	and.w	r3, r3, #3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d018      	beq.n	8007228 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80071f6:	4b72      	ldr	r3, [pc, #456]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	f003 0203 	and.w	r2, r3, #3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	429a      	cmp	r2, r3
 8007204:	d10d      	bne.n	8007222 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
       ||
 800720a:	2b00      	cmp	r3, #0
 800720c:	d009      	beq.n	8007222 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800720e:	4b6c      	ldr	r3, [pc, #432]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	091b      	lsrs	r3, r3, #4
 8007214:	f003 0307 	and.w	r3, r3, #7
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685b      	ldr	r3, [r3, #4]
       ||
 800721e:	429a      	cmp	r2, r3
 8007220:	d047      	beq.n	80072b2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	73fb      	strb	r3, [r7, #15]
 8007226:	e044      	b.n	80072b2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2b03      	cmp	r3, #3
 800722e:	d018      	beq.n	8007262 <RCCEx_PLLSAI1_Config+0x86>
 8007230:	2b03      	cmp	r3, #3
 8007232:	d825      	bhi.n	8007280 <RCCEx_PLLSAI1_Config+0xa4>
 8007234:	2b01      	cmp	r3, #1
 8007236:	d002      	beq.n	800723e <RCCEx_PLLSAI1_Config+0x62>
 8007238:	2b02      	cmp	r3, #2
 800723a:	d009      	beq.n	8007250 <RCCEx_PLLSAI1_Config+0x74>
 800723c:	e020      	b.n	8007280 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800723e:	4b60      	ldr	r3, [pc, #384]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d11d      	bne.n	8007286 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800724e:	e01a      	b.n	8007286 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007250:	4b5b      	ldr	r3, [pc, #364]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007258:	2b00      	cmp	r3, #0
 800725a:	d116      	bne.n	800728a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007260:	e013      	b.n	800728a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007262:	4b57      	ldr	r3, [pc, #348]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10f      	bne.n	800728e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800726e:	4b54      	ldr	r3, [pc, #336]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d109      	bne.n	800728e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800727e:	e006      	b.n	800728e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	73fb      	strb	r3, [r7, #15]
      break;
 8007284:	e004      	b.n	8007290 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007286:	bf00      	nop
 8007288:	e002      	b.n	8007290 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800728a:	bf00      	nop
 800728c:	e000      	b.n	8007290 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800728e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d10d      	bne.n	80072b2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007296:	4b4a      	ldr	r3, [pc, #296]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6819      	ldr	r1, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	3b01      	subs	r3, #1
 80072a8:	011b      	lsls	r3, r3, #4
 80072aa:	430b      	orrs	r3, r1
 80072ac:	4944      	ldr	r1, [pc, #272]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d17d      	bne.n	80073b4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80072b8:	4b41      	ldr	r3, [pc, #260]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a40      	ldr	r2, [pc, #256]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80072be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072c4:	f7fd f822 	bl	800430c <HAL_GetTick>
 80072c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80072ca:	e009      	b.n	80072e0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80072cc:	f7fd f81e 	bl	800430c <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d902      	bls.n	80072e0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	73fb      	strb	r3, [r7, #15]
        break;
 80072de:	e005      	b.n	80072ec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80072e0:	4b37      	ldr	r3, [pc, #220]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1ef      	bne.n	80072cc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80072ec:	7bfb      	ldrb	r3, [r7, #15]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d160      	bne.n	80073b4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d111      	bne.n	800731c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072f8:	4b31      	ldr	r3, [pc, #196]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80072fa:	691b      	ldr	r3, [r3, #16]
 80072fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007300:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6892      	ldr	r2, [r2, #8]
 8007308:	0211      	lsls	r1, r2, #8
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	68d2      	ldr	r2, [r2, #12]
 800730e:	0912      	lsrs	r2, r2, #4
 8007310:	0452      	lsls	r2, r2, #17
 8007312:	430a      	orrs	r2, r1
 8007314:	492a      	ldr	r1, [pc, #168]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007316:	4313      	orrs	r3, r2
 8007318:	610b      	str	r3, [r1, #16]
 800731a:	e027      	b.n	800736c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d112      	bne.n	8007348 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007322:	4b27      	ldr	r3, [pc, #156]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800732a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	6892      	ldr	r2, [r2, #8]
 8007332:	0211      	lsls	r1, r2, #8
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	6912      	ldr	r2, [r2, #16]
 8007338:	0852      	lsrs	r2, r2, #1
 800733a:	3a01      	subs	r2, #1
 800733c:	0552      	lsls	r2, r2, #21
 800733e:	430a      	orrs	r2, r1
 8007340:	491f      	ldr	r1, [pc, #124]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007342:	4313      	orrs	r3, r2
 8007344:	610b      	str	r3, [r1, #16]
 8007346:	e011      	b.n	800736c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007348:	4b1d      	ldr	r3, [pc, #116]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007350:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6892      	ldr	r2, [r2, #8]
 8007358:	0211      	lsls	r1, r2, #8
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	6952      	ldr	r2, [r2, #20]
 800735e:	0852      	lsrs	r2, r2, #1
 8007360:	3a01      	subs	r2, #1
 8007362:	0652      	lsls	r2, r2, #25
 8007364:	430a      	orrs	r2, r1
 8007366:	4916      	ldr	r1, [pc, #88]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007368:	4313      	orrs	r3, r2
 800736a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800736c:	4b14      	ldr	r3, [pc, #80]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a13      	ldr	r2, [pc, #76]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007372:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007376:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007378:	f7fc ffc8 	bl	800430c <HAL_GetTick>
 800737c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800737e:	e009      	b.n	8007394 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007380:	f7fc ffc4 	bl	800430c <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	2b02      	cmp	r3, #2
 800738c:	d902      	bls.n	8007394 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	73fb      	strb	r3, [r7, #15]
          break;
 8007392:	e005      	b.n	80073a0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007394:	4b0a      	ldr	r3, [pc, #40]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d0ef      	beq.n	8007380 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d106      	bne.n	80073b4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80073a6:	4b06      	ldr	r3, [pc, #24]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80073a8:	691a      	ldr	r2, [r3, #16]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	4904      	ldr	r1, [pc, #16]	@ (80073c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80073b0:	4313      	orrs	r3, r2
 80073b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	40021000 	.word	0x40021000

080073c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073ce:	2300      	movs	r3, #0
 80073d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80073d2:	4b6a      	ldr	r3, [pc, #424]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f003 0303 	and.w	r3, r3, #3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d018      	beq.n	8007410 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80073de:	4b67      	ldr	r3, [pc, #412]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	f003 0203 	and.w	r2, r3, #3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d10d      	bne.n	800740a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
       ||
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d009      	beq.n	800740a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80073f6:	4b61      	ldr	r3, [pc, #388]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	091b      	lsrs	r3, r3, #4
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	1c5a      	adds	r2, r3, #1
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	685b      	ldr	r3, [r3, #4]
       ||
 8007406:	429a      	cmp	r2, r3
 8007408:	d047      	beq.n	800749a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	73fb      	strb	r3, [r7, #15]
 800740e:	e044      	b.n	800749a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b03      	cmp	r3, #3
 8007416:	d018      	beq.n	800744a <RCCEx_PLLSAI2_Config+0x86>
 8007418:	2b03      	cmp	r3, #3
 800741a:	d825      	bhi.n	8007468 <RCCEx_PLLSAI2_Config+0xa4>
 800741c:	2b01      	cmp	r3, #1
 800741e:	d002      	beq.n	8007426 <RCCEx_PLLSAI2_Config+0x62>
 8007420:	2b02      	cmp	r3, #2
 8007422:	d009      	beq.n	8007438 <RCCEx_PLLSAI2_Config+0x74>
 8007424:	e020      	b.n	8007468 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007426:	4b55      	ldr	r3, [pc, #340]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0302 	and.w	r3, r3, #2
 800742e:	2b00      	cmp	r3, #0
 8007430:	d11d      	bne.n	800746e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007436:	e01a      	b.n	800746e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007438:	4b50      	ldr	r3, [pc, #320]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007440:	2b00      	cmp	r3, #0
 8007442:	d116      	bne.n	8007472 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007448:	e013      	b.n	8007472 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800744a:	4b4c      	ldr	r3, [pc, #304]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10f      	bne.n	8007476 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007456:	4b49      	ldr	r3, [pc, #292]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d109      	bne.n	8007476 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007466:	e006      	b.n	8007476 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	73fb      	strb	r3, [r7, #15]
      break;
 800746c:	e004      	b.n	8007478 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800746e:	bf00      	nop
 8007470:	e002      	b.n	8007478 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007472:	bf00      	nop
 8007474:	e000      	b.n	8007478 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007476:	bf00      	nop
    }

    if(status == HAL_OK)
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d10d      	bne.n	800749a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800747e:	4b3f      	ldr	r3, [pc, #252]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6819      	ldr	r1, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	3b01      	subs	r3, #1
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	430b      	orrs	r3, r1
 8007494:	4939      	ldr	r1, [pc, #228]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007496:	4313      	orrs	r3, r2
 8007498:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d167      	bne.n	8007570 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80074a0:	4b36      	ldr	r3, [pc, #216]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a35      	ldr	r2, [pc, #212]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80074a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ac:	f7fc ff2e 	bl	800430c <HAL_GetTick>
 80074b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80074b2:	e009      	b.n	80074c8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80074b4:	f7fc ff2a 	bl	800430c <HAL_GetTick>
 80074b8:	4602      	mov	r2, r0
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d902      	bls.n	80074c8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	73fb      	strb	r3, [r7, #15]
        break;
 80074c6:	e005      	b.n	80074d4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80074c8:	4b2c      	ldr	r3, [pc, #176]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1ef      	bne.n	80074b4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d14a      	bne.n	8007570 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d111      	bne.n	8007504 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074e0:	4b26      	ldr	r3, [pc, #152]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80074e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	6892      	ldr	r2, [r2, #8]
 80074f0:	0211      	lsls	r1, r2, #8
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	68d2      	ldr	r2, [r2, #12]
 80074f6:	0912      	lsrs	r2, r2, #4
 80074f8:	0452      	lsls	r2, r2, #17
 80074fa:	430a      	orrs	r2, r1
 80074fc:	491f      	ldr	r1, [pc, #124]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	614b      	str	r3, [r1, #20]
 8007502:	e011      	b.n	8007528 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007504:	4b1d      	ldr	r3, [pc, #116]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800750c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6892      	ldr	r2, [r2, #8]
 8007514:	0211      	lsls	r1, r2, #8
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	6912      	ldr	r2, [r2, #16]
 800751a:	0852      	lsrs	r2, r2, #1
 800751c:	3a01      	subs	r2, #1
 800751e:	0652      	lsls	r2, r2, #25
 8007520:	430a      	orrs	r2, r1
 8007522:	4916      	ldr	r1, [pc, #88]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007524:	4313      	orrs	r3, r2
 8007526:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007528:	4b14      	ldr	r3, [pc, #80]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a13      	ldr	r2, [pc, #76]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 800752e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007532:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007534:	f7fc feea 	bl	800430c <HAL_GetTick>
 8007538:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800753a:	e009      	b.n	8007550 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800753c:	f7fc fee6 	bl	800430c <HAL_GetTick>
 8007540:	4602      	mov	r2, r0
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	1ad3      	subs	r3, r2, r3
 8007546:	2b02      	cmp	r3, #2
 8007548:	d902      	bls.n	8007550 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	73fb      	strb	r3, [r7, #15]
          break;
 800754e:	e005      	b.n	800755c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007550:	4b0a      	ldr	r3, [pc, #40]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d0ef      	beq.n	800753c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d106      	bne.n	8007570 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007562:	4b06      	ldr	r3, [pc, #24]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007564:	695a      	ldr	r2, [r3, #20]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	4904      	ldr	r1, [pc, #16]	@ (800757c <RCCEx_PLLSAI2_Config+0x1b8>)
 800756c:	4313      	orrs	r3, r2
 800756e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007570:	7bfb      	ldrb	r3, [r7, #15]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	40021000 	.word	0x40021000

08007580 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d079      	beq.n	8007686 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d106      	bne.n	80075ac <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7fa fb68 	bl	8001c7c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	f003 0310 	and.w	r3, r3, #16
 80075be:	2b10      	cmp	r3, #16
 80075c0:	d058      	beq.n	8007674 <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	22ca      	movs	r2, #202	@ 0xca
 80075c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2253      	movs	r2, #83	@ 0x53
 80075d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fb30 	bl	8007c38 <RTC_EnterInitMode>
 80075d8:	4603      	mov	r3, r0
 80075da:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d127      	bne.n	8007632 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	6812      	ldr	r2, [r2, #0]
 80075ec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80075f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075f4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	6899      	ldr	r1, [r3, #8]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	431a      	orrs	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	699b      	ldr	r3, [r3, #24]
 800760a:	431a      	orrs	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	430a      	orrs	r2, r1
 8007612:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	68d2      	ldr	r2, [r2, #12]
 800761c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6919      	ldr	r1, [r3, #16]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	041a      	lsls	r2, r3, #16
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fb34 	bl	8007ca0 <RTC_ExitInitMode>
 8007638:	4603      	mov	r3, r0
 800763a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800763c:	7bfb      	ldrb	r3, [r7, #15]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d113      	bne.n	800766a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f022 0203 	bic.w	r2, r2, #3
 8007650:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	69da      	ldr	r2, [r3, #28]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	430a      	orrs	r2, r1
 8007668:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	22ff      	movs	r2, #255	@ 0xff
 8007670:	625a      	str	r2, [r3, #36]	@ 0x24
 8007672:	e001      	b.n	8007678 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007674:	2300      	movs	r3, #0
 8007676:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007678:	7bfb      	ldrb	r3, [r7, #15]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d103      	bne.n	8007686 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2201      	movs	r2, #1
 8007682:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8007686:	7bfb      	ldrb	r3, [r7, #15]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007690:	b590      	push	{r4, r7, lr}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d101      	bne.n	80076aa <HAL_RTC_SetTime+0x1a>
 80076a6:	2302      	movs	r3, #2
 80076a8:	e08b      	b.n	80077c2 <HAL_RTC_SetTime+0x132>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2201      	movs	r2, #1
 80076ae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2202      	movs	r2, #2
 80076b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	22ca      	movs	r2, #202	@ 0xca
 80076c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2253      	movs	r2, #83	@ 0x53
 80076c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f000 fab4 	bl	8007c38 <RTC_EnterInitMode>
 80076d0:	4603      	mov	r3, r0
 80076d2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80076d4:	7cfb      	ldrb	r3, [r7, #19]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d163      	bne.n	80077a2 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d126      	bne.n	800772e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d102      	bne.n	80076f4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	2200      	movs	r2, #0
 80076f2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 fb0f 	bl	8007d1c <RTC_ByteToBcd2>
 80076fe:	4603      	mov	r3, r0
 8007700:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	785b      	ldrb	r3, [r3, #1]
 8007706:	4618      	mov	r0, r3
 8007708:	f000 fb08 	bl	8007d1c <RTC_ByteToBcd2>
 800770c:	4603      	mov	r3, r0
 800770e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007710:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	789b      	ldrb	r3, [r3, #2]
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fb00 	bl	8007d1c <RTC_ByteToBcd2>
 800771c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800771e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	78db      	ldrb	r3, [r3, #3]
 8007726:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007728:	4313      	orrs	r3, r2
 800772a:	617b      	str	r3, [r7, #20]
 800772c:	e018      	b.n	8007760 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007738:	2b00      	cmp	r3, #0
 800773a:	d102      	bne.n	8007742 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2200      	movs	r2, #0
 8007740:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	785b      	ldrb	r3, [r3, #1]
 800774c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800774e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007754:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	78db      	ldrb	r3, [r3, #3]
 800775a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800775c:	4313      	orrs	r3, r2
 800775e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800776a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800776e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689a      	ldr	r2, [r3, #8]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800777e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	6899      	ldr	r1, [r3, #8]
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	431a      	orrs	r2, r3
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	430a      	orrs	r2, r1
 8007796:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 fa81 	bl	8007ca0 <RTC_ExitInitMode>
 800779e:	4603      	mov	r3, r0
 80077a0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	22ff      	movs	r2, #255	@ 0xff
 80077a8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80077aa:	7cfb      	ldrb	r3, [r7, #19]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d103      	bne.n	80077b8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80077c0:	7cfb      	ldrb	r3, [r7, #19]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	371c      	adds	r7, #28
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd90      	pop	{r4, r7, pc}

080077ca <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80077ca:	b590      	push	{r4, r7, lr}
 80077cc:	b087      	sub	sp, #28
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	60f8      	str	r0, [r7, #12]
 80077d2:	60b9      	str	r1, [r7, #8]
 80077d4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_RTC_SetDate+0x1a>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e075      	b.n	80078d0 <HAL_RTC_SetDate+0x106>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10e      	bne.n	8007818 <HAL_RTC_SetDate+0x4e>
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	785b      	ldrb	r3, [r3, #1]
 80077fe:	f003 0310 	and.w	r3, r3, #16
 8007802:	2b00      	cmp	r3, #0
 8007804:	d008      	beq.n	8007818 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	785b      	ldrb	r3, [r3, #1]
 800780a:	f023 0310 	bic.w	r3, r3, #16
 800780e:	b2db      	uxtb	r3, r3
 8007810:	330a      	adds	r3, #10
 8007812:	b2da      	uxtb	r2, r3
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d11c      	bne.n	8007858 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	78db      	ldrb	r3, [r3, #3]
 8007822:	4618      	mov	r0, r3
 8007824:	f000 fa7a 	bl	8007d1c <RTC_ByteToBcd2>
 8007828:	4603      	mov	r3, r0
 800782a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	785b      	ldrb	r3, [r3, #1]
 8007830:	4618      	mov	r0, r3
 8007832:	f000 fa73 	bl	8007d1c <RTC_ByteToBcd2>
 8007836:	4603      	mov	r3, r0
 8007838:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800783a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	789b      	ldrb	r3, [r3, #2]
 8007840:	4618      	mov	r0, r3
 8007842:	f000 fa6b 	bl	8007d1c <RTC_ByteToBcd2>
 8007846:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007848:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]
 8007856:	e00e      	b.n	8007876 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	78db      	ldrb	r3, [r3, #3]
 800785c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	785b      	ldrb	r3, [r3, #1]
 8007862:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007864:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800786a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007872:	4313      	orrs	r3, r2
 8007874:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	22ca      	movs	r2, #202	@ 0xca
 800787c:	625a      	str	r2, [r3, #36]	@ 0x24
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2253      	movs	r2, #83	@ 0x53
 8007884:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 f9d6 	bl	8007c38 <RTC_EnterInitMode>
 800788c:	4603      	mov	r3, r0
 800788e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007890:	7cfb      	ldrb	r3, [r7, #19]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10c      	bne.n	80078b0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80078a0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80078a4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 f9fa 	bl	8007ca0 <RTC_ExitInitMode>
 80078ac:	4603      	mov	r3, r0
 80078ae:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	22ff      	movs	r2, #255	@ 0xff
 80078b6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80078b8:	7cfb      	ldrb	r3, [r7, #19]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d103      	bne.n	80078c6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80078ce:	7cfb      	ldrb	r3, [r7, #19]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	371c      	adds	r7, #28
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd90      	pop	{r4, r7, pc}

080078d8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80078d8:	b590      	push	{r4, r7, lr}
 80078da:	b089      	sub	sp, #36	@ 0x24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d101      	bne.n	80078f2 <HAL_RTC_SetAlarm_IT+0x1a>
 80078ee:	2302      	movs	r3, #2
 80078f0:	e127      	b.n	8007b42 <HAL_RTC_SetAlarm_IT+0x26a>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2202      	movs	r2, #2
 80078fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d137      	bne.n	8007978 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007912:	2b00      	cmp	r3, #0
 8007914:	d102      	bne.n	800791c <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2200      	movs	r2, #0
 800791a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	4618      	mov	r0, r3
 8007922:	f000 f9fb 	bl	8007d1c <RTC_ByteToBcd2>
 8007926:	4603      	mov	r3, r0
 8007928:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	785b      	ldrb	r3, [r3, #1]
 800792e:	4618      	mov	r0, r3
 8007930:	f000 f9f4 	bl	8007d1c <RTC_ByteToBcd2>
 8007934:	4603      	mov	r3, r0
 8007936:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007938:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	789b      	ldrb	r3, [r3, #2]
 800793e:	4618      	mov	r0, r3
 8007940:	f000 f9ec 	bl	8007d1c <RTC_ByteToBcd2>
 8007944:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007946:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	78db      	ldrb	r3, [r3, #3]
 800794e:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007950:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800795a:	4618      	mov	r0, r3
 800795c:	f000 f9de 	bl	8007d1c <RTC_ByteToBcd2>
 8007960:	4603      	mov	r3, r0
 8007962:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007964:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800796c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007972:	4313      	orrs	r3, r2
 8007974:	61fb      	str	r3, [r7, #28]
 8007976:	e023      	b.n	80079c0 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007982:	2b00      	cmp	r3, #0
 8007984:	d102      	bne.n	800798c <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	2200      	movs	r2, #0
 800798a:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	785b      	ldrb	r3, [r3, #1]
 8007996:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007998:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800799e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	78db      	ldrb	r3, [r3, #3]
 80079a4:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80079a6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80079ae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80079b0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80079b6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80079bc:	4313      	orrs	r3, r2
 80079be:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	685a      	ldr	r2, [r3, #4]
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	69db      	ldr	r3, [r3, #28]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	22ca      	movs	r2, #202	@ 0xca
 80079d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2253      	movs	r2, #83	@ 0x53
 80079da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e4:	d14a      	bne.n	8007a7c <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	689a      	ldr	r2, [r3, #8]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079f4:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	b2da      	uxtb	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007a06:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8007a08:	f7fc fc80 	bl	800430c <HAL_GetTick>
 8007a0c:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007a0e:	e015      	b.n	8007a3c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007a10:	f7fc fc7c 	bl	800430c <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a1e:	d90d      	bls.n	8007a3c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	22ff      	movs	r2, #255	@ 0xff
 8007a26:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2203      	movs	r2, #3
 8007a2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	e082      	b.n	8007b42 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d0e2      	beq.n	8007a10 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	69fa      	ldr	r2, [r7, #28]
 8007a50:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a68:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a78:	609a      	str	r2, [r3, #8]
 8007a7a:	e049      	b.n	8007b10 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	689a      	ldr	r2, [r3, #8]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007a8a:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007a9c:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8007a9e:	f7fc fc35 	bl	800430c <HAL_GetTick>
 8007aa2:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007aa4:	e015      	b.n	8007ad2 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007aa6:	f7fc fc31 	bl	800430c <HAL_GetTick>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	1ad3      	subs	r3, r2, r3
 8007ab0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ab4:	d90d      	bls.n	8007ad2 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	22ff      	movs	r2, #255	@ 0xff
 8007abc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2203      	movs	r2, #3
 8007ac2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e037      	b.n	8007b42 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d0e2      	beq.n	8007aa6 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	69fa      	ldr	r2, [r7, #28]
 8007ae6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	689a      	ldr	r2, [r3, #8]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007afe:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689a      	ldr	r2, [r3, #8]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b0e:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007b10:	4b0e      	ldr	r3, [pc, #56]	@ (8007b4c <HAL_RTC_SetAlarm_IT+0x274>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a0d      	ldr	r2, [pc, #52]	@ (8007b4c <HAL_RTC_SetAlarm_IT+0x274>)
 8007b16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b1a:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <HAL_RTC_SetAlarm_IT+0x274>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	4a0a      	ldr	r2, [pc, #40]	@ (8007b4c <HAL_RTC_SetAlarm_IT+0x274>)
 8007b22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b26:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	22ff      	movs	r2, #255	@ 0xff
 8007b2e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3724      	adds	r7, #36	@ 0x24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd90      	pop	{r4, r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	40010400 	.word	0x40010400

08007b50 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007b58:	4b1f      	ldr	r3, [pc, #124]	@ (8007bd8 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007b5a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007b5e:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d012      	beq.n	8007b94 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00b      	beq.n	8007b94 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007b8c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f824 	bl	8007bdc <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d012      	beq.n	8007bc8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00b      	beq.n	8007bc8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	b2da      	uxtb	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007bc0:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f8ca 	bl	8007d5c <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007bd0:	bf00      	nop
 8007bd2:	3708      	adds	r7, #8
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}
 8007bd8:	40010400 	.word	0x40010400

08007bdc <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8007c34 <HAL_RTC_WaitForSynchro+0x44>)
 8007bfe:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007c00:	f7fc fb84 	bl	800430c <HAL_GetTick>
 8007c04:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007c06:	e009      	b.n	8007c1c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007c08:	f7fc fb80 	bl	800430c <HAL_GetTick>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c16:	d901      	bls.n	8007c1c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	e007      	b.n	8007c2c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f003 0320 	and.w	r3, r3, #32
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d0ee      	beq.n	8007c08 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	0003ff5f 	.word	0x0003ff5f

08007c38 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d120      	bne.n	8007c94 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f04f 32ff 	mov.w	r2, #4294967295
 8007c5a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007c5c:	f7fc fb56 	bl	800430c <HAL_GetTick>
 8007c60:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007c62:	e00d      	b.n	8007c80 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007c64:	f7fc fb52 	bl	800430c <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c72:	d905      	bls.n	8007c80 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2203      	movs	r2, #3
 8007c7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d102      	bne.n	8007c94 <RTC_EnterInitMode+0x5c>
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
 8007c90:	2b03      	cmp	r3, #3
 8007c92:	d1e7      	bne.n	8007c64 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007cac:	4b1a      	ldr	r3, [pc, #104]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	4a19      	ldr	r2, [pc, #100]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007cb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cb6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007cb8:	4b17      	ldr	r3, [pc, #92]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f003 0320 	and.w	r3, r3, #32
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d10c      	bne.n	8007cde <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f7ff ff93 	bl	8007bf0 <HAL_RTC_WaitForSynchro>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01e      	beq.n	8007d0e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2203      	movs	r2, #3
 8007cd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	73fb      	strb	r3, [r7, #15]
 8007cdc:	e017      	b.n	8007d0e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007cde:	4b0e      	ldr	r3, [pc, #56]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007ce4:	f023 0320 	bic.w	r3, r3, #32
 8007ce8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f7ff ff80 	bl	8007bf0 <HAL_RTC_WaitForSynchro>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d005      	beq.n	8007d02 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2203      	movs	r2, #3
 8007cfa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007d02:	4b05      	ldr	r3, [pc, #20]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	4a04      	ldr	r2, [pc, #16]	@ (8007d18 <RTC_ExitInitMode+0x78>)
 8007d08:	f043 0320 	orr.w	r3, r3, #32
 8007d0c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3710      	adds	r7, #16
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	40002800 	.word	0x40002800

08007d1c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b085      	sub	sp, #20
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	4603      	mov	r3, r0
 8007d24:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007d26:	2300      	movs	r3, #0
 8007d28:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
 8007d2c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007d2e:	e005      	b.n	8007d3c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	3301      	adds	r3, #1
 8007d34:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007d36:	7afb      	ldrb	r3, [r7, #11]
 8007d38:	3b0a      	subs	r3, #10
 8007d3a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007d3c:	7afb      	ldrb	r3, [r7, #11]
 8007d3e:	2b09      	cmp	r3, #9
 8007d40:	d8f6      	bhi.n	8007d30 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	011b      	lsls	r3, r3, #4
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	7afb      	ldrb	r3, [r7, #11]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	b2db      	uxtb	r3, r3
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3714      	adds	r7, #20
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e095      	b.n	8007eae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d108      	bne.n	8007d9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d92:	d009      	beq.n	8007da8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	61da      	str	r2, [r3, #28]
 8007d9a:	e005      	b.n	8007da8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d106      	bne.n	8007dc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f7f9 ff94 	bl	8001cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dde:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007de8:	d902      	bls.n	8007df0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007dea:	2300      	movs	r3, #0
 8007dec:	60fb      	str	r3, [r7, #12]
 8007dee:	e002      	b.n	8007df6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007df0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007df4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007dfe:	d007      	beq.n	8007e10 <HAL_SPI_Init+0xa0>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e08:	d002      	beq.n	8007e10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007e20:	431a      	orrs	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	f003 0302 	and.w	r3, r3, #2
 8007e2a:	431a      	orrs	r2, r3
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	431a      	orrs	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e3e:	431a      	orrs	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	69db      	ldr	r3, [r3, #28]
 8007e44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e48:	431a      	orrs	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e52:	ea42 0103 	orr.w	r1, r2, r3
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	430a      	orrs	r2, r1
 8007e64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	699b      	ldr	r3, [r3, #24]
 8007e6a:	0c1b      	lsrs	r3, r3, #16
 8007e6c:	f003 0204 	and.w	r2, r3, #4
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	f003 0310 	and.w	r3, r3, #16
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7e:	f003 0308 	and.w	r3, r3, #8
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007e8c:	ea42 0103 	orr.w	r1, r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e01a      	b.n	8007efe <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2202      	movs	r2, #2
 8007ecc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ede:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7f9 ff51 	bl	8001d88 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8007efc:	2300      	movs	r3, #0
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3708      	adds	r7, #8
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b088      	sub	sp, #32
 8007f0a:	af02      	add	r7, sp, #8
 8007f0c:	60f8      	str	r0, [r7, #12]
 8007f0e:	60b9      	str	r1, [r7, #8]
 8007f10:	603b      	str	r3, [r7, #0]
 8007f12:	4613      	mov	r3, r2
 8007f14:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d001      	beq.n	8007f26 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007f22:	2302      	movs	r3, #2
 8007f24:	e123      	b.n	800816e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d002      	beq.n	8007f32 <HAL_SPI_Receive+0x2c>
 8007f2c:	88fb      	ldrh	r3, [r7, #6]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e11b      	b.n	800816e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f3e:	d112      	bne.n	8007f66 <HAL_SPI_Receive+0x60>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d10e      	bne.n	8007f66 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2204      	movs	r2, #4
 8007f4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007f50:	88fa      	ldrh	r2, [r7, #6]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	4613      	mov	r3, r2
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	68b9      	ldr	r1, [r7, #8]
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f90a 	bl	8008176 <HAL_SPI_TransmitReceive>
 8007f62:	4603      	mov	r3, r0
 8007f64:	e103      	b.n	800816e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f66:	f7fc f9d1 	bl	800430c <HAL_GetTick>
 8007f6a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d101      	bne.n	8007f7a <HAL_SPI_Receive+0x74>
 8007f76:	2302      	movs	r3, #2
 8007f78:	e0f9      	b.n	800816e <HAL_SPI_Receive+0x268>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2204      	movs	r2, #4
 8007f86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	68ba      	ldr	r2, [r7, #8]
 8007f94:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	88fa      	ldrh	r2, [r7, #6]
 8007f9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	88fa      	ldrh	r2, [r7, #6]
 8007fa2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fcc:	d908      	bls.n	8007fe0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	685a      	ldr	r2, [r3, #4]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007fdc:	605a      	str	r2, [r3, #4]
 8007fde:	e007      	b.n	8007ff0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	685a      	ldr	r2, [r3, #4]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007fee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ff8:	d10f      	bne.n	800801a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008008:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008018:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008024:	2b40      	cmp	r3, #64	@ 0x40
 8008026:	d007      	beq.n	8008038 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008036:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008040:	d875      	bhi.n	800812e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008042:	e037      	b.n	80080b4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f003 0301 	and.w	r3, r3, #1
 800804e:	2b01      	cmp	r3, #1
 8008050:	d117      	bne.n	8008082 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f103 020c 	add.w	r2, r3, #12
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	7812      	ldrb	r2, [r2, #0]
 8008060:	b2d2      	uxtb	r2, r2
 8008062:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008068:	1c5a      	adds	r2, r3, #1
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008074:	b29b      	uxth	r3, r3
 8008076:	3b01      	subs	r3, #1
 8008078:	b29a      	uxth	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008080:	e018      	b.n	80080b4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008082:	f7fc f943 	bl	800430c <HAL_GetTick>
 8008086:	4602      	mov	r2, r0
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	429a      	cmp	r2, r3
 8008090:	d803      	bhi.n	800809a <HAL_SPI_Receive+0x194>
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008098:	d102      	bne.n	80080a0 <HAL_SPI_Receive+0x19a>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d109      	bne.n	80080b4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e05c      	b.n	800816e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1c1      	bne.n	8008044 <HAL_SPI_Receive+0x13e>
 80080c0:	e03b      	b.n	800813a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d115      	bne.n	80080fc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68da      	ldr	r2, [r3, #12]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080da:	b292      	uxth	r2, r2
 80080dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e2:	1c9a      	adds	r2, r3, #2
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	3b01      	subs	r3, #1
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80080fa:	e018      	b.n	800812e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080fc:	f7fc f906 	bl	800430c <HAL_GetTick>
 8008100:	4602      	mov	r2, r0
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	1ad3      	subs	r3, r2, r3
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	429a      	cmp	r2, r3
 800810a:	d803      	bhi.n	8008114 <HAL_SPI_Receive+0x20e>
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008112:	d102      	bne.n	800811a <HAL_SPI_Receive+0x214>
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d109      	bne.n	800812e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e01f      	b.n	800816e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008134:	b29b      	uxth	r3, r3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1c3      	bne.n	80080c2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	6839      	ldr	r1, [r7, #0]
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f000 fffa 	bl	8009138 <SPI_EndRxTransaction>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d002      	beq.n	8008150 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2220      	movs	r2, #32
 800814e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e000      	b.n	800816e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800816c:	2300      	movs	r3, #0
  }
}
 800816e:	4618      	mov	r0, r3
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b08a      	sub	sp, #40	@ 0x28
 800817a:	af00      	add	r7, sp, #0
 800817c:	60f8      	str	r0, [r7, #12]
 800817e:	60b9      	str	r1, [r7, #8]
 8008180:	607a      	str	r2, [r7, #4]
 8008182:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008184:	2301      	movs	r3, #1
 8008186:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008188:	f7fc f8c0 	bl	800430c <HAL_GetTick>
 800818c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008194:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800819c:	887b      	ldrh	r3, [r7, #2]
 800819e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80081a0:	887b      	ldrh	r3, [r7, #2]
 80081a2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80081a4:	7ffb      	ldrb	r3, [r7, #31]
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d00c      	beq.n	80081c4 <HAL_SPI_TransmitReceive+0x4e>
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081b0:	d106      	bne.n	80081c0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d102      	bne.n	80081c0 <HAL_SPI_TransmitReceive+0x4a>
 80081ba:	7ffb      	ldrb	r3, [r7, #31]
 80081bc:	2b04      	cmp	r3, #4
 80081be:	d001      	beq.n	80081c4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80081c0:	2302      	movs	r3, #2
 80081c2:	e1f3      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d005      	beq.n	80081d6 <HAL_SPI_TransmitReceive+0x60>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_SPI_TransmitReceive+0x60>
 80081d0:	887b      	ldrh	r3, [r7, #2]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d101      	bne.n	80081da <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e1e8      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d101      	bne.n	80081e8 <HAL_SPI_TransmitReceive+0x72>
 80081e4:	2302      	movs	r3, #2
 80081e6:	e1e1      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d003      	beq.n	8008204 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2205      	movs	r2, #5
 8008200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	887a      	ldrh	r2, [r7, #2]
 8008214:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	887a      	ldrh	r2, [r7, #2]
 800821c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	887a      	ldrh	r2, [r7, #2]
 800822a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	887a      	ldrh	r2, [r7, #2]
 8008230:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2200      	movs	r2, #0
 8008236:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008246:	d802      	bhi.n	800824e <HAL_SPI_TransmitReceive+0xd8>
 8008248:	8abb      	ldrh	r3, [r7, #20]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d908      	bls.n	8008260 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800825c:	605a      	str	r2, [r3, #4]
 800825e:	e007      	b.n	8008270 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685a      	ldr	r2, [r3, #4]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800826e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800827a:	2b40      	cmp	r3, #64	@ 0x40
 800827c:	d007      	beq.n	800828e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800828c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008296:	f240 8083 	bls.w	80083a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d002      	beq.n	80082a8 <HAL_SPI_TransmitReceive+0x132>
 80082a2:	8afb      	ldrh	r3, [r7, #22]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d16f      	bne.n	8008388 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ac:	881a      	ldrh	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b8:	1c9a      	adds	r2, r3, #2
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	3b01      	subs	r3, #1
 80082c6:	b29a      	uxth	r2, r3
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082cc:	e05c      	b.n	8008388 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d11b      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x19e>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d016      	beq.n	8008314 <HAL_SPI_TransmitReceive+0x19e>
 80082e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d113      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f0:	881a      	ldrh	r2, [r3, #0]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082fc:	1c9a      	adds	r2, r3, #2
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008306:	b29b      	uxth	r3, r3
 8008308:	3b01      	subs	r3, #1
 800830a:	b29a      	uxth	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b01      	cmp	r3, #1
 8008320:	d11c      	bne.n	800835c <HAL_SPI_TransmitReceive+0x1e6>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d016      	beq.n	800835c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68da      	ldr	r2, [r3, #12]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008338:	b292      	uxth	r2, r2
 800833a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008340:	1c9a      	adds	r2, r3, #2
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800834c:	b29b      	uxth	r3, r3
 800834e:	3b01      	subs	r3, #1
 8008350:	b29a      	uxth	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008358:	2301      	movs	r3, #1
 800835a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800835c:	f7fb ffd6 	bl	800430c <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	6a3b      	ldr	r3, [r7, #32]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008368:	429a      	cmp	r2, r3
 800836a:	d80d      	bhi.n	8008388 <HAL_SPI_TransmitReceive+0x212>
 800836c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008372:	d009      	beq.n	8008388 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008384:	2303      	movs	r3, #3
 8008386:	e111      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800838c:	b29b      	uxth	r3, r3
 800838e:	2b00      	cmp	r3, #0
 8008390:	d19d      	bne.n	80082ce <HAL_SPI_TransmitReceive+0x158>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008398:	b29b      	uxth	r3, r3
 800839a:	2b00      	cmp	r3, #0
 800839c:	d197      	bne.n	80082ce <HAL_SPI_TransmitReceive+0x158>
 800839e:	e0e5      	b.n	800856c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d003      	beq.n	80083b0 <HAL_SPI_TransmitReceive+0x23a>
 80083a8:	8afb      	ldrh	r3, [r7, #22]
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	f040 80d1 	bne.w	8008552 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d912      	bls.n	80083e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083be:	881a      	ldrh	r2, [r3, #0]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ca:	1c9a      	adds	r2, r3, #2
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	3b02      	subs	r3, #2
 80083d8:	b29a      	uxth	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083de:	e0b8      	b.n	8008552 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	330c      	adds	r3, #12
 80083ea:	7812      	ldrb	r2, [r2, #0]
 80083ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	3b01      	subs	r3, #1
 8008400:	b29a      	uxth	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008406:	e0a4      	b.n	8008552 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f003 0302 	and.w	r3, r3, #2
 8008412:	2b02      	cmp	r3, #2
 8008414:	d134      	bne.n	8008480 <HAL_SPI_TransmitReceive+0x30a>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	d02f      	beq.n	8008480 <HAL_SPI_TransmitReceive+0x30a>
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	2b01      	cmp	r3, #1
 8008424:	d12c      	bne.n	8008480 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800842a:	b29b      	uxth	r3, r3
 800842c:	2b01      	cmp	r3, #1
 800842e:	d912      	bls.n	8008456 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008434:	881a      	ldrh	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008440:	1c9a      	adds	r2, r3, #2
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800844a:	b29b      	uxth	r3, r3
 800844c:	3b02      	subs	r3, #2
 800844e:	b29a      	uxth	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008454:	e012      	b.n	800847c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	330c      	adds	r3, #12
 8008460:	7812      	ldrb	r2, [r2, #0]
 8008462:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008468:	1c5a      	adds	r2, r3, #1
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008472:	b29b      	uxth	r3, r3
 8008474:	3b01      	subs	r3, #1
 8008476:	b29a      	uxth	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	f003 0301 	and.w	r3, r3, #1
 800848a:	2b01      	cmp	r3, #1
 800848c:	d148      	bne.n	8008520 <HAL_SPI_TransmitReceive+0x3aa>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008494:	b29b      	uxth	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d042      	beq.n	8008520 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d923      	bls.n	80084ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68da      	ldr	r2, [r3, #12]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b0:	b292      	uxth	r2, r2
 80084b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b8:	1c9a      	adds	r2, r3, #2
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	3b02      	subs	r3, #2
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d81f      	bhi.n	800851c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084ea:	605a      	str	r2, [r3, #4]
 80084ec:	e016      	b.n	800851c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f103 020c 	add.w	r2, r3, #12
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084fa:	7812      	ldrb	r2, [r2, #0]
 80084fc:	b2d2      	uxtb	r2, r2
 80084fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008504:	1c5a      	adds	r2, r3, #1
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008510:	b29b      	uxth	r3, r3
 8008512:	3b01      	subs	r3, #1
 8008514:	b29a      	uxth	r2, r3
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800851c:	2301      	movs	r3, #1
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008520:	f7fb fef4 	bl	800430c <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852c:	429a      	cmp	r2, r3
 800852e:	d803      	bhi.n	8008538 <HAL_SPI_TransmitReceive+0x3c2>
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008536:	d102      	bne.n	800853e <HAL_SPI_TransmitReceive+0x3c8>
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	2b00      	cmp	r3, #0
 800853c:	d109      	bne.n	8008552 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2201      	movs	r2, #1
 8008542:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	e02c      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008556:	b29b      	uxth	r3, r3
 8008558:	2b00      	cmp	r3, #0
 800855a:	f47f af55 	bne.w	8008408 <HAL_SPI_TransmitReceive+0x292>
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008564:	b29b      	uxth	r3, r3
 8008566:	2b00      	cmp	r3, #0
 8008568:	f47f af4e 	bne.w	8008408 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800856c:	6a3a      	ldr	r2, [r7, #32]
 800856e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f000 fe39 	bl	80091e8 <SPI_EndRxTxTransaction>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d008      	beq.n	800858e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2220      	movs	r2, #32
 8008580:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e00e      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2201      	movs	r2, #1
 8008592:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e000      	b.n	80085ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80085aa:	2300      	movs	r3, #0
  }
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3728      	adds	r7, #40	@ 0x28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	4613      	mov	r3, r2
 80085c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <HAL_SPI_Transmit_IT+0x1a>
 80085c8:	88fb      	ldrh	r3, [r7, #6]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d101      	bne.n	80085d2 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e06d      	b.n	80086ae <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d001      	beq.n	80085e2 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80085de:	2302      	movs	r3, #2
 80085e0:	e065      	b.n	80086ae <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_SPI_Transmit_IT+0x3c>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e05e      	b.n	80086ae <HAL_SPI_Transmit_IT+0xfa>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2203      	movs	r2, #3
 80085fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	88fa      	ldrh	r2, [r7, #6]
 8008610:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	88fa      	ldrh	r2, [r7, #6]
 8008616:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800863c:	d903      	bls.n	8008646 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	4a1e      	ldr	r2, [pc, #120]	@ (80086bc <HAL_SPI_Transmit_IT+0x108>)
 8008642:	651a      	str	r2, [r3, #80]	@ 0x50
 8008644:	e002      	b.n	800864c <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	4a1d      	ldr	r2, [pc, #116]	@ (80086c0 <HAL_SPI_Transmit_IT+0x10c>)
 800864a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008654:	d10f      	bne.n	8008676 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008664:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008674:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008680:	2b40      	cmp	r3, #64	@ 0x40
 8008682:	d007      	beq.n	8008694 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008692:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	685a      	ldr	r2, [r3, #4]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80086aa:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80086ac:	2300      	movs	r3, #0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3714      	adds	r7, #20
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	08008eb7 	.word	0x08008eb7
 80086c0:	08008e71 	.word	0x08008e71

080086c4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	4613      	mov	r3, r2
 80086d0:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d001      	beq.n	80086e2 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 80086de:	2302      	movs	r3, #2
 80086e0:	e092      	b.n	8008808 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d002      	beq.n	80086ee <HAL_SPI_Receive_IT+0x2a>
 80086e8:	88fb      	ldrh	r3, [r7, #6]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e08a      	b.n	8008808 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d110      	bne.n	800871c <HAL_SPI_Receive_IT+0x58>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008702:	d10b      	bne.n	800871c <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2204      	movs	r2, #4
 8008708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800870c:	88fb      	ldrh	r3, [r7, #6]
 800870e:	68ba      	ldr	r2, [r7, #8]
 8008710:	68b9      	ldr	r1, [r7, #8]
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f000 f880 	bl	8008818 <HAL_SPI_TransmitReceive_IT>
 8008718:	4603      	mov	r3, r0
 800871a:	e075      	b.n	8008808 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008722:	2b01      	cmp	r3, #1
 8008724:	d101      	bne.n	800872a <HAL_SPI_Receive_IT+0x66>
 8008726:	2302      	movs	r3, #2
 8008728:	e06e      	b.n	8008808 <HAL_SPI_Receive_IT+0x144>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2204      	movs	r2, #4
 8008736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	88fa      	ldrh	r2, [r7, #6]
 800874a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	88fa      	ldrh	r2, [r7, #6]
 8008752:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2200      	movs	r2, #0
 800875a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008776:	d90b      	bls.n	8008790 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685a      	ldr	r2, [r3, #4]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008786:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	4a21      	ldr	r2, [pc, #132]	@ (8008810 <HAL_SPI_Receive_IT+0x14c>)
 800878c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800878e:	e00a      	b.n	80087a6 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800879e:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	4a1c      	ldr	r2, [pc, #112]	@ (8008814 <HAL_SPI_Receive_IT+0x150>)
 80087a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087ae:	d10f      	bne.n	80087d0 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80087ce:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087da:	2b40      	cmp	r3, #64	@ 0x40
 80087dc:	d007      	beq.n	80087ee <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087ec:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008804:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	08008e25 	.word	0x08008e25
 8008814:	08008dd5 	.word	0x08008dd5

08008818 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8008818:	b480      	push	{r7}
 800881a:	b087      	sub	sp, #28
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
 8008824:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800882c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008834:	7dfb      	ldrb	r3, [r7, #23]
 8008836:	2b01      	cmp	r3, #1
 8008838:	d00c      	beq.n	8008854 <HAL_SPI_TransmitReceive_IT+0x3c>
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008840:	d106      	bne.n	8008850 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d102      	bne.n	8008850 <HAL_SPI_TransmitReceive_IT+0x38>
 800884a:	7dfb      	ldrb	r3, [r7, #23]
 800884c:	2b04      	cmp	r3, #4
 800884e:	d001      	beq.n	8008854 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008850:	2302      	movs	r3, #2
 8008852:	e07d      	b.n	8008950 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d005      	beq.n	8008866 <HAL_SPI_TransmitReceive_IT+0x4e>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <HAL_SPI_TransmitReceive_IT+0x4e>
 8008860:	887b      	ldrh	r3, [r7, #2]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d101      	bne.n	800886a <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e072      	b.n	8008950 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008870:	2b01      	cmp	r3, #1
 8008872:	d101      	bne.n	8008878 <HAL_SPI_TransmitReceive_IT+0x60>
 8008874:	2302      	movs	r3, #2
 8008876:	e06b      	b.n	8008950 <HAL_SPI_TransmitReceive_IT+0x138>
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b04      	cmp	r3, #4
 800888a:	d003      	beq.n	8008894 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2205      	movs	r2, #5
 8008890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2200      	movs	r2, #0
 8008898:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	887a      	ldrh	r2, [r7, #2]
 80088a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	887a      	ldrh	r2, [r7, #2]
 80088aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	887a      	ldrh	r2, [r7, #2]
 80088b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	887a      	ldrh	r2, [r7, #2]
 80088be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80088ca:	d906      	bls.n	80088da <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4a23      	ldr	r2, [pc, #140]	@ (800895c <HAL_SPI_TransmitReceive_IT+0x144>)
 80088d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	4a22      	ldr	r2, [pc, #136]	@ (8008960 <HAL_SPI_TransmitReceive_IT+0x148>)
 80088d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80088d8:	e005      	b.n	80088e6 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	4a21      	ldr	r2, [pc, #132]	@ (8008964 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80088de:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4a21      	ldr	r2, [pc, #132]	@ (8008968 <HAL_SPI_TransmitReceive_IT+0x150>)
 80088e4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80088ee:	d802      	bhi.n	80088f6 <HAL_SPI_TransmitReceive_IT+0xde>
 80088f0:	887b      	ldrh	r3, [r7, #2]
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d908      	bls.n	8008908 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008904:	605a      	str	r2, [r3, #4]
 8008906:	e007      	b.n	8008918 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008916:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008922:	2b40      	cmp	r3, #64	@ 0x40
 8008924:	d007      	beq.n	8008936 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008934:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685a      	ldr	r2, [r3, #4]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800894c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	08008d0f 	.word	0x08008d0f
 8008960:	08008d75 	.word	0x08008d75
 8008964:	08008bbf 	.word	0x08008bbf
 8008968:	08008c7d 	.word	0x08008c7d

0800896c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b088      	sub	sp, #32
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	099b      	lsrs	r3, r3, #6
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10f      	bne.n	80089b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00a      	beq.n	80089b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	099b      	lsrs	r3, r3, #6
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d004      	beq.n	80089b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	4798      	blx	r3
    return;
 80089ae:	e0d7      	b.n	8008b60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	085b      	lsrs	r3, r3, #1
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00a      	beq.n	80089d2 <HAL_SPI_IRQHandler+0x66>
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	09db      	lsrs	r3, r3, #7
 80089c0:	f003 0301 	and.w	r3, r3, #1
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d004      	beq.n	80089d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	4798      	blx	r3
    return;
 80089d0:	e0c6      	b.n	8008b60 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	095b      	lsrs	r3, r3, #5
 80089d6:	f003 0301 	and.w	r3, r3, #1
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d10c      	bne.n	80089f8 <HAL_SPI_IRQHandler+0x8c>
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	099b      	lsrs	r3, r3, #6
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d106      	bne.n	80089f8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	0a1b      	lsrs	r3, r3, #8
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 80b4 	beq.w	8008b60 <HAL_SPI_IRQHandler+0x1f4>
 80089f8:	69fb      	ldr	r3, [r7, #28]
 80089fa:	095b      	lsrs	r3, r3, #5
 80089fc:	f003 0301 	and.w	r3, r3, #1
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 80ad 	beq.w	8008b60 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	099b      	lsrs	r3, r3, #6
 8008a0a:	f003 0301 	and.w	r3, r3, #1
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d023      	beq.n	8008a5a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d011      	beq.n	8008a42 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a22:	f043 0204 	orr.w	r2, r3, #4
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	617b      	str	r3, [r7, #20]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	617b      	str	r3, [r7, #20]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	617b      	str	r3, [r7, #20]
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	e00b      	b.n	8008a5a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a42:	2300      	movs	r3, #0
 8008a44:	613b      	str	r3, [r7, #16]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	613b      	str	r3, [r7, #16]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	613b      	str	r3, [r7, #16]
 8008a56:	693b      	ldr	r3, [r7, #16]
        return;
 8008a58:	e082      	b.n	8008b60 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008a5a:	69bb      	ldr	r3, [r7, #24]
 8008a5c:	095b      	lsrs	r3, r3, #5
 8008a5e:	f003 0301 	and.w	r3, r3, #1
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d014      	beq.n	8008a90 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6a:	f043 0201 	orr.w	r2, r3, #1
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008a72:	2300      	movs	r3, #0
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	60fb      	str	r3, [r7, #12]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	0a1b      	lsrs	r3, r3, #8
 8008a94:	f003 0301 	and.w	r3, r3, #1
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d00c      	beq.n	8008ab6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aa0:	f043 0208 	orr.w	r2, r3, #8
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	60bb      	str	r3, [r7, #8]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	60bb      	str	r3, [r7, #8]
 8008ab4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d04f      	beq.n	8008b5e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	685a      	ldr	r2, [r3, #4]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008acc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	f003 0302 	and.w	r3, r3, #2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d104      	bne.n	8008aea <HAL_SPI_IRQHandler+0x17e>
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d034      	beq.n	8008b54 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	685a      	ldr	r2, [r3, #4]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f022 0203 	bic.w	r2, r2, #3
 8008af8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d011      	beq.n	8008b26 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b06:	4a18      	ldr	r2, [pc, #96]	@ (8008b68 <HAL_SPI_IRQHandler+0x1fc>)
 8008b08:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7fb fe4c 	bl	80047ac <HAL_DMA_Abort_IT>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d005      	beq.n	8008b26 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d016      	beq.n	8008b5c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b32:	4a0d      	ldr	r2, [pc, #52]	@ (8008b68 <HAL_SPI_IRQHandler+0x1fc>)
 8008b34:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7fb fe36 	bl	80047ac <HAL_DMA_Abort_IT>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00a      	beq.n	8008b5c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008b52:	e003      	b.n	8008b5c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 f813 	bl	8008b80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008b5a:	e000      	b.n	8008b5e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008b5c:	bf00      	nop
    return;
 8008b5e:	bf00      	nop
  }
}
 8008b60:	3720      	adds	r7, #32
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	08008b95 	.word	0x08008b95

08008b6c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008b74:	bf00      	nop
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008bb0:	68f8      	ldr	r0, [r7, #12]
 8008bb2:	f7ff ffe5 	bl	8008b80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008bb6:	bf00      	nop
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b082      	sub	sp, #8
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d923      	bls.n	8008c1a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68da      	ldr	r2, [r3, #12]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bdc:	b292      	uxth	r2, r2
 8008bde:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be4:	1c9a      	adds	r2, r3, #2
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	3b02      	subs	r3, #2
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d11f      	bne.n	8008c48 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	685a      	ldr	r2, [r3, #4]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008c16:	605a      	str	r2, [r3, #4]
 8008c18:	e016      	b.n	8008c48 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f103 020c 	add.w	r2, r3, #12
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c26:	7812      	ldrb	r2, [r2, #0]
 8008c28:	b2d2      	uxtb	r2, r2
 8008c2a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c30:	1c5a      	adds	r2, r3, #1
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d10f      	bne.n	8008c74 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008c62:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d102      	bne.n	8008c74 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 fb00 	bl	8009274 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008c74:	bf00      	nop
 8008c76:	3708      	adds	r7, #8
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b082      	sub	sp, #8
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d912      	bls.n	8008cb4 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c92:	881a      	ldrh	r2, [r3, #0]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c9e:	1c9a      	adds	r2, r3, #2
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	3b02      	subs	r3, #2
 8008cac:	b29a      	uxth	r2, r3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008cb2:	e012      	b.n	8008cda <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	7812      	ldrb	r2, [r2, #0]
 8008cc0:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc6:	1c5a      	adds	r2, r3, #1
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	b29a      	uxth	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d110      	bne.n	8008d06 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685a      	ldr	r2, [r3, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cf2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d102      	bne.n	8008d06 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 fab7 	bl	8009274 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008d06:	bf00      	nop
 8008d08:	3708      	adds	r7, #8
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}

08008d0e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d0e:	b580      	push	{r7, lr}
 8008d10:	b082      	sub	sp, #8
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68da      	ldr	r2, [r3, #12]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d20:	b292      	uxth	r2, r2
 8008d22:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d28:	1c9a      	adds	r2, r3, #2
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	3b01      	subs	r3, #1
 8008d38:	b29a      	uxth	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10f      	bne.n	8008d6c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	685a      	ldr	r2, [r3, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d5a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d102      	bne.n	8008d6c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f000 fa84 	bl	8009274 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008d6c:	bf00      	nop
 8008d6e:	3708      	adds	r7, #8
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b082      	sub	sp, #8
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d80:	881a      	ldrh	r2, [r3, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d8c:	1c9a      	adds	r2, r3, #2
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d110      	bne.n	8008dcc <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008db8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d102      	bne.n	8008dcc <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fa54 	bl	8009274 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008dcc:	bf00      	nop
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f103 020c 	add.w	r2, r3, #12
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de8:	7812      	ldrb	r2, [r2, #0]
 8008dea:	b2d2      	uxtb	r2, r2
 8008dec:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df2:	1c5a      	adds	r2, r3, #1
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	3b01      	subs	r3, #1
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d102      	bne.n	8008e1c <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fa6e 	bl	80092f8 <SPI_CloseRx_ISR>
  }
}
 8008e1c:	bf00      	nop
 8008e1e:	3708      	adds	r7, #8
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b082      	sub	sp, #8
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68da      	ldr	r2, [r3, #12]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e36:	b292      	uxth	r2, r2
 8008e38:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e3e:	1c9a      	adds	r2, r3, #2
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	3b01      	subs	r3, #1
 8008e4e:	b29a      	uxth	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d102      	bne.n	8008e68 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 fa48 	bl	80092f8 <SPI_CloseRx_ISR>
  }
}
 8008e68:	bf00      	nop
 8008e6a:	3708      	adds	r7, #8
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	330c      	adds	r3, #12
 8008e82:	7812      	ldrb	r2, [r2, #0]
 8008e84:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e8a:	1c5a      	adds	r2, r3, #1
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	3b01      	subs	r3, #1
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d102      	bne.n	8008eae <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 fa55 	bl	8009358 <SPI_CloseTx_ISR>
  }
}
 8008eae:	bf00      	nop
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b082      	sub	sp, #8
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec2:	881a      	ldrh	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ece:	1c9a      	adds	r2, r3, #2
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	3b01      	subs	r3, #1
 8008edc:	b29a      	uxth	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d102      	bne.n	8008ef2 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fa33 	bl	8009358 <SPI_CloseTx_ISR>
  }
}
 8008ef2:	bf00      	nop
 8008ef4:	3708      	adds	r7, #8
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
	...

08008efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b088      	sub	sp, #32
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	603b      	str	r3, [r7, #0]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f0c:	f7fb f9fe 	bl	800430c <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f14:	1a9b      	subs	r3, r3, r2
 8008f16:	683a      	ldr	r2, [r7, #0]
 8008f18:	4413      	add	r3, r2
 8008f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f1c:	f7fb f9f6 	bl	800430c <HAL_GetTick>
 8008f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f22:	4b39      	ldr	r3, [pc, #228]	@ (8009008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	015b      	lsls	r3, r3, #5
 8008f28:	0d1b      	lsrs	r3, r3, #20
 8008f2a:	69fa      	ldr	r2, [r7, #28]
 8008f2c:	fb02 f303 	mul.w	r3, r2, r3
 8008f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f32:	e055      	b.n	8008fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3a:	d051      	beq.n	8008fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f3c:	f7fb f9e6 	bl	800430c <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d902      	bls.n	8008f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d13d      	bne.n	8008fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	685a      	ldr	r2, [r3, #4]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f6a:	d111      	bne.n	8008f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f74:	d004      	beq.n	8008f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f7e:	d107      	bne.n	8008f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f98:	d10f      	bne.n	8008fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fa8:	601a      	str	r2, [r3, #0]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e018      	b.n	8009000 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d102      	bne.n	8008fda <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	61fb      	str	r3, [r7, #28]
 8008fd8:	e002      	b.n	8008fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	3b01      	subs	r3, #1
 8008fde:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	4013      	ands	r3, r2
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	bf0c      	ite	eq
 8008ff0:	2301      	moveq	r3, #1
 8008ff2:	2300      	movne	r3, #0
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	79fb      	ldrb	r3, [r7, #7]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d19a      	bne.n	8008f34 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3720      	adds	r7, #32
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20000008 	.word	0x20000008

0800900c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b08a      	sub	sp, #40	@ 0x28
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
 8009018:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800901a:	2300      	movs	r3, #0
 800901c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800901e:	f7fb f975 	bl	800430c <HAL_GetTick>
 8009022:	4602      	mov	r2, r0
 8009024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009026:	1a9b      	subs	r3, r3, r2
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	4413      	add	r3, r2
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800902e:	f7fb f96d 	bl	800430c <HAL_GetTick>
 8009032:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	330c      	adds	r3, #12
 800903a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800903c:	4b3d      	ldr	r3, [pc, #244]	@ (8009134 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	4613      	mov	r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	4413      	add	r3, r2
 8009046:	00da      	lsls	r2, r3, #3
 8009048:	1ad3      	subs	r3, r2, r3
 800904a:	0d1b      	lsrs	r3, r3, #20
 800904c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800904e:	fb02 f303 	mul.w	r3, r2, r3
 8009052:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009054:	e061      	b.n	800911a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800905c:	d107      	bne.n	800906e <SPI_WaitFifoStateUntilTimeout+0x62>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d104      	bne.n	800906e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	b2db      	uxtb	r3, r3
 800906a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800906c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009074:	d051      	beq.n	800911a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009076:	f7fb f949 	bl	800430c <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	6a3b      	ldr	r3, [r7, #32]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009082:	429a      	cmp	r2, r3
 8009084:	d902      	bls.n	800908c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	2b00      	cmp	r3, #0
 800908a:	d13d      	bne.n	8009108 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800909a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090a4:	d111      	bne.n	80090ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090ae:	d004      	beq.n	80090ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090b8:	d107      	bne.n	80090ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090d2:	d10f      	bne.n	80090f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009104:	2303      	movs	r3, #3
 8009106:	e011      	b.n	800912c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d102      	bne.n	8009114 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800910e:	2300      	movs	r3, #0
 8009110:	627b      	str	r3, [r7, #36]	@ 0x24
 8009112:	e002      	b.n	800911a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	3b01      	subs	r3, #1
 8009118:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	689a      	ldr	r2, [r3, #8]
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	4013      	ands	r3, r2
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	429a      	cmp	r2, r3
 8009128:	d195      	bne.n	8009056 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3728      	adds	r7, #40	@ 0x28
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}
 8009134:	20000008 	.word	0x20000008

08009138 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af02      	add	r7, sp, #8
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800914c:	d111      	bne.n	8009172 <SPI_EndRxTransaction+0x3a>
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009156:	d004      	beq.n	8009162 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009160:	d107      	bne.n	8009172 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009170:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	2200      	movs	r2, #0
 800917a:	2180      	movs	r1, #128	@ 0x80
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	f7ff febd 	bl	8008efc <SPI_WaitFlagStateUntilTimeout>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d007      	beq.n	8009198 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800918c:	f043 0220 	orr.w	r2, r3, #32
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	e023      	b.n	80091e0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091a0:	d11d      	bne.n	80091de <SPI_EndRxTransaction+0xa6>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091aa:	d004      	beq.n	80091b6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091b4:	d113      	bne.n	80091de <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	9300      	str	r3, [sp, #0]
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	2200      	movs	r2, #0
 80091be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff ff22 	bl	800900c <SPI_WaitFifoStateUntilTimeout>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d007      	beq.n	80091de <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091d2:	f043 0220 	orr.w	r2, r3, #32
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80091da:	2303      	movs	r3, #3
 80091dc:	e000      	b.n	80091e0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af02      	add	r7, sp, #8
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f7ff ff03 	bl	800900c <SPI_WaitFifoStateUntilTimeout>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d007      	beq.n	800921c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009210:	f043 0220 	orr.w	r2, r3, #32
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009218:	2303      	movs	r3, #3
 800921a:	e027      	b.n	800926c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	9300      	str	r3, [sp, #0]
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	2200      	movs	r2, #0
 8009224:	2180      	movs	r1, #128	@ 0x80
 8009226:	68f8      	ldr	r0, [r7, #12]
 8009228:	f7ff fe68 	bl	8008efc <SPI_WaitFlagStateUntilTimeout>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d007      	beq.n	8009242 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009236:	f043 0220 	orr.w	r2, r3, #32
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e014      	b.n	800926c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	9300      	str	r3, [sp, #0]
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	2200      	movs	r2, #0
 800924a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800924e:	68f8      	ldr	r0, [r7, #12]
 8009250:	f7ff fedc 	bl	800900c <SPI_WaitFifoStateUntilTimeout>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d007      	beq.n	800926a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800925e:	f043 0220 	orr.w	r2, r3, #32
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009266:	2303      	movs	r3, #3
 8009268:	e000      	b.n	800926c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800926a:	2300      	movs	r3, #0
}
 800926c:	4618      	mov	r0, r3
 800926e:	3710      	adds	r7, #16
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800927c:	f7fb f846 	bl	800430c <HAL_GetTick>
 8009280:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	685a      	ldr	r2, [r3, #4]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f022 0220 	bic.w	r2, r2, #32
 8009290:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	2164      	movs	r1, #100	@ 0x64
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f7ff ffa6 	bl	80091e8 <SPI_EndRxTxTransaction>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d005      	beq.n	80092ae <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092a6:	f043 0220 	orr.w	r2, r3, #32
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d115      	bne.n	80092e2 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b04      	cmp	r3, #4
 80092c0:	d107      	bne.n	80092d2 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2201      	movs	r2, #1
 80092c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f7fa fb54 	bl	8003978 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80092d0:	e00e      	b.n	80092f0 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f7ff fc46 	bl	8008b6c <HAL_SPI_TxRxCpltCallback>
}
 80092e0:	e006      	b.n	80092f0 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2201      	movs	r2, #1
 80092e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7ff fc48 	bl	8008b80 <HAL_SPI_ErrorCallback>
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	685a      	ldr	r2, [r3, #4]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800930e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009310:	f7fa fffc 	bl	800430c <HAL_GetTick>
 8009314:	4603      	mov	r3, r0
 8009316:	461a      	mov	r2, r3
 8009318:	2164      	movs	r1, #100	@ 0x64
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f7ff ff0c 	bl	8009138 <SPI_EndRxTransaction>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d005      	beq.n	8009332 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800932a:	f043 0220 	orr.w	r2, r3, #32
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2201      	movs	r2, #1
 8009336:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800933e:	2b00      	cmp	r3, #0
 8009340:	d103      	bne.n	800934a <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f7fa fb18 	bl	8003978 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009348:	e002      	b.n	8009350 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f7ff fc18 	bl	8008b80 <HAL_SPI_ErrorCallback>
}
 8009350:	bf00      	nop
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009360:	f7fa ffd4 	bl	800430c <HAL_GetTick>
 8009364:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	685a      	ldr	r2, [r3, #4]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8009374:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	2164      	movs	r1, #100	@ 0x64
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f7ff ff34 	bl	80091e8 <SPI_EndRxTxTransaction>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d005      	beq.n	8009392 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800938a:	f043 0220 	orr.w	r2, r3, #32
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d10a      	bne.n	80093b0 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800939a:	2300      	movs	r3, #0
 800939c:	60bb      	str	r3, [r7, #8]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	60bb      	str	r3, [r7, #8]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	60bb      	str	r3, [r7, #8]
 80093ae:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d003      	beq.n	80093c8 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f7ff fbdd 	bl	8008b80 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80093c6:	e002      	b.n	80093ce <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7fa fae9 	bl	80039a0 <HAL_SPI_TxCpltCallback>
}
 80093ce:	bf00      	nop
 80093d0:	3710      	adds	r7, #16
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}

080093d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b082      	sub	sp, #8
 80093da:	af00      	add	r7, sp, #0
 80093dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d101      	bne.n	80093e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e049      	b.n	800947c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d106      	bne.n	8009402 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 f841 	bl	8009484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2202      	movs	r2, #2
 8009406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	3304      	adds	r3, #4
 8009412:	4619      	mov	r1, r3
 8009414:	4610      	mov	r0, r2
 8009416:	f000 f9df 	bl	80097d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2201      	movs	r2, #1
 8009446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2201      	movs	r2, #1
 800944e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2201      	movs	r2, #1
 8009456:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2201      	movs	r2, #1
 800945e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2201      	movs	r2, #1
 800946e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	3708      	adds	r7, #8
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d001      	beq.n	80094b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e04f      	b.n	8009550 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2202      	movs	r2, #2
 80094b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	68da      	ldr	r2, [r3, #12]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f042 0201 	orr.w	r2, r2, #1
 80094c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a23      	ldr	r2, [pc, #140]	@ (800955c <HAL_TIM_Base_Start_IT+0xc4>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d01d      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094da:	d018      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a1f      	ldr	r2, [pc, #124]	@ (8009560 <HAL_TIM_Base_Start_IT+0xc8>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d013      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009564 <HAL_TIM_Base_Start_IT+0xcc>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d00e      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009568 <HAL_TIM_Base_Start_IT+0xd0>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d009      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a1b      	ldr	r2, [pc, #108]	@ (800956c <HAL_TIM_Base_Start_IT+0xd4>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d004      	beq.n	800950e <HAL_TIM_Base_Start_IT+0x76>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a19      	ldr	r2, [pc, #100]	@ (8009570 <HAL_TIM_Base_Start_IT+0xd8>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d115      	bne.n	800953a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	689a      	ldr	r2, [r3, #8]
 8009514:	4b17      	ldr	r3, [pc, #92]	@ (8009574 <HAL_TIM_Base_Start_IT+0xdc>)
 8009516:	4013      	ands	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2b06      	cmp	r3, #6
 800951e:	d015      	beq.n	800954c <HAL_TIM_Base_Start_IT+0xb4>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009526:	d011      	beq.n	800954c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	681a      	ldr	r2, [r3, #0]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f042 0201 	orr.w	r2, r2, #1
 8009536:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009538:	e008      	b.n	800954c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f042 0201 	orr.w	r2, r2, #1
 8009548:	601a      	str	r2, [r3, #0]
 800954a:	e000      	b.n	800954e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800954c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr
 800955c:	40012c00 	.word	0x40012c00
 8009560:	40000400 	.word	0x40000400
 8009564:	40000800 	.word	0x40000800
 8009568:	40000c00 	.word	0x40000c00
 800956c:	40013400 	.word	0x40013400
 8009570:	40014000 	.word	0x40014000
 8009574:	00010007 	.word	0x00010007

08009578 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68db      	ldr	r3, [r3, #12]
 8009586:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	f003 0302 	and.w	r3, r3, #2
 8009596:	2b00      	cmp	r3, #0
 8009598:	d020      	beq.n	80095dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f003 0302 	and.w	r3, r3, #2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d01b      	beq.n	80095dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f06f 0202 	mvn.w	r2, #2
 80095ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	699b      	ldr	r3, [r3, #24]
 80095ba:	f003 0303 	and.w	r3, r3, #3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d003      	beq.n	80095ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 f8e9 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 80095c8:	e005      	b.n	80095d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f8db 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f8ec 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	f003 0304 	and.w	r3, r3, #4
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d020      	beq.n	8009628 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f003 0304 	and.w	r3, r3, #4
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d01b      	beq.n	8009628 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f06f 0204 	mvn.w	r2, #4
 80095f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2202      	movs	r2, #2
 80095fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	699b      	ldr	r3, [r3, #24]
 8009606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800960a:	2b00      	cmp	r3, #0
 800960c:	d003      	beq.n	8009616 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f8c3 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 8009614:	e005      	b.n	8009622 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f8b5 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f8c6 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f003 0308 	and.w	r3, r3, #8
 800962e:	2b00      	cmp	r3, #0
 8009630:	d020      	beq.n	8009674 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f003 0308 	and.w	r3, r3, #8
 8009638:	2b00      	cmp	r3, #0
 800963a:	d01b      	beq.n	8009674 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f06f 0208 	mvn.w	r2, #8
 8009644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2204      	movs	r2, #4
 800964a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	69db      	ldr	r3, [r3, #28]
 8009652:	f003 0303 	and.w	r3, r3, #3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d003      	beq.n	8009662 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 f89d 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 8009660:	e005      	b.n	800966e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f88f 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f8a0 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	f003 0310 	and.w	r3, r3, #16
 800967a:	2b00      	cmp	r3, #0
 800967c:	d020      	beq.n	80096c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f003 0310 	and.w	r3, r3, #16
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01b      	beq.n	80096c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f06f 0210 	mvn.w	r2, #16
 8009690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2208      	movs	r2, #8
 8009696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d003      	beq.n	80096ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 f877 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 80096ac:	e005      	b.n	80096ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f869 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f87a 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00c      	beq.n	80096e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	f003 0301 	and.w	r3, r3, #1
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d007      	beq.n	80096e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f06f 0201 	mvn.w	r2, #1
 80096dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f7f7 ffba 	bl	8001658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d104      	bne.n	80096f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00c      	beq.n	8009712 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d007      	beq.n	8009712 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800970a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 f90d 	bl	800992c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009718:	2b00      	cmp	r3, #0
 800971a:	d00c      	beq.n	8009736 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009722:	2b00      	cmp	r3, #0
 8009724:	d007      	beq.n	8009736 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800972e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f905 	bl	8009940 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973c:	2b00      	cmp	r3, #0
 800973e:	d00c      	beq.n	800975a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009746:	2b00      	cmp	r3, #0
 8009748:	d007      	beq.n	800975a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f834 	bl	80097c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	f003 0320 	and.w	r3, r3, #32
 8009760:	2b00      	cmp	r3, #0
 8009762:	d00c      	beq.n	800977e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f003 0320 	and.w	r3, r3, #32
 800976a:	2b00      	cmp	r3, #0
 800976c:	d007      	beq.n	800977e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f06f 0220 	mvn.w	r2, #32
 8009776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 f8cd 	bl	8009918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800977e:	bf00      	nop
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009786:	b480      	push	{r7}
 8009788:	b083      	sub	sp, #12
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800978e:	bf00      	nop
 8009790:	370c      	adds	r7, #12
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800979a:	b480      	push	{r7}
 800979c:	b083      	sub	sp, #12
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097a2:	bf00      	nop
 80097a4:	370c      	adds	r7, #12
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097ae:	b480      	push	{r7}
 80097b0:	b083      	sub	sp, #12
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097b6:	bf00      	nop
 80097b8:	370c      	adds	r7, #12
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097c2:	b480      	push	{r7}
 80097c4:	b083      	sub	sp, #12
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097ca:	bf00      	nop
 80097cc:	370c      	adds	r7, #12
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
	...

080097d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a43      	ldr	r2, [pc, #268]	@ (80098f8 <TIM_Base_SetConfig+0x120>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d013      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097f6:	d00f      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a40      	ldr	r2, [pc, #256]	@ (80098fc <TIM_Base_SetConfig+0x124>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d00b      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a3f      	ldr	r2, [pc, #252]	@ (8009900 <TIM_Base_SetConfig+0x128>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d007      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a3e      	ldr	r2, [pc, #248]	@ (8009904 <TIM_Base_SetConfig+0x12c>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d003      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a3d      	ldr	r2, [pc, #244]	@ (8009908 <TIM_Base_SetConfig+0x130>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d108      	bne.n	800982a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800981e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	4313      	orrs	r3, r2
 8009828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a32      	ldr	r2, [pc, #200]	@ (80098f8 <TIM_Base_SetConfig+0x120>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d01f      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009838:	d01b      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4a2f      	ldr	r2, [pc, #188]	@ (80098fc <TIM_Base_SetConfig+0x124>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d017      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a2e      	ldr	r2, [pc, #184]	@ (8009900 <TIM_Base_SetConfig+0x128>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d013      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a2d      	ldr	r2, [pc, #180]	@ (8009904 <TIM_Base_SetConfig+0x12c>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d00f      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a2c      	ldr	r2, [pc, #176]	@ (8009908 <TIM_Base_SetConfig+0x130>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d00b      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a2b      	ldr	r2, [pc, #172]	@ (800990c <TIM_Base_SetConfig+0x134>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d007      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a2a      	ldr	r2, [pc, #168]	@ (8009910 <TIM_Base_SetConfig+0x138>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d003      	beq.n	8009872 <TIM_Base_SetConfig+0x9a>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a29      	ldr	r2, [pc, #164]	@ (8009914 <TIM_Base_SetConfig+0x13c>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d108      	bne.n	8009884 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	68fa      	ldr	r2, [r7, #12]
 8009880:	4313      	orrs	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	695b      	ldr	r3, [r3, #20]
 800988e:	4313      	orrs	r3, r2
 8009890:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	689a      	ldr	r2, [r3, #8]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a14      	ldr	r2, [pc, #80]	@ (80098f8 <TIM_Base_SetConfig+0x120>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d00f      	beq.n	80098ca <TIM_Base_SetConfig+0xf2>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a16      	ldr	r2, [pc, #88]	@ (8009908 <TIM_Base_SetConfig+0x130>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d00b      	beq.n	80098ca <TIM_Base_SetConfig+0xf2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a15      	ldr	r2, [pc, #84]	@ (800990c <TIM_Base_SetConfig+0x134>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d007      	beq.n	80098ca <TIM_Base_SetConfig+0xf2>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a14      	ldr	r2, [pc, #80]	@ (8009910 <TIM_Base_SetConfig+0x138>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d003      	beq.n	80098ca <TIM_Base_SetConfig+0xf2>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a13      	ldr	r2, [pc, #76]	@ (8009914 <TIM_Base_SetConfig+0x13c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d103      	bne.n	80098d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	691a      	ldr	r2, [r3, #16]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f043 0204 	orr.w	r2, r3, #4
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2201      	movs	r2, #1
 80098e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	601a      	str	r2, [r3, #0]
}
 80098ea:	bf00      	nop
 80098ec:	3714      	adds	r7, #20
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	40012c00 	.word	0x40012c00
 80098fc:	40000400 	.word	0x40000400
 8009900:	40000800 	.word	0x40000800
 8009904:	40000c00 	.word	0x40000c00
 8009908:	40013400 	.word	0x40013400
 800990c:	40014000 	.word	0x40014000
 8009910:	40014400 	.word	0x40014400
 8009914:	40014800 	.word	0x40014800

08009918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009918:	b480      	push	{r7}
 800991a:	b083      	sub	sp, #12
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009920:	bf00      	nop
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009934:	bf00      	nop
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d101      	bne.n	8009966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e040      	b.n	80099e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800996a:	2b00      	cmp	r3, #0
 800996c:	d106      	bne.n	800997c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2200      	movs	r2, #0
 8009972:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f7f8 fa28 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2224      	movs	r2, #36	@ 0x24
 8009980:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f022 0201 	bic.w	r2, r2, #1
 8009990:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009996:	2b00      	cmp	r3, #0
 8009998:	d002      	beq.n	80099a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 fae0 	bl	8009f60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 f825 	bl	80099f0 <UART_SetConfig>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	d101      	bne.n	80099b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80099ac:	2301      	movs	r3, #1
 80099ae:	e01b      	b.n	80099e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	685a      	ldr	r2, [r3, #4]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689a      	ldr	r2, [r3, #8]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f042 0201 	orr.w	r2, r2, #1
 80099de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f000 fb5f 	bl	800a0a4 <UART_CheckIdleState>
 80099e6:	4603      	mov	r3, r0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099f4:	b08a      	sub	sp, #40	@ 0x28
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80099fa:	2300      	movs	r3, #0
 80099fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	689a      	ldr	r2, [r3, #8]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	431a      	orrs	r2, r3
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	431a      	orrs	r2, r3
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	69db      	ldr	r3, [r3, #28]
 8009a14:	4313      	orrs	r3, r2
 8009a16:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	4ba4      	ldr	r3, [pc, #656]	@ (8009cb0 <UART_SetConfig+0x2c0>)
 8009a20:	4013      	ands	r3, r2
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	6812      	ldr	r2, [r2, #0]
 8009a26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a28:	430b      	orrs	r3, r1
 8009a2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	699b      	ldr	r3, [r3, #24]
 8009a46:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a99      	ldr	r2, [pc, #612]	@ (8009cb4 <UART_SetConfig+0x2c4>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d004      	beq.n	8009a5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	6a1b      	ldr	r3, [r3, #32]
 8009a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a6c:	430a      	orrs	r2, r1
 8009a6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a90      	ldr	r2, [pc, #576]	@ (8009cb8 <UART_SetConfig+0x2c8>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d126      	bne.n	8009ac8 <UART_SetConfig+0xd8>
 8009a7a:	4b90      	ldr	r3, [pc, #576]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a80:	f003 0303 	and.w	r3, r3, #3
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d81b      	bhi.n	8009ac0 <UART_SetConfig+0xd0>
 8009a88:	a201      	add	r2, pc, #4	@ (adr r2, 8009a90 <UART_SetConfig+0xa0>)
 8009a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a8e:	bf00      	nop
 8009a90:	08009aa1 	.word	0x08009aa1
 8009a94:	08009ab1 	.word	0x08009ab1
 8009a98:	08009aa9 	.word	0x08009aa9
 8009a9c:	08009ab9 	.word	0x08009ab9
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aa6:	e116      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009aa8:	2302      	movs	r3, #2
 8009aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aae:	e112      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ab0:	2304      	movs	r3, #4
 8009ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ab6:	e10e      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ab8:	2308      	movs	r3, #8
 8009aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009abe:	e10a      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ac0:	2310      	movs	r3, #16
 8009ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ac6:	e106      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4a7c      	ldr	r2, [pc, #496]	@ (8009cc0 <UART_SetConfig+0x2d0>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d138      	bne.n	8009b44 <UART_SetConfig+0x154>
 8009ad2:	4b7a      	ldr	r3, [pc, #488]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ad8:	f003 030c 	and.w	r3, r3, #12
 8009adc:	2b0c      	cmp	r3, #12
 8009ade:	d82d      	bhi.n	8009b3c <UART_SetConfig+0x14c>
 8009ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ae8 <UART_SetConfig+0xf8>)
 8009ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae6:	bf00      	nop
 8009ae8:	08009b1d 	.word	0x08009b1d
 8009aec:	08009b3d 	.word	0x08009b3d
 8009af0:	08009b3d 	.word	0x08009b3d
 8009af4:	08009b3d 	.word	0x08009b3d
 8009af8:	08009b2d 	.word	0x08009b2d
 8009afc:	08009b3d 	.word	0x08009b3d
 8009b00:	08009b3d 	.word	0x08009b3d
 8009b04:	08009b3d 	.word	0x08009b3d
 8009b08:	08009b25 	.word	0x08009b25
 8009b0c:	08009b3d 	.word	0x08009b3d
 8009b10:	08009b3d 	.word	0x08009b3d
 8009b14:	08009b3d 	.word	0x08009b3d
 8009b18:	08009b35 	.word	0x08009b35
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b22:	e0d8      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b24:	2302      	movs	r3, #2
 8009b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b2a:	e0d4      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b2c:	2304      	movs	r3, #4
 8009b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b32:	e0d0      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b34:	2308      	movs	r3, #8
 8009b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b3a:	e0cc      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b3c:	2310      	movs	r3, #16
 8009b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b42:	e0c8      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a5e      	ldr	r2, [pc, #376]	@ (8009cc4 <UART_SetConfig+0x2d4>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d125      	bne.n	8009b9a <UART_SetConfig+0x1aa>
 8009b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b58:	2b30      	cmp	r3, #48	@ 0x30
 8009b5a:	d016      	beq.n	8009b8a <UART_SetConfig+0x19a>
 8009b5c:	2b30      	cmp	r3, #48	@ 0x30
 8009b5e:	d818      	bhi.n	8009b92 <UART_SetConfig+0x1a2>
 8009b60:	2b20      	cmp	r3, #32
 8009b62:	d00a      	beq.n	8009b7a <UART_SetConfig+0x18a>
 8009b64:	2b20      	cmp	r3, #32
 8009b66:	d814      	bhi.n	8009b92 <UART_SetConfig+0x1a2>
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <UART_SetConfig+0x182>
 8009b6c:	2b10      	cmp	r3, #16
 8009b6e:	d008      	beq.n	8009b82 <UART_SetConfig+0x192>
 8009b70:	e00f      	b.n	8009b92 <UART_SetConfig+0x1a2>
 8009b72:	2300      	movs	r3, #0
 8009b74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b78:	e0ad      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b7a:	2302      	movs	r3, #2
 8009b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b80:	e0a9      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b82:	2304      	movs	r3, #4
 8009b84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b88:	e0a5      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b8a:	2308      	movs	r3, #8
 8009b8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b90:	e0a1      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b92:	2310      	movs	r3, #16
 8009b94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b98:	e09d      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a4a      	ldr	r2, [pc, #296]	@ (8009cc8 <UART_SetConfig+0x2d8>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d125      	bne.n	8009bf0 <UART_SetConfig+0x200>
 8009ba4:	4b45      	ldr	r3, [pc, #276]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009baa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bb0:	d016      	beq.n	8009be0 <UART_SetConfig+0x1f0>
 8009bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bb4:	d818      	bhi.n	8009be8 <UART_SetConfig+0x1f8>
 8009bb6:	2b80      	cmp	r3, #128	@ 0x80
 8009bb8:	d00a      	beq.n	8009bd0 <UART_SetConfig+0x1e0>
 8009bba:	2b80      	cmp	r3, #128	@ 0x80
 8009bbc:	d814      	bhi.n	8009be8 <UART_SetConfig+0x1f8>
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <UART_SetConfig+0x1d8>
 8009bc2:	2b40      	cmp	r3, #64	@ 0x40
 8009bc4:	d008      	beq.n	8009bd8 <UART_SetConfig+0x1e8>
 8009bc6:	e00f      	b.n	8009be8 <UART_SetConfig+0x1f8>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bce:	e082      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009bd0:	2302      	movs	r3, #2
 8009bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bd6:	e07e      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009bd8:	2304      	movs	r3, #4
 8009bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bde:	e07a      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009be0:	2308      	movs	r3, #8
 8009be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009be6:	e076      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009be8:	2310      	movs	r3, #16
 8009bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bee:	e072      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a35      	ldr	r2, [pc, #212]	@ (8009ccc <UART_SetConfig+0x2dc>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d12a      	bne.n	8009c50 <UART_SetConfig+0x260>
 8009bfa:	4b30      	ldr	r3, [pc, #192]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c08:	d01a      	beq.n	8009c40 <UART_SetConfig+0x250>
 8009c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c0e:	d81b      	bhi.n	8009c48 <UART_SetConfig+0x258>
 8009c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c14:	d00c      	beq.n	8009c30 <UART_SetConfig+0x240>
 8009c16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c1a:	d815      	bhi.n	8009c48 <UART_SetConfig+0x258>
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d003      	beq.n	8009c28 <UART_SetConfig+0x238>
 8009c20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c24:	d008      	beq.n	8009c38 <UART_SetConfig+0x248>
 8009c26:	e00f      	b.n	8009c48 <UART_SetConfig+0x258>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c2e:	e052      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c30:	2302      	movs	r3, #2
 8009c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c36:	e04e      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c38:	2304      	movs	r3, #4
 8009c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c3e:	e04a      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c40:	2308      	movs	r3, #8
 8009c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c46:	e046      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c48:	2310      	movs	r3, #16
 8009c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c4e:	e042      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a17      	ldr	r2, [pc, #92]	@ (8009cb4 <UART_SetConfig+0x2c4>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d13a      	bne.n	8009cd0 <UART_SetConfig+0x2e0>
 8009c5a:	4b18      	ldr	r3, [pc, #96]	@ (8009cbc <UART_SetConfig+0x2cc>)
 8009c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c68:	d01a      	beq.n	8009ca0 <UART_SetConfig+0x2b0>
 8009c6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c6e:	d81b      	bhi.n	8009ca8 <UART_SetConfig+0x2b8>
 8009c70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c74:	d00c      	beq.n	8009c90 <UART_SetConfig+0x2a0>
 8009c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c7a:	d815      	bhi.n	8009ca8 <UART_SetConfig+0x2b8>
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d003      	beq.n	8009c88 <UART_SetConfig+0x298>
 8009c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c84:	d008      	beq.n	8009c98 <UART_SetConfig+0x2a8>
 8009c86:	e00f      	b.n	8009ca8 <UART_SetConfig+0x2b8>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c8e:	e022      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c90:	2302      	movs	r3, #2
 8009c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c96:	e01e      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009c98:	2304      	movs	r3, #4
 8009c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c9e:	e01a      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ca0:	2308      	movs	r3, #8
 8009ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ca6:	e016      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009ca8:	2310      	movs	r3, #16
 8009caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009cae:	e012      	b.n	8009cd6 <UART_SetConfig+0x2e6>
 8009cb0:	efff69f3 	.word	0xefff69f3
 8009cb4:	40008000 	.word	0x40008000
 8009cb8:	40013800 	.word	0x40013800
 8009cbc:	40021000 	.word	0x40021000
 8009cc0:	40004400 	.word	0x40004400
 8009cc4:	40004800 	.word	0x40004800
 8009cc8:	40004c00 	.word	0x40004c00
 8009ccc:	40005000 	.word	0x40005000
 8009cd0:	2310      	movs	r3, #16
 8009cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a9f      	ldr	r2, [pc, #636]	@ (8009f58 <UART_SetConfig+0x568>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d17a      	bne.n	8009dd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009ce4:	2b08      	cmp	r3, #8
 8009ce6:	d824      	bhi.n	8009d32 <UART_SetConfig+0x342>
 8009ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8009cf0 <UART_SetConfig+0x300>)
 8009cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cee:	bf00      	nop
 8009cf0:	08009d15 	.word	0x08009d15
 8009cf4:	08009d33 	.word	0x08009d33
 8009cf8:	08009d1d 	.word	0x08009d1d
 8009cfc:	08009d33 	.word	0x08009d33
 8009d00:	08009d23 	.word	0x08009d23
 8009d04:	08009d33 	.word	0x08009d33
 8009d08:	08009d33 	.word	0x08009d33
 8009d0c:	08009d33 	.word	0x08009d33
 8009d10:	08009d2b 	.word	0x08009d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d14:	f7fc feaa 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8009d18:	61f8      	str	r0, [r7, #28]
        break;
 8009d1a:	e010      	b.n	8009d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8009f5c <UART_SetConfig+0x56c>)
 8009d1e:	61fb      	str	r3, [r7, #28]
        break;
 8009d20:	e00d      	b.n	8009d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d22:	f7fc fe0b 	bl	800693c <HAL_RCC_GetSysClockFreq>
 8009d26:	61f8      	str	r0, [r7, #28]
        break;
 8009d28:	e009      	b.n	8009d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d2e:	61fb      	str	r3, [r7, #28]
        break;
 8009d30:	e005      	b.n	8009d3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009d32:	2300      	movs	r3, #0
 8009d34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009d3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	f000 80fb 	beq.w	8009f3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	685a      	ldr	r2, [r3, #4]
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	005b      	lsls	r3, r3, #1
 8009d4e:	4413      	add	r3, r2
 8009d50:	69fa      	ldr	r2, [r7, #28]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d305      	bcc.n	8009d62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009d5c:	69fa      	ldr	r2, [r7, #28]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d903      	bls.n	8009d6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009d62:	2301      	movs	r3, #1
 8009d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009d68:	e0e8      	b.n	8009f3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	461c      	mov	r4, r3
 8009d70:	4615      	mov	r5, r2
 8009d72:	f04f 0200 	mov.w	r2, #0
 8009d76:	f04f 0300 	mov.w	r3, #0
 8009d7a:	022b      	lsls	r3, r5, #8
 8009d7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009d80:	0222      	lsls	r2, r4, #8
 8009d82:	68f9      	ldr	r1, [r7, #12]
 8009d84:	6849      	ldr	r1, [r1, #4]
 8009d86:	0849      	lsrs	r1, r1, #1
 8009d88:	2000      	movs	r0, #0
 8009d8a:	4688      	mov	r8, r1
 8009d8c:	4681      	mov	r9, r0
 8009d8e:	eb12 0a08 	adds.w	sl, r2, r8
 8009d92:	eb43 0b09 	adc.w	fp, r3, r9
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	603b      	str	r3, [r7, #0]
 8009d9e:	607a      	str	r2, [r7, #4]
 8009da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009da4:	4650      	mov	r0, sl
 8009da6:	4659      	mov	r1, fp
 8009da8:	f7f6 fa6a 	bl	8000280 <__aeabi_uldivmod>
 8009dac:	4602      	mov	r2, r0
 8009dae:	460b      	mov	r3, r1
 8009db0:	4613      	mov	r3, r2
 8009db2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dba:	d308      	bcc.n	8009dce <UART_SetConfig+0x3de>
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dc2:	d204      	bcs.n	8009dce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	69ba      	ldr	r2, [r7, #24]
 8009dca:	60da      	str	r2, [r3, #12]
 8009dcc:	e0b6      	b.n	8009f3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009dd4:	e0b2      	b.n	8009f3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	69db      	ldr	r3, [r3, #28]
 8009dda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009dde:	d15e      	bne.n	8009e9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009de0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d828      	bhi.n	8009e3a <UART_SetConfig+0x44a>
 8009de8:	a201      	add	r2, pc, #4	@ (adr r2, 8009df0 <UART_SetConfig+0x400>)
 8009dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dee:	bf00      	nop
 8009df0:	08009e15 	.word	0x08009e15
 8009df4:	08009e1d 	.word	0x08009e1d
 8009df8:	08009e25 	.word	0x08009e25
 8009dfc:	08009e3b 	.word	0x08009e3b
 8009e00:	08009e2b 	.word	0x08009e2b
 8009e04:	08009e3b 	.word	0x08009e3b
 8009e08:	08009e3b 	.word	0x08009e3b
 8009e0c:	08009e3b 	.word	0x08009e3b
 8009e10:	08009e33 	.word	0x08009e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e14:	f7fc fe2a 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8009e18:	61f8      	str	r0, [r7, #28]
        break;
 8009e1a:	e014      	b.n	8009e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e1c:	f7fc fe3c 	bl	8006a98 <HAL_RCC_GetPCLK2Freq>
 8009e20:	61f8      	str	r0, [r7, #28]
        break;
 8009e22:	e010      	b.n	8009e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e24:	4b4d      	ldr	r3, [pc, #308]	@ (8009f5c <UART_SetConfig+0x56c>)
 8009e26:	61fb      	str	r3, [r7, #28]
        break;
 8009e28:	e00d      	b.n	8009e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e2a:	f7fc fd87 	bl	800693c <HAL_RCC_GetSysClockFreq>
 8009e2e:	61f8      	str	r0, [r7, #28]
        break;
 8009e30:	e009      	b.n	8009e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e36:	61fb      	str	r3, [r7, #28]
        break;
 8009e38:	e005      	b.n	8009e46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009e44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d077      	beq.n	8009f3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	005a      	lsls	r2, r3, #1
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	085b      	lsrs	r3, r3, #1
 8009e56:	441a      	add	r2, r3
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e62:	69bb      	ldr	r3, [r7, #24]
 8009e64:	2b0f      	cmp	r3, #15
 8009e66:	d916      	bls.n	8009e96 <UART_SetConfig+0x4a6>
 8009e68:	69bb      	ldr	r3, [r7, #24]
 8009e6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e6e:	d212      	bcs.n	8009e96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	f023 030f 	bic.w	r3, r3, #15
 8009e78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e7a:	69bb      	ldr	r3, [r7, #24]
 8009e7c:	085b      	lsrs	r3, r3, #1
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	f003 0307 	and.w	r3, r3, #7
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	8afb      	ldrh	r3, [r7, #22]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	8afa      	ldrh	r2, [r7, #22]
 8009e92:	60da      	str	r2, [r3, #12]
 8009e94:	e052      	b.n	8009f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009e9c:	e04e      	b.n	8009f3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009ea2:	2b08      	cmp	r3, #8
 8009ea4:	d827      	bhi.n	8009ef6 <UART_SetConfig+0x506>
 8009ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8009eac <UART_SetConfig+0x4bc>)
 8009ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eac:	08009ed1 	.word	0x08009ed1
 8009eb0:	08009ed9 	.word	0x08009ed9
 8009eb4:	08009ee1 	.word	0x08009ee1
 8009eb8:	08009ef7 	.word	0x08009ef7
 8009ebc:	08009ee7 	.word	0x08009ee7
 8009ec0:	08009ef7 	.word	0x08009ef7
 8009ec4:	08009ef7 	.word	0x08009ef7
 8009ec8:	08009ef7 	.word	0x08009ef7
 8009ecc:	08009eef 	.word	0x08009eef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ed0:	f7fc fdcc 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8009ed4:	61f8      	str	r0, [r7, #28]
        break;
 8009ed6:	e014      	b.n	8009f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ed8:	f7fc fdde 	bl	8006a98 <HAL_RCC_GetPCLK2Freq>
 8009edc:	61f8      	str	r0, [r7, #28]
        break;
 8009ede:	e010      	b.n	8009f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8009f5c <UART_SetConfig+0x56c>)
 8009ee2:	61fb      	str	r3, [r7, #28]
        break;
 8009ee4:	e00d      	b.n	8009f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ee6:	f7fc fd29 	bl	800693c <HAL_RCC_GetSysClockFreq>
 8009eea:	61f8      	str	r0, [r7, #28]
        break;
 8009eec:	e009      	b.n	8009f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ef2:	61fb      	str	r3, [r7, #28]
        break;
 8009ef4:	e005      	b.n	8009f02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009efa:	2301      	movs	r3, #1
 8009efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009f00:	bf00      	nop
    }

    if (pclk != 0U)
 8009f02:	69fb      	ldr	r3, [r7, #28]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d019      	beq.n	8009f3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	085a      	lsrs	r2, r3, #1
 8009f0e:	69fb      	ldr	r3, [r7, #28]
 8009f10:	441a      	add	r2, r3
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	2b0f      	cmp	r3, #15
 8009f20:	d909      	bls.n	8009f36 <UART_SetConfig+0x546>
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f28:	d205      	bcs.n	8009f36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	b29a      	uxth	r2, r3
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	60da      	str	r2, [r3, #12]
 8009f34:	e002      	b.n	8009f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009f36:	2301      	movs	r3, #1
 8009f38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2200      	movs	r2, #0
 8009f46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009f48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3728      	adds	r7, #40	@ 0x28
 8009f50:	46bd      	mov	sp, r7
 8009f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f56:	bf00      	nop
 8009f58:	40008000 	.word	0x40008000
 8009f5c:	00f42400 	.word	0x00f42400

08009f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b083      	sub	sp, #12
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f6c:	f003 0308 	and.w	r3, r3, #8
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00a      	beq.n	8009f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	430a      	orrs	r2, r1
 8009f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8e:	f003 0301 	and.w	r3, r3, #1
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00a      	beq.n	8009fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	430a      	orrs	r2, r1
 8009faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb0:	f003 0302 	and.w	r3, r3, #2
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d00a      	beq.n	8009fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	430a      	orrs	r2, r1
 8009fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd2:	f003 0304 	and.w	r3, r3, #4
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00a      	beq.n	8009ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	430a      	orrs	r2, r1
 8009fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff4:	f003 0310 	and.w	r3, r3, #16
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d00a      	beq.n	800a012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a016:	f003 0320 	and.w	r3, r3, #32
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00a      	beq.n	800a034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	430a      	orrs	r2, r1
 800a032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d01a      	beq.n	800a076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	430a      	orrs	r2, r1
 800a054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a05a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a05e:	d10a      	bne.n	800a076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	430a      	orrs	r2, r1
 800a074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00a      	beq.n	800a098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	430a      	orrs	r2, r1
 800a096:	605a      	str	r2, [r3, #4]
  }
}
 800a098:	bf00      	nop
 800a09a:	370c      	adds	r7, #12
 800a09c:	46bd      	mov	sp, r7
 800a09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a2:	4770      	bx	lr

0800a0a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b098      	sub	sp, #96	@ 0x60
 800a0a8:	af02      	add	r7, sp, #8
 800a0aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0b4:	f7fa f92a 	bl	800430c <HAL_GetTick>
 800a0b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 0308 	and.w	r3, r3, #8
 800a0c4:	2b08      	cmp	r3, #8
 800a0c6:	d12e      	bne.n	800a126 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 f88c 	bl	800a1f4 <UART_WaitOnFlagUntilTimeout>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d021      	beq.n	800a126 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ea:	e853 3f00 	ldrex	r3, [r3]
 800a0ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a0f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a100:	647b      	str	r3, [r7, #68]	@ 0x44
 800a102:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a104:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a106:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a108:	e841 2300 	strex	r3, r2, [r1]
 800a10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a110:	2b00      	cmp	r3, #0
 800a112:	d1e6      	bne.n	800a0e2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2220      	movs	r2, #32
 800a118:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a122:	2303      	movs	r3, #3
 800a124:	e062      	b.n	800a1ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f003 0304 	and.w	r3, r3, #4
 800a130:	2b04      	cmp	r3, #4
 800a132:	d149      	bne.n	800a1c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a138:	9300      	str	r3, [sp, #0]
 800a13a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a13c:	2200      	movs	r2, #0
 800a13e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 f856 	bl	800a1f4 <UART_WaitOnFlagUntilTimeout>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d03c      	beq.n	800a1c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a156:	e853 3f00 	ldrex	r3, [r3]
 800a15a:	623b      	str	r3, [r7, #32]
   return(result);
 800a15c:	6a3b      	ldr	r3, [r7, #32]
 800a15e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	461a      	mov	r2, r3
 800a16a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a16c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a16e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a170:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a174:	e841 2300 	strex	r3, r2, [r1]
 800a178:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1e6      	bne.n	800a14e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	3308      	adds	r3, #8
 800a186:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	e853 3f00 	ldrex	r3, [r3]
 800a18e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f023 0301 	bic.w	r3, r3, #1
 800a196:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	3308      	adds	r3, #8
 800a19e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1a0:	61fa      	str	r2, [r7, #28]
 800a1a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a4:	69b9      	ldr	r1, [r7, #24]
 800a1a6:	69fa      	ldr	r2, [r7, #28]
 800a1a8:	e841 2300 	strex	r3, r2, [r1]
 800a1ac:	617b      	str	r3, [r7, #20]
   return(result);
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1e5      	bne.n	800a180 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2220      	movs	r2, #32
 800a1b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e011      	b.n	800a1ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2220      	movs	r2, #32
 800a1d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3758      	adds	r7, #88	@ 0x58
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	603b      	str	r3, [r7, #0]
 800a200:	4613      	mov	r3, r2
 800a202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a204:	e04f      	b.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a20c:	d04b      	beq.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a20e:	f7fa f87d 	bl	800430c <HAL_GetTick>
 800a212:	4602      	mov	r2, r0
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	69ba      	ldr	r2, [r7, #24]
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d302      	bcc.n	800a224 <UART_WaitOnFlagUntilTimeout+0x30>
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d101      	bne.n	800a228 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a224:	2303      	movs	r3, #3
 800a226:	e04e      	b.n	800a2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f003 0304 	and.w	r3, r3, #4
 800a232:	2b00      	cmp	r3, #0
 800a234:	d037      	beq.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	2b80      	cmp	r3, #128	@ 0x80
 800a23a:	d034      	beq.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	2b40      	cmp	r3, #64	@ 0x40
 800a240:	d031      	beq.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	69db      	ldr	r3, [r3, #28]
 800a248:	f003 0308 	and.w	r3, r3, #8
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d110      	bne.n	800a272 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	2208      	movs	r2, #8
 800a256:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a258:	68f8      	ldr	r0, [r7, #12]
 800a25a:	f000 f838 	bl	800a2ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2208      	movs	r2, #8
 800a262:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2200      	movs	r2, #0
 800a26a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e029      	b.n	800a2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	69db      	ldr	r3, [r3, #28]
 800a278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a27c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a280:	d111      	bne.n	800a2a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a28a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f000 f81e 	bl	800a2ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2220      	movs	r2, #32
 800a296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a2a2:	2303      	movs	r3, #3
 800a2a4:	e00f      	b.n	800a2c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	69da      	ldr	r2, [r3, #28]
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	4013      	ands	r3, r2
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	bf0c      	ite	eq
 800a2b6:	2301      	moveq	r3, #1
 800a2b8:	2300      	movne	r3, #0
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	461a      	mov	r2, r3
 800a2be:	79fb      	ldrb	r3, [r7, #7]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d0a0      	beq.n	800a206 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2ce:	b480      	push	{r7}
 800a2d0:	b095      	sub	sp, #84	@ 0x54
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2de:	e853 3f00 	ldrex	r3, [r3]
 800a2e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2f4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2fc:	e841 2300 	strex	r3, r2, [r1]
 800a300:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1e6      	bne.n	800a2d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	3308      	adds	r3, #8
 800a30e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a310:	6a3b      	ldr	r3, [r7, #32]
 800a312:	e853 3f00 	ldrex	r3, [r3]
 800a316:	61fb      	str	r3, [r7, #28]
   return(result);
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	f023 0301 	bic.w	r3, r3, #1
 800a31e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	3308      	adds	r3, #8
 800a326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a328:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a32a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a32e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a330:	e841 2300 	strex	r3, r2, [r1]
 800a334:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e5      	bne.n	800a308 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a340:	2b01      	cmp	r3, #1
 800a342:	d118      	bne.n	800a376 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	e853 3f00 	ldrex	r3, [r3]
 800a350:	60bb      	str	r3, [r7, #8]
   return(result);
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	f023 0310 	bic.w	r3, r3, #16
 800a358:	647b      	str	r3, [r7, #68]	@ 0x44
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	461a      	mov	r2, r3
 800a360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a362:	61bb      	str	r3, [r7, #24]
 800a364:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a366:	6979      	ldr	r1, [r7, #20]
 800a368:	69ba      	ldr	r2, [r7, #24]
 800a36a:	e841 2300 	strex	r3, r2, [r1]
 800a36e:	613b      	str	r3, [r7, #16]
   return(result);
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d1e6      	bne.n	800a344 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2220      	movs	r2, #32
 800a37a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2200      	movs	r2, #0
 800a382:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2200      	movs	r2, #0
 800a388:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a38a:	bf00      	nop
 800a38c:	3754      	adds	r7, #84	@ 0x54
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a396:	b084      	sub	sp, #16
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	f107 001c 	add.w	r0, r7, #28
 800a3a4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	68db      	ldr	r3, [r3, #12]
 800a3ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 fa69 	bl	800a88c <USB_CoreReset>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a3be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d106      	bne.n	800a3d4 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	639a      	str	r2, [r3, #56]	@ 0x38
 800a3d2:	e005      	b.n	800a3e0 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a3e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3710      	adds	r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3ec:	b004      	add	sp, #16
 800a3ee:	4770      	bx	lr

0800a3f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	f023 0201 	bic.w	r2, r3, #1
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b084      	sub	sp, #16
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	460b      	mov	r3, r1
 800a41c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a41e:	2300      	movs	r3, #0
 800a420:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	68db      	ldr	r3, [r3, #12]
 800a426:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	2b01      	cmp	r3, #1
 800a432:	d115      	bne.n	800a460 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a440:	200a      	movs	r0, #10
 800a442:	f7f9 ff6f 	bl	8004324 <HAL_Delay>
      ms += 10U;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	330a      	adds	r3, #10
 800a44a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fa0f 	bl	800a870 <USB_GetMode>
 800a452:	4603      	mov	r3, r0
 800a454:	2b01      	cmp	r3, #1
 800a456:	d01e      	beq.n	800a496 <USB_SetCurrentMode+0x84>
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a45c:	d9f0      	bls.n	800a440 <USB_SetCurrentMode+0x2e>
 800a45e:	e01a      	b.n	800a496 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d115      	bne.n	800a492 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a472:	200a      	movs	r0, #10
 800a474:	f7f9 ff56 	bl	8004324 <HAL_Delay>
      ms += 10U;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	330a      	adds	r3, #10
 800a47c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f9f6 	bl	800a870 <USB_GetMode>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d005      	beq.n	800a496 <USB_SetCurrentMode+0x84>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2bc7      	cmp	r3, #199	@ 0xc7
 800a48e:	d9f0      	bls.n	800a472 <USB_SetCurrentMode+0x60>
 800a490:	e001      	b.n	800a496 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	e005      	b.n	800a4a2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2bc8      	cmp	r3, #200	@ 0xc8
 800a49a:	d101      	bne.n	800a4a0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	e000      	b.n	800a4a2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
	...

0800a4ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4ac:	b084      	sub	sp, #16
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b086      	sub	sp, #24
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a4ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	613b      	str	r3, [r7, #16]
 800a4ca:	e009      	b.n	800a4e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	3340      	adds	r3, #64	@ 0x40
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	613b      	str	r3, [r7, #16]
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	2b0e      	cmp	r3, #14
 800a4e4:	d9f2      	bls.n	800a4cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a4e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d11c      	bne.n	800a528 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	68fa      	ldr	r2, [r7, #12]
 800a4f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4fc:	f043 0302 	orr.w	r3, r3, #2
 800a500:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a506:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	e005      	b.n	800a534 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a52c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a53a:	461a      	mov	r2, r3
 800a53c:	2300      	movs	r3, #0
 800a53e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a540:	2103      	movs	r1, #3
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f000 f95a 	bl	800a7fc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a548:	2110      	movs	r1, #16
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f000 f8f6 	bl	800a73c <USB_FlushTxFifo>
 800a550:	4603      	mov	r3, r0
 800a552:	2b00      	cmp	r3, #0
 800a554:	d001      	beq.n	800a55a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a556:	2301      	movs	r3, #1
 800a558:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f920 	bl	800a7a0 <USB_FlushRxFifo>
 800a560:	4603      	mov	r3, r0
 800a562:	2b00      	cmp	r3, #0
 800a564:	d001      	beq.n	800a56a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a566:	2301      	movs	r3, #1
 800a568:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a570:	461a      	mov	r2, r3
 800a572:	2300      	movs	r3, #0
 800a574:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a57c:	461a      	mov	r2, r3
 800a57e:	2300      	movs	r3, #0
 800a580:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a588:	461a      	mov	r2, r3
 800a58a:	2300      	movs	r3, #0
 800a58c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a58e:	2300      	movs	r3, #0
 800a590:	613b      	str	r3, [r7, #16]
 800a592:	e043      	b.n	800a61c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	015a      	lsls	r2, r3, #5
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	4413      	add	r3, r2
 800a59c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5aa:	d118      	bne.n	800a5de <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10a      	bne.n	800a5c8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	015a      	lsls	r2, r3, #5
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5be:	461a      	mov	r2, r3
 800a5c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a5c4:	6013      	str	r3, [r2, #0]
 800a5c6:	e013      	b.n	800a5f0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	015a      	lsls	r2, r3, #5
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a5da:	6013      	str	r3, [r2, #0]
 800a5dc:	e008      	b.n	800a5f0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	015a      	lsls	r2, r3, #5
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	015a      	lsls	r2, r3, #5
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	4413      	add	r3, r2
 800a5f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	2300      	movs	r3, #0
 800a600:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	015a      	lsls	r2, r3, #5
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	4413      	add	r3, r2
 800a60a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a60e:	461a      	mov	r2, r3
 800a610:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a614:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	3301      	adds	r3, #1
 800a61a:	613b      	str	r3, [r7, #16]
 800a61c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a620:	461a      	mov	r2, r3
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	4293      	cmp	r3, r2
 800a626:	d3b5      	bcc.n	800a594 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a628:	2300      	movs	r3, #0
 800a62a:	613b      	str	r3, [r7, #16]
 800a62c:	e043      	b.n	800a6b6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	015a      	lsls	r2, r3, #5
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	4413      	add	r3, r2
 800a636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a644:	d118      	bne.n	800a678 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10a      	bne.n	800a662 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	015a      	lsls	r2, r3, #5
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	4413      	add	r3, r2
 800a654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a658:	461a      	mov	r2, r3
 800a65a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	e013      	b.n	800a68a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	015a      	lsls	r2, r3, #5
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	4413      	add	r3, r2
 800a66a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a66e:	461a      	mov	r2, r3
 800a670:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a674:	6013      	str	r3, [r2, #0]
 800a676:	e008      	b.n	800a68a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a684:	461a      	mov	r2, r3
 800a686:	2300      	movs	r3, #0
 800a688:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	015a      	lsls	r2, r3, #5
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	4413      	add	r3, r2
 800a692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a696:	461a      	mov	r2, r3
 800a698:	2300      	movs	r3, #0
 800a69a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	015a      	lsls	r2, r3, #5
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a6ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	613b      	str	r3, [r7, #16]
 800a6b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d3b5      	bcc.n	800a62e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6c8:	691b      	ldr	r3, [r3, #16]
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a6d4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a6e2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	699b      	ldr	r3, [r3, #24]
 800a6e8:	f043 0210 	orr.w	r2, r3, #16
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	699a      	ldr	r2, [r3, #24]
 800a6f4:	4b10      	ldr	r3, [pc, #64]	@ (800a738 <USB_DevInit+0x28c>)
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a6fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a700:	2b00      	cmp	r3, #0
 800a702:	d005      	beq.n	800a710 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	f043 0208 	orr.w	r2, r3, #8
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a710:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a714:	2b01      	cmp	r3, #1
 800a716:	d107      	bne.n	800a728 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a720:	f043 0304 	orr.w	r3, r3, #4
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a728:	7dfb      	ldrb	r3, [r7, #23]
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3718      	adds	r7, #24
 800a72e:	46bd      	mov	sp, r7
 800a730:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a734:	b004      	add	sp, #16
 800a736:	4770      	bx	lr
 800a738:	803c3800 	.word	0x803c3800

0800a73c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b085      	sub	sp, #20
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a746:	2300      	movs	r3, #0
 800a748:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	3301      	adds	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a756:	d901      	bls.n	800a75c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a758:	2303      	movs	r3, #3
 800a75a:	e01b      	b.n	800a794 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	691b      	ldr	r3, [r3, #16]
 800a760:	2b00      	cmp	r3, #0
 800a762:	daf2      	bge.n	800a74a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a764:	2300      	movs	r3, #0
 800a766:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	019b      	lsls	r3, r3, #6
 800a76c:	f043 0220 	orr.w	r2, r3, #32
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	3301      	adds	r3, #1
 800a778:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a780:	d901      	bls.n	800a786 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a782:	2303      	movs	r3, #3
 800a784:	e006      	b.n	800a794 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	691b      	ldr	r3, [r3, #16]
 800a78a:	f003 0320 	and.w	r3, r3, #32
 800a78e:	2b20      	cmp	r3, #32
 800a790:	d0f0      	beq.n	800a774 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3714      	adds	r7, #20
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7b8:	d901      	bls.n	800a7be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e018      	b.n	800a7f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	691b      	ldr	r3, [r3, #16]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	daf2      	bge.n	800a7ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2210      	movs	r2, #16
 800a7ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7dc:	d901      	bls.n	800a7e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a7de:	2303      	movs	r3, #3
 800a7e0:	e006      	b.n	800a7f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	691b      	ldr	r3, [r3, #16]
 800a7e6:	f003 0310 	and.w	r3, r3, #16
 800a7ea:	2b10      	cmp	r3, #16
 800a7ec:	d0f0      	beq.n	800a7d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	78fb      	ldrb	r3, [r7, #3]
 800a816:	68f9      	ldr	r1, [r7, #12]
 800a818:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a81c:	4313      	orrs	r3, r2
 800a81e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3714      	adds	r7, #20
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a82e:	b480      	push	{r7}
 800a830:	b085      	sub	sp, #20
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	68fa      	ldr	r2, [r7, #12]
 800a844:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a848:	f023 0303 	bic.w	r3, r3, #3
 800a84c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	68fa      	ldr	r2, [r7, #12]
 800a858:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a85c:	f043 0302 	orr.w	r3, r3, #2
 800a860:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	3714      	adds	r7, #20
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a870:	b480      	push	{r7}
 800a872:	b083      	sub	sp, #12
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	695b      	ldr	r3, [r3, #20]
 800a87c:	f003 0301 	and.w	r3, r3, #1
}
 800a880:	4618      	mov	r0, r3
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a894:	2300      	movs	r3, #0
 800a896:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	3301      	adds	r3, #1
 800a89c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8a4:	d901      	bls.n	800a8aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a8a6:	2303      	movs	r3, #3
 800a8a8:	e022      	b.n	800a8f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	daf2      	bge.n	800a898 <USB_CoreReset+0xc>

  count = 10U;
 800a8b2:	230a      	movs	r3, #10
 800a8b4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a8b6:	e002      	b.n	800a8be <USB_CoreReset+0x32>
  {
    count--;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1f9      	bne.n	800a8b8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	691b      	ldr	r3, [r3, #16]
 800a8c8:	f043 0201 	orr.w	r2, r3, #1
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a8dc:	d901      	bls.n	800a8e2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e006      	b.n	800a8f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	f003 0301 	and.w	r3, r3, #1
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d0f0      	beq.n	800a8d0 <USB_CoreReset+0x44>

  return HAL_OK;
 800a8ee:	2300      	movs	r3, #0
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3714      	adds	r7, #20
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr

0800a8fc <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b08a      	sub	sp, #40	@ 0x28
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800a90c:	2300      	movs	r3, #0
 800a90e:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800a910:	2300      	movs	r3, #0
 800a912:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d106      	bne.n	800a928 <sendMessageVector+0x2c>
 800a91a:	4b6a      	ldr	r3, [pc, #424]	@ (800aac4 <sendMessageVector+0x1c8>)
 800a91c:	4a6a      	ldr	r2, [pc, #424]	@ (800aac8 <sendMessageVector+0x1cc>)
 800a91e:	f240 3116 	movw	r1, #790	@ 0x316
 800a922:	486a      	ldr	r0, [pc, #424]	@ (800aacc <sendMessageVector+0x1d0>)
 800a924:	f007 f878 	bl	8011a18 <__assert_func>
    assert( pIoVec != NULL );
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d106      	bne.n	800a93c <sendMessageVector+0x40>
 800a92e:	4b68      	ldr	r3, [pc, #416]	@ (800aad0 <sendMessageVector+0x1d4>)
 800a930:	4a65      	ldr	r2, [pc, #404]	@ (800aac8 <sendMessageVector+0x1cc>)
 800a932:	f240 3117 	movw	r1, #791	@ 0x317
 800a936:	4865      	ldr	r0, [pc, #404]	@ (800aacc <sendMessageVector+0x1d0>)
 800a938:	f007 f86e 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a940:	2b00      	cmp	r3, #0
 800a942:	d106      	bne.n	800a952 <sendMessageVector+0x56>
 800a944:	4b63      	ldr	r3, [pc, #396]	@ (800aad4 <sendMessageVector+0x1d8>)
 800a946:	4a60      	ldr	r2, [pc, #384]	@ (800aac8 <sendMessageVector+0x1cc>)
 800a948:	f44f 7146 	mov.w	r1, #792	@ 0x318
 800a94c:	485f      	ldr	r0, [pc, #380]	@ (800aacc <sendMessageVector+0x1d0>)
 800a94e:	f007 f863 	bl	8011a18 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	695b      	ldr	r3, [r3, #20]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d106      	bne.n	800a968 <sendMessageVector+0x6c>
 800a95a:	4b5f      	ldr	r3, [pc, #380]	@ (800aad8 <sendMessageVector+0x1dc>)
 800a95c:	4a5a      	ldr	r2, [pc, #360]	@ (800aac8 <sendMessageVector+0x1cc>)
 800a95e:	f240 311a 	movw	r1, #794	@ 0x31a
 800a962:	485a      	ldr	r0, [pc, #360]	@ (800aacc <sendMessageVector+0x1d0>)
 800a964:	f007 f858 	bl	8011a18 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	623b      	str	r3, [r7, #32]
 800a96c:	e007      	b.n	800a97e <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	685b      	ldr	r3, [r3, #4]
 800a972:	69ba      	ldr	r2, [r7, #24]
 800a974:	4413      	add	r3, r2
 800a976:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a978:	6a3b      	ldr	r3, [r7, #32]
 800a97a:	3308      	adds	r3, #8
 800a97c:	623b      	str	r3, [r7, #32]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a984:	3b01      	subs	r3, #1
 800a986:	00db      	lsls	r3, r3, #3
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	4413      	add	r3, r2
 800a98c:	6a3a      	ldr	r2, [r7, #32]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d9ed      	bls.n	800a96e <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a99a:	4798      	blx	r3
 800a99c:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a99e:	e082      	b.n	800aaa6 <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	699b      	ldr	r3, [r3, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d008      	beq.n	800a9ba <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	699b      	ldr	r3, [r3, #24]
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	69d0      	ldr	r0, [r2, #28]
 800a9b0:	69fa      	ldr	r2, [r7, #28]
 800a9b2:	6a39      	ldr	r1, [r7, #32]
 800a9b4:	4798      	blx	r3
 800a9b6:	6278      	str	r0, [r7, #36]	@ 0x24
 800a9b8:	e009      	b.n	800a9ce <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	695b      	ldr	r3, [r3, #20]
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	69d0      	ldr	r0, [r2, #28]
 800a9c2:	6a3a      	ldr	r2, [r7, #32]
 800a9c4:	6811      	ldr	r1, [r2, #0]
 800a9c6:	6a3a      	ldr	r2, [r7, #32]
 800a9c8:	6852      	ldr	r2, [r2, #4]
 800a9ca:	4798      	blx	r3
 800a9cc:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800a9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	dd17      	ble.n	800aa04 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800a9d4:	69ba      	ldr	r2, [r7, #24]
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	dd06      	ble.n	800a9ee <sendMessageVector+0xf2>
 800a9e0:	4b3e      	ldr	r3, [pc, #248]	@ (800aadc <sendMessageVector+0x1e0>)
 800a9e2:	4a39      	ldr	r2, [pc, #228]	@ (800aac8 <sendMessageVector+0x1cc>)
 800a9e4:	f240 313b 	movw	r1, #827	@ 0x33b
 800a9e8:	4838      	ldr	r0, [pc, #224]	@ (800aacc <sendMessageVector+0x1d0>)
 800a9ea:	f007 f815 	bl	8011a18 <__assert_func>

            bytesSentOrError += sendResult;
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f2:	4413      	add	r3, r2
 800a9f4:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fa:	4798      	blx	r3
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	635a      	str	r2, [r3, #52]	@ 0x34
 800aa02:	e00d      	b.n	800aa20 <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800aa04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	da0a      	bge.n	800aa20 <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0c:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d103      	bne.n	800aa20 <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2202      	movs	r2, #2
 800aa1c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa24:	4798      	blx	r3
 800aa26:	4603      	mov	r3, r0
 800aa28:	6939      	ldr	r1, [r7, #16]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 f8f2 	bl	800ac14 <calculateElapsedTime>
 800aa30:	4603      	mov	r3, r0
 800aa32:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d83e      	bhi.n	800aab8 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800aa3a:	e00b      	b.n	800aa54 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa44:	1a9b      	subs	r3, r3, r2
 800aa46:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800aa48:	6a3b      	ldr	r3, [r7, #32]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	3b01      	subs	r3, #1
 800aa52:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	00db      	lsls	r3, r3, #3
 800aa5e:	68ba      	ldr	r2, [r7, #8]
 800aa60:	4413      	add	r3, r2
 800aa62:	6a3a      	ldr	r2, [r7, #32]
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d805      	bhi.n	800aa74 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800aa68:	6a3b      	ldr	r3, [r7, #32]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800aa6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa70:	4293      	cmp	r3, r2
 800aa72:	dae3      	bge.n	800aa3c <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 800aa74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	dd15      	ble.n	800aaa6 <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800aa80:	3b01      	subs	r3, #1
 800aa82:	00db      	lsls	r3, r3, #3
 800aa84:	68ba      	ldr	r2, [r7, #8]
 800aa86:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800aa88:	6a3a      	ldr	r2, [r7, #32]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d80b      	bhi.n	800aaa6 <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800aa8e:	6a3b      	ldr	r3, [r7, #32]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa94:	441a      	add	r2, r3
 800aa96:	6a3b      	ldr	r3, [r7, #32]
 800aa98:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800aa9a:	6a3b      	ldr	r3, [r7, #32]
 800aa9c:	685a      	ldr	r2, [r3, #4]
 800aa9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa0:	1ad2      	subs	r2, r2, r3
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800aaa6:	69bb      	ldr	r3, [r7, #24]
 800aaa8:	697a      	ldr	r2, [r7, #20]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	da05      	bge.n	800aaba <sendMessageVector+0x1be>
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f6bf af75 	bge.w	800a9a0 <sendMessageVector+0xa4>
 800aab6:	e000      	b.n	800aaba <sendMessageVector+0x1be>
            break;
 800aab8:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800aaba:	697b      	ldr	r3, [r7, #20]
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3728      	adds	r7, #40	@ 0x28
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	08013ce4 	.word	0x08013ce4
 800aac8:	080147fc 	.word	0x080147fc
 800aacc:	08013c08 	.word	0x08013c08
 800aad0:	08013cf8 	.word	0x08013cf8
 800aad4:	08013d08 	.word	0x08013d08
 800aad8:	08013d24 	.word	0x08013d24
 800aadc:	08013d50 	.word	0x08013d50

0800aae0 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b088      	sub	sp, #32
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 800aaec:	2300      	movs	r3, #0
 800aaee:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d106      	bne.n	800ab08 <sendBuffer+0x28>
 800aafa:	4b3f      	ldr	r3, [pc, #252]	@ (800abf8 <sendBuffer+0x118>)
 800aafc:	4a3f      	ldr	r2, [pc, #252]	@ (800abfc <sendBuffer+0x11c>)
 800aafe:	f240 3181 	movw	r1, #897	@ 0x381
 800ab02:	483f      	ldr	r0, [pc, #252]	@ (800ac00 <sendBuffer+0x120>)
 800ab04:	f006 ff88 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d106      	bne.n	800ab1e <sendBuffer+0x3e>
 800ab10:	4b3c      	ldr	r3, [pc, #240]	@ (800ac04 <sendBuffer+0x124>)
 800ab12:	4a3a      	ldr	r2, [pc, #232]	@ (800abfc <sendBuffer+0x11c>)
 800ab14:	f240 3182 	movw	r1, #898	@ 0x382
 800ab18:	4839      	ldr	r0, [pc, #228]	@ (800ac00 <sendBuffer+0x120>)
 800ab1a:	f006 ff7d 	bl	8011a18 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	695b      	ldr	r3, [r3, #20]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d106      	bne.n	800ab34 <sendBuffer+0x54>
 800ab26:	4b38      	ldr	r3, [pc, #224]	@ (800ac08 <sendBuffer+0x128>)
 800ab28:	4a34      	ldr	r2, [pc, #208]	@ (800abfc <sendBuffer+0x11c>)
 800ab2a:	f240 3183 	movw	r1, #899	@ 0x383
 800ab2e:	4834      	ldr	r0, [pc, #208]	@ (800ac00 <sendBuffer+0x120>)
 800ab30:	f006 ff72 	bl	8011a18 <__assert_func>
    assert( pIndex != NULL );
 800ab34:	69bb      	ldr	r3, [r7, #24]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d106      	bne.n	800ab48 <sendBuffer+0x68>
 800ab3a:	4b34      	ldr	r3, [pc, #208]	@ (800ac0c <sendBuffer+0x12c>)
 800ab3c:	4a2f      	ldr	r2, [pc, #188]	@ (800abfc <sendBuffer+0x11c>)
 800ab3e:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800ab42:	482f      	ldr	r0, [pc, #188]	@ (800ac00 <sendBuffer+0x120>)
 800ab44:	f006 ff68 	bl	8011a18 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab4c:	4798      	blx	r3
 800ab4e:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800ab50:	e043      	b.n	800abda <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	68fa      	ldr	r2, [r7, #12]
 800ab58:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800ab5a:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800ab5c:	6879      	ldr	r1, [r7, #4]
 800ab5e:	1a8a      	subs	r2, r1, r2
 800ab60:	69b9      	ldr	r1, [r7, #24]
 800ab62:	4798      	blx	r3
 800ab64:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	dd1b      	ble.n	800aba4 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800ab6c:	687a      	ldr	r2, [r7, #4]
 800ab6e:	69fb      	ldr	r3, [r7, #28]
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	dd06      	ble.n	800ab86 <sendBuffer+0xa6>
 800ab78:	4b25      	ldr	r3, [pc, #148]	@ (800ac10 <sendBuffer+0x130>)
 800ab7a:	4a20      	ldr	r2, [pc, #128]	@ (800abfc <sendBuffer+0x11c>)
 800ab7c:	f240 3193 	movw	r1, #915	@ 0x393
 800ab80:	481f      	ldr	r0, [pc, #124]	@ (800ac00 <sendBuffer+0x120>)
 800ab82:	f006 ff49 	bl	8011a18 <__assert_func>

            bytesSentOrError += sendResult;
 800ab86:	69fa      	ldr	r2, [r7, #28]
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	69ba      	ldr	r2, [r7, #24]
 800ab92:	4413      	add	r3, r2
 800ab94:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab9a:	4798      	blx	r3
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	635a      	str	r2, [r3, #52]	@ 0x34
 800aba2:	e00d      	b.n	800abc0 <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	da0a      	bge.n	800abc0 <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d103      	bne.n	800abc0 <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2202      	movs	r2, #2
 800abbc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc4:	4798      	blx	r3
 800abc6:	4603      	mov	r3, r0
 800abc8:	6979      	ldr	r1, [r7, #20]
 800abca:	4618      	mov	r0, r3
 800abcc:	f000 f822 	bl	800ac14 <calculateElapsedTime>
 800abd0:	4603      	mov	r3, r0
 800abd2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d807      	bhi.n	800abea <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	69fa      	ldr	r2, [r7, #28]
 800abde:	429a      	cmp	r2, r3
 800abe0:	da04      	bge.n	800abec <sendBuffer+0x10c>
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	dab4      	bge.n	800ab52 <sendBuffer+0x72>
 800abe8:	e000      	b.n	800abec <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800abea:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800abec:	69fb      	ldr	r3, [r7, #28]
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3720      	adds	r7, #32
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}
 800abf6:	bf00      	nop
 800abf8:	08013ce4 	.word	0x08013ce4
 800abfc:	08014810 	.word	0x08014810
 800ac00:	08013c08 	.word	0x08013c08
 800ac04:	08013d08 	.word	0x08013d08
 800ac08:	08013d24 	.word	0x08013d24
 800ac0c:	08013d90 	.word	0x08013d90
 800ac10:	08013d50 	.word	0x08013d50

0800ac14 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
    return later - start;
 800ac1e:	687a      	ldr	r2, [r7, #4]
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	1ad3      	subs	r3, r2, r3
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	370c      	adds	r7, #12
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr

0800ac30 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	4603      	mov	r3, r0
 800ac38:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800ac3e:	79fb      	ldrb	r3, [r7, #7]
 800ac40:	2b62      	cmp	r3, #98	@ 0x62
 800ac42:	d00c      	beq.n	800ac5e <getAckFromPacketType+0x2e>
 800ac44:	2b62      	cmp	r3, #98	@ 0x62
 800ac46:	dc0d      	bgt.n	800ac64 <getAckFromPacketType+0x34>
 800ac48:	2b40      	cmp	r3, #64	@ 0x40
 800ac4a:	d002      	beq.n	800ac52 <getAckFromPacketType+0x22>
 800ac4c:	2b50      	cmp	r3, #80	@ 0x50
 800ac4e:	d003      	beq.n	800ac58 <getAckFromPacketType+0x28>
 800ac50:	e008      	b.n	800ac64 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800ac52:	2300      	movs	r3, #0
 800ac54:	73fb      	strb	r3, [r7, #15]
            break;
 800ac56:	e012      	b.n	800ac7e <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800ac58:	2301      	movs	r3, #1
 800ac5a:	73fb      	strb	r3, [r7, #15]
            break;
 800ac5c:	e00f      	b.n	800ac7e <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800ac5e:	2302      	movs	r3, #2
 800ac60:	73fb      	strb	r3, [r7, #15]
            break;
 800ac62:	e00c      	b.n	800ac7e <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800ac64:	79fb      	ldrb	r3, [r7, #7]
 800ac66:	2b70      	cmp	r3, #112	@ 0x70
 800ac68:	d006      	beq.n	800ac78 <getAckFromPacketType+0x48>
 800ac6a:	4b07      	ldr	r3, [pc, #28]	@ (800ac88 <getAckFromPacketType+0x58>)
 800ac6c:	4a07      	ldr	r2, [pc, #28]	@ (800ac8c <getAckFromPacketType+0x5c>)
 800ac6e:	f240 31d9 	movw	r1, #985	@ 0x3d9
 800ac72:	4807      	ldr	r0, [pc, #28]	@ (800ac90 <getAckFromPacketType+0x60>)
 800ac74:	f006 fed0 	bl	8011a18 <__assert_func>
            ackType = MQTTPubcomp;
 800ac78:	2303      	movs	r3, #3
 800ac7a:	73fb      	strb	r3, [r7, #15]
            break;
 800ac7c:	bf00      	nop
    }

    return ackType;
 800ac7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	08013da0 	.word	0x08013da0
 800ac8c:	0801481c 	.word	0x0801481c
 800ac90:	08013c08 	.word	0x08013c08

0800ac94 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b08c      	sub	sp, #48	@ 0x30
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800aca6:	2300      	movs	r3, #0
 800aca8:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800acaa:	2300      	movs	r3, #0
 800acac:	623b      	str	r3, [r7, #32]
 800acae:	2300      	movs	r3, #0
 800acb0:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800acb2:	2300      	movs	r3, #0
 800acb4:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800acb6:	2300      	movs	r3, #0
 800acb8:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800acba:	2300      	movs	r3, #0
 800acbc:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d106      	bne.n	800acd2 <recvExact+0x3e>
 800acc4:	4b48      	ldr	r3, [pc, #288]	@ (800ade8 <recvExact+0x154>)
 800acc6:	4a49      	ldr	r2, [pc, #292]	@ (800adec <recvExact+0x158>)
 800acc8:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 800accc:	4848      	ldr	r0, [pc, #288]	@ (800adf0 <recvExact+0x15c>)
 800acce:	f006 fea3 	bl	8011a18 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d906      	bls.n	800acea <recvExact+0x56>
 800acdc:	4b45      	ldr	r3, [pc, #276]	@ (800adf4 <recvExact+0x160>)
 800acde:	4a43      	ldr	r2, [pc, #268]	@ (800adec <recvExact+0x158>)
 800ace0:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 800ace4:	4842      	ldr	r0, [pc, #264]	@ (800adf0 <recvExact+0x15c>)
 800ace6:	f006 fe97 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d106      	bne.n	800ad00 <recvExact+0x6c>
 800acf2:	4b41      	ldr	r3, [pc, #260]	@ (800adf8 <recvExact+0x164>)
 800acf4:	4a3d      	ldr	r2, [pc, #244]	@ (800adec <recvExact+0x158>)
 800acf6:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800acfa:	483d      	ldr	r0, [pc, #244]	@ (800adf0 <recvExact+0x15c>)
 800acfc:	f006 fe8c 	bl	8011a18 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	691b      	ldr	r3, [r3, #16]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d106      	bne.n	800ad16 <recvExact+0x82>
 800ad08:	4b3c      	ldr	r3, [pc, #240]	@ (800adfc <recvExact+0x168>)
 800ad0a:	4a38      	ldr	r2, [pc, #224]	@ (800adec <recvExact+0x158>)
 800ad0c:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800ad10:	4837      	ldr	r0, [pc, #220]	@ (800adf0 <recvExact+0x15c>)
 800ad12:	f006 fe81 	bl	8011a18 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6a1b      	ldr	r3, [r3, #32]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d106      	bne.n	800ad2c <recvExact+0x98>
 800ad1e:	4b38      	ldr	r3, [pc, #224]	@ (800ae00 <recvExact+0x16c>)
 800ad20:	4a32      	ldr	r2, [pc, #200]	@ (800adec <recvExact+0x158>)
 800ad22:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 800ad26:	4832      	ldr	r0, [pc, #200]	@ (800adf0 <recvExact+0x15c>)
 800ad28:	f006 fe76 	bl	8011a18 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6a1b      	ldr	r3, [r3, #32]
 800ad30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad3c:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	4798      	blx	r3
 800ad42:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800ad44:	e042      	b.n	800adcc <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	69d8      	ldr	r0, [r3, #28]
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad50:	4798      	blx	r3
 800ad52:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	da0d      	bge.n	800ad76 <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 800ad5e:	2301      	movs	r3, #1
 800ad60:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d12f      	bne.n	800adcc <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2202      	movs	r2, #2
 800ad70:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800ad74:	e02a      	b.n	800adcc <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	dd1a      	ble.n	800adb2 <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	4798      	blx	r3
 800ad80:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d206      	bcs.n	800ad98 <recvExact+0x104>
 800ad8a:	4b1e      	ldr	r3, [pc, #120]	@ (800ae04 <recvExact+0x170>)
 800ad8c:	4a17      	ldr	r2, [pc, #92]	@ (800adec <recvExact+0x158>)
 800ad8e:	f240 411b 	movw	r1, #1051	@ 0x41b
 800ad92:	4817      	ldr	r0, [pc, #92]	@ (800adf0 <recvExact+0x15c>)
 800ad94:	f006 fe40 	bl	8011a18 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad9c:	1ad3      	subs	r3, r2, r3
 800ad9e:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800ada0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	4413      	add	r3, r2
 800ada6:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adac:	4413      	add	r3, r2
 800adae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800adb0:	e00c      	b.n	800adcc <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	4798      	blx	r3
 800adb6:	4603      	mov	r3, r0
 800adb8:	6a39      	ldr	r1, [r7, #32]
 800adba:	4618      	mov	r0, r3
 800adbc:	f7ff ff2a 	bl	800ac14 <calculateElapsedTime>
 800adc0:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	2b09      	cmp	r3, #9
 800adc6:	d901      	bls.n	800adcc <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800adc8:	2301      	movs	r3, #1
 800adca:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800adcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adce:	2b00      	cmp	r3, #0
 800add0:	d005      	beq.n	800adde <recvExact+0x14a>
 800add2:	7ffb      	ldrb	r3, [r7, #31]
 800add4:	f083 0301 	eor.w	r3, r3, #1
 800add8:	b2db      	uxtb	r3, r3
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1b3      	bne.n	800ad46 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3730      	adds	r7, #48	@ 0x30
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	08013ce4 	.word	0x08013ce4
 800adec:	08014834 	.word	0x08014834
 800adf0:	08013c08 	.word	0x08013c08
 800adf4:	08013dc8 	.word	0x08013dc8
 800adf8:	08013d08 	.word	0x08013d08
 800adfc:	08013df4 	.word	0x08013df4
 800ae00:	08013e20 	.word	0x08013e20
 800ae04:	08013e48 	.word	0x08013e48

0800ae08 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b08c      	sub	sp, #48	@ 0x30
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	60f8      	str	r0, [r7, #12]
 800ae10:	60b9      	str	r1, [r7, #8]
 800ae12:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800ae14:	2304      	movs	r3, #4
 800ae16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800ae22:	2300      	movs	r3, #0
 800ae24:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 800ae26:	2300      	movs	r3, #0
 800ae28:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800ae32:	2300      	movs	r3, #0
 800ae34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d106      	bne.n	800ae4c <discardPacket+0x44>
 800ae3e:	4b2f      	ldr	r3, [pc, #188]	@ (800aefc <discardPacket+0xf4>)
 800ae40:	4a2f      	ldr	r2, [pc, #188]	@ (800af00 <discardPacket+0xf8>)
 800ae42:	f240 4146 	movw	r1, #1094	@ 0x446
 800ae46:	482f      	ldr	r0, [pc, #188]	@ (800af04 <discardPacket+0xfc>)
 800ae48:	f006 fde6 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d106      	bne.n	800ae62 <discardPacket+0x5a>
 800ae54:	4b2c      	ldr	r3, [pc, #176]	@ (800af08 <discardPacket+0x100>)
 800ae56:	4a2a      	ldr	r2, [pc, #168]	@ (800af00 <discardPacket+0xf8>)
 800ae58:	f240 4147 	movw	r1, #1095	@ 0x447
 800ae5c:	4829      	ldr	r0, [pc, #164]	@ (800af04 <discardPacket+0xfc>)
 800ae5e:	f006 fddb 	bl	8011a18 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae66:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6c:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	4798      	blx	r3
 800ae72:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ae74:	e029      	b.n	800aeca <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800ae76:	68ba      	ldr	r2, [r7, #8]
 800ae78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7a:	1ad3      	subs	r3, r2, r3
 800ae7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d903      	bls.n	800ae8a <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800ae82:	68ba      	ldr	r2, [r7, #8]
 800ae84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae86:	1ad3      	subs	r3, r2, r3
 800ae88:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800ae8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f7ff ff01 	bl	800ac94 <recvExact>
 800ae92:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800ae94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae96:	69fa      	ldr	r2, [r7, #28]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d003      	beq.n	800aea4 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800aea2:	e012      	b.n	800aeca <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aea8:	4413      	add	r3, r2
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	4798      	blx	r3
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	69b9      	ldr	r1, [r7, #24]
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7ff fead 	bl	800ac14 <calculateElapsedTime>
 800aeba:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800aebc:	697a      	ldr	r2, [r7, #20]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d302      	bcc.n	800aeca <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800aec4:	2301      	movs	r3, #1
 800aec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800aeca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	429a      	cmp	r2, r3
 800aed0:	d206      	bcs.n	800aee0 <discardPacket+0xd8>
 800aed2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aed6:	f083 0301 	eor.w	r3, r3, #1
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1ca      	bne.n	800ae76 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800aee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d102      	bne.n	800aeee <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800aee8:	2307      	movs	r3, #7
 800aeea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800aeee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3730      	adds	r7, #48	@ 0x30
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	08013ce4 	.word	0x08013ce4
 800af00:	08014840 	.word	0x08014840
 800af04:	08013c08 	.word	0x08013c08
 800af08:	08013d08 	.word	0x08013d08

0800af0c <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b08a      	sub	sp, #40	@ 0x28
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800af16:	2304      	movs	r3, #4
 800af18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800af20:	2300      	movs	r3, #0
 800af22:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800af24:	2300      	movs	r3, #0
 800af26:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800af28:	2300      	movs	r3, #0
 800af2a:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800af2c:	2300      	movs	r3, #0
 800af2e:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d106      	bne.n	800af44 <discardStoredPacket+0x38>
 800af36:	4b34      	ldr	r3, [pc, #208]	@ (800b008 <discardStoredPacket+0xfc>)
 800af38:	4a34      	ldr	r2, [pc, #208]	@ (800b00c <discardStoredPacket+0x100>)
 800af3a:	f240 4186 	movw	r1, #1158	@ 0x486
 800af3e:	4834      	ldr	r0, [pc, #208]	@ (800b010 <discardStoredPacket+0x104>)
 800af40:	f006 fd6a 	bl	8011a18 <__assert_func>
    assert( pPacketInfo != NULL );
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d106      	bne.n	800af58 <discardStoredPacket+0x4c>
 800af4a:	4b32      	ldr	r3, [pc, #200]	@ (800b014 <discardStoredPacket+0x108>)
 800af4c:	4a2f      	ldr	r2, [pc, #188]	@ (800b00c <discardStoredPacket+0x100>)
 800af4e:	f240 4187 	movw	r1, #1159	@ 0x487
 800af52:	482f      	ldr	r0, [pc, #188]	@ (800b010 <discardStoredPacket+0x104>)
 800af54:	f006 fd60 	bl	8011a18 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	689a      	ldr	r2, [r3, #8]
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	4413      	add	r3, r2
 800af62:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d806      	bhi.n	800af7c <discardStoredPacket+0x70>
 800af6e:	4b2a      	ldr	r3, [pc, #168]	@ (800b018 <discardStoredPacket+0x10c>)
 800af70:	4a26      	ldr	r2, [pc, #152]	@ (800b00c <discardStoredPacket+0x100>)
 800af72:	f240 418d 	movw	r1, #1165	@ 0x48d
 800af76:	4826      	ldr	r0, [pc, #152]	@ (800b010 <discardStoredPacket+0x104>)
 800af78:	f006 fd4e 	bl	8011a18 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af80:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af86:	693a      	ldr	r2, [r7, #16]
 800af88:	1ad3      	subs	r3, r2, r3
 800af8a:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800af8c:	e019      	b.n	800afc2 <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	6a3a      	ldr	r2, [r7, #32]
 800af96:	429a      	cmp	r2, r3
 800af98:	d903      	bls.n	800afa2 <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	1ad3      	subs	r3, r2, r3
 800afa0:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800afa2:	6a39      	ldr	r1, [r7, #32]
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f7ff fe75 	bl	800ac94 <recvExact>
 800afaa:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800afac:	6a3b      	ldr	r3, [r7, #32]
 800afae:	697a      	ldr	r2, [r7, #20]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d002      	beq.n	800afba <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800afb4:	2301      	movs	r3, #1
 800afb6:	76fb      	strb	r3, [r7, #27]
 800afb8:	e003      	b.n	800afc2 <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	69fa      	ldr	r2, [r7, #28]
 800afbe:	4413      	add	r3, r2
 800afc0:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800afc2:	69fa      	ldr	r2, [r7, #28]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d205      	bcs.n	800afd6 <discardStoredPacket+0xca>
 800afca:	7efb      	ldrb	r3, [r7, #27]
 800afcc:	f083 0301 	eor.w	r3, r3, #1
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d1db      	bne.n	800af8e <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800afd6:	69fa      	ldr	r2, [r7, #28]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d102      	bne.n	800afe4 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800afde:	2307      	movs	r3, #7
 800afe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6a18      	ldr	r0, [r3, #32]
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afec:	461a      	mov	r2, r3
 800afee:	2100      	movs	r1, #0
 800aff0:	f006 ffce 	bl	8011f90 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2200      	movs	r2, #0
 800aff8:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 800affa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800affe:	4618      	mov	r0, r3
 800b000:	3728      	adds	r7, #40	@ 0x28
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	08013ce4 	.word	0x08013ce4
 800b00c:	08014850 	.word	0x08014850
 800b010:	08013c08 	.word	0x08013c08
 800b014:	08013e70 	.word	0x08013e70
 800b018:	08013e84 	.word	0x08013e84

0800b01c <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800b01c:	b084      	sub	sp, #16
 800b01e:	b580      	push	{r7, lr}
 800b020:	b086      	sub	sp, #24
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
 800b026:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b02a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800b02e:	2300      	movs	r3, #0
 800b030:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800b032:	2300      	movs	r3, #0
 800b034:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800b036:	2300      	movs	r3, #0
 800b038:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d106      	bne.n	800b04e <receivePacket+0x32>
 800b040:	4b1a      	ldr	r3, [pc, #104]	@ (800b0ac <receivePacket+0x90>)
 800b042:	4a1b      	ldr	r2, [pc, #108]	@ (800b0b0 <receivePacket+0x94>)
 800b044:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 800b048:	481a      	ldr	r0, [pc, #104]	@ (800b0b4 <receivePacket+0x98>)
 800b04a:	f006 fce5 	bl	8011a18 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6a1b      	ldr	r3, [r3, #32]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d106      	bne.n	800b064 <receivePacket+0x48>
 800b056:	4b18      	ldr	r3, [pc, #96]	@ (800b0b8 <receivePacket+0x9c>)
 800b058:	4a15      	ldr	r2, [pc, #84]	@ (800b0b0 <receivePacket+0x94>)
 800b05a:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800b05e:	4815      	ldr	r0, [pc, #84]	@ (800b0b4 <receivePacket+0x98>)
 800b060:	f006 fcda 	bl	8011a18 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800b064:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d908      	bls.n	800b080 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800b06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b072:	4619      	mov	r1, r3
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f7ff fec7 	bl	800ae08 <discardPacket>
 800b07a:	4603      	mov	r3, r0
 800b07c:	75fb      	strb	r3, [r7, #23]
 800b07e:	e00c      	b.n	800b09a <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800b080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b082:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800b084:	68f9      	ldr	r1, [r7, #12]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f7ff fe04 	bl	800ac94 <recvExact>
 800b08c:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	693a      	ldr	r2, [r7, #16]
 800b092:	429a      	cmp	r2, r3
 800b094:	d001      	beq.n	800b09a <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800b096:	2304      	movs	r3, #4
 800b098:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b09a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3718      	adds	r7, #24
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b0a6:	b004      	add	sp, #16
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	08013ce4 	.word	0x08013ce4
 800b0b0:	08014864 	.word	0x08014864
 800b0b4:	08013c08 	.word	0x08013c08
 800b0b8:	08013e20 	.word	0x08013e20

0800b0bc <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800b0bc:	b480      	push	{r7}
 800b0be:	b085      	sub	sp, #20
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800b0ca:	79fb      	ldrb	r3, [r7, #7]
 800b0cc:	3b02      	subs	r3, #2
 800b0ce:	2b03      	cmp	r3, #3
 800b0d0:	d816      	bhi.n	800b100 <getAckTypeToSend+0x44>
 800b0d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b0d8 <getAckTypeToSend+0x1c>)
 800b0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d8:	0800b0e9 	.word	0x0800b0e9
 800b0dc:	0800b0ef 	.word	0x0800b0ef
 800b0e0:	0800b0f5 	.word	0x0800b0f5
 800b0e4:	0800b0fb 	.word	0x0800b0fb
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800b0e8:	2340      	movs	r3, #64	@ 0x40
 800b0ea:	73fb      	strb	r3, [r7, #15]
            break;
 800b0ec:	e009      	b.n	800b102 <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800b0ee:	2350      	movs	r3, #80	@ 0x50
 800b0f0:	73fb      	strb	r3, [r7, #15]
            break;
 800b0f2:	e006      	b.n	800b102 <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800b0f4:	2362      	movs	r3, #98	@ 0x62
 800b0f6:	73fb      	strb	r3, [r7, #15]
            break;
 800b0f8:	e003      	b.n	800b102 <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800b0fa:	2370      	movs	r3, #112	@ 0x70
 800b0fc:	73fb      	strb	r3, [r7, #15]
            break;
 800b0fe:	e000      	b.n	800b102 <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800b100:	bf00      	nop
    }

    return packetTypeByte;
 800b102:	7bfb      	ldrb	r3, [r7, #15]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3714      	adds	r7, #20
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b08a      	sub	sp, #40	@ 0x28
 800b114:	af02      	add	r7, sp, #8
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	460b      	mov	r3, r1
 800b11a:	807b      	strh	r3, [r7, #2]
 800b11c:	4613      	mov	r3, r2
 800b11e:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800b120:	2300      	movs	r3, #0
 800b122:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800b124:	2300      	movs	r3, #0
 800b126:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 800b128:	2300      	movs	r3, #0
 800b12a:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800b12c:	2300      	movs	r3, #0
 800b12e:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800b130:	f107 0308 	add.w	r3, r7, #8
 800b134:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800b136:	2304      	movs	r3, #4
 800b138:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d106      	bne.n	800b14e <sendPublishAcks+0x3e>
 800b140:	4b2a      	ldr	r3, [pc, #168]	@ (800b1ec <sendPublishAcks+0xdc>)
 800b142:	4a2b      	ldr	r2, [pc, #172]	@ (800b1f0 <sendPublishAcks+0xe0>)
 800b144:	f240 5121 	movw	r1, #1313	@ 0x521
 800b148:	482a      	ldr	r0, [pc, #168]	@ (800b1f4 <sendPublishAcks+0xe4>)
 800b14a:	f006 fc65 	bl	8011a18 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800b14e:	787b      	ldrb	r3, [r7, #1]
 800b150:	4618      	mov	r0, r3
 800b152:	f7ff ffb3 	bl	800b0bc <getAckTypeToSend>
 800b156:	4603      	mov	r3, r0
 800b158:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800b15a:	7dfb      	ldrb	r3, [r7, #23]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d040      	beq.n	800b1e2 <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800b160:	7dfb      	ldrb	r3, [r7, #23]
 800b162:	4618      	mov	r0, r3
 800b164:	f7ff fd64 	bl	800ac30 <getAckFromPacketType>
 800b168:	4603      	mov	r3, r0
 800b16a:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800b16c:	887a      	ldrh	r2, [r7, #2]
 800b16e:	7df9      	ldrb	r1, [r7, #23]
 800b170:	f107 030c 	add.w	r3, r7, #12
 800b174:	4618      	mov	r0, r3
 800b176:	f002 f830 	bl	800d1da <MQTT_SerializeAck>
 800b17a:	4603      	mov	r3, r0
 800b17c:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800b17e:	7ffb      	ldrb	r3, [r7, #31]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d11c      	bne.n	800b1be <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b18a:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 800b18c:	7d7b      	ldrb	r3, [r7, #21]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d006      	beq.n	800b1a0 <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800b192:	7d7b      	ldrb	r3, [r7, #21]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d101      	bne.n	800b19c <sendPublishAcks+0x8c>
 800b198:	230d      	movs	r3, #13
 800b19a:	e000      	b.n	800b19e <sendPublishAcks+0x8e>
 800b19c:	230e      	movs	r3, #14
 800b19e:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800b1a0:	7ffb      	ldrb	r3, [r7, #31]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d10b      	bne.n	800b1be <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 800b1a6:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 800b1a8:	2204      	movs	r2, #4
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f7ff fc97 	bl	800aae0 <sendBuffer>
 800b1b2:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	2b03      	cmp	r3, #3
 800b1b8:	dc01      	bgt.n	800b1be <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 800b1ba:	2303      	movs	r3, #3
 800b1bc:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 800b1be:	7ffb      	ldrb	r3, [r7, #31]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10e      	bne.n	800b1e2 <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800b1cc:	7dba      	ldrb	r2, [r7, #22]
 800b1ce:	8879      	ldrh	r1, [r7, #2]
 800b1d0:	f107 0314 	add.w	r3, r7, #20
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f002 fef9 	bl	800dfd0 <MQTT_UpdateStateAck>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800b1e2:	7ffb      	ldrb	r3, [r7, #31]
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3720      	adds	r7, #32
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	08013ce4 	.word	0x08013ce4
 800b1f0:	08014874 	.word	0x08014874
 800b1f4:	08013c08 	.word	0x08013c08

0800b1f8 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b088      	sub	sp, #32
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b200:	2300      	movs	r3, #0
 800b202:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800b204:	2300      	movs	r3, #0
 800b206:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800b208:	2300      	movs	r3, #0
 800b20a:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800b20c:	2300      	movs	r3, #0
 800b20e:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d106      	bne.n	800b224 <handleKeepAlive+0x2c>
 800b216:	4b33      	ldr	r3, [pc, #204]	@ (800b2e4 <handleKeepAlive+0xec>)
 800b218:	4a33      	ldr	r2, [pc, #204]	@ (800b2e8 <handleKeepAlive+0xf0>)
 800b21a:	f240 5172 	movw	r1, #1394	@ 0x572
 800b21e:	4833      	ldr	r0, [pc, #204]	@ (800b2ec <handleKeepAlive+0xf4>)
 800b220:	f006 fbfa 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d106      	bne.n	800b23a <handleKeepAlive+0x42>
 800b22c:	4b30      	ldr	r3, [pc, #192]	@ (800b2f0 <handleKeepAlive+0xf8>)
 800b22e:	4a2e      	ldr	r2, [pc, #184]	@ (800b2e8 <handleKeepAlive+0xf0>)
 800b230:	f240 5173 	movw	r1, #1395	@ 0x573
 800b234:	482d      	ldr	r0, [pc, #180]	@ (800b2ec <handleKeepAlive+0xf4>)
 800b236:	f006 fbef 	bl	8011a18 <__assert_func>

    now = pContext->getTime();
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23e:	4798      	blx	r3
 800b240:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b248:	461a      	mov	r2, r3
 800b24a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b24e:	fb02 f303 	mul.w	r3, r2, r3
 800b252:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800b254:	69bb      	ldr	r3, [r7, #24]
 800b256:	f247 5230 	movw	r2, #30000	@ 0x7530
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d902      	bls.n	800b264 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800b25e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b262:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d00d      	beq.n	800b28a <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b272:	4619      	mov	r1, r3
 800b274:	6978      	ldr	r0, [r7, #20]
 800b276:	f7ff fccd 	bl	800ac14 <calculateElapsedTime>
 800b27a:	4603      	mov	r3, r0
 800b27c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b280:	4293      	cmp	r3, r2
 800b282:	d92a      	bls.n	800b2da <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800b284:	230a      	movs	r3, #10
 800b286:	77fb      	strb	r3, [r7, #31]
 800b288:	e027      	b.n	800b2da <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b28e:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d00d      	beq.n	800b2b2 <handleKeepAlive+0xba>
 800b296:	6939      	ldr	r1, [r7, #16]
 800b298:	6978      	ldr	r0, [r7, #20]
 800b29a:	f7ff fcbb 	bl	800ac14 <calculateElapsedTime>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	69bb      	ldr	r3, [r7, #24]
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d805      	bhi.n	800b2b2 <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f001 f8aa 	bl	800c400 <MQTT_Ping>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	77fb      	strb	r3, [r7, #31]
 800b2b0:	e013      	b.n	800b2da <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6978      	ldr	r0, [r7, #20]
 800b2ba:	f7ff fcab 	bl	800ac14 <calculateElapsedTime>
 800b2be:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d009      	beq.n	800b2da <handleKeepAlive+0xe2>
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d904      	bls.n	800b2da <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f001 f895 	bl	800c400 <MQTT_Ping>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800b2da:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3720      	adds	r7, #32
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	08013ce4 	.word	0x08013ce4
 800b2e8:	08014884 	.word	0x08014884
 800b2ec:	08013c08 	.word	0x08013c08
 800b2f0:	08013d08 	.word	0x08013d08

0800b2f4 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08e      	sub	sp, #56	@ 0x38
 800b2f8:	af02      	add	r7, sp, #8
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b2fe:	2300      	movs	r3, #0
 800b300:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800b308:	2300      	movs	r3, #0
 800b30a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d106      	bne.n	800b322 <handleIncomingPublish+0x2e>
 800b314:	4b42      	ldr	r3, [pc, #264]	@ (800b420 <handleIncomingPublish+0x12c>)
 800b316:	4a43      	ldr	r2, [pc, #268]	@ (800b424 <handleIncomingPublish+0x130>)
 800b318:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 800b31c:	4842      	ldr	r0, [pc, #264]	@ (800b428 <handleIncomingPublish+0x134>)
 800b31e:	f006 fb7b 	bl	8011a18 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d106      	bne.n	800b336 <handleIncomingPublish+0x42>
 800b328:	4b40      	ldr	r3, [pc, #256]	@ (800b42c <handleIncomingPublish+0x138>)
 800b32a:	4a3e      	ldr	r2, [pc, #248]	@ (800b424 <handleIncomingPublish+0x130>)
 800b32c:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800b330:	483d      	ldr	r0, [pc, #244]	@ (800b428 <handleIncomingPublish+0x134>)
 800b332:	f006 fb71 	bl	8011a18 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d106      	bne.n	800b34c <handleIncomingPublish+0x58>
 800b33e:	4b3c      	ldr	r3, [pc, #240]	@ (800b430 <handleIncomingPublish+0x13c>)
 800b340:	4a38      	ldr	r2, [pc, #224]	@ (800b424 <handleIncomingPublish+0x130>)
 800b342:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800b346:	4838      	ldr	r0, [pc, #224]	@ (800b428 <handleIncomingPublish+0x134>)
 800b348:	f006 fb66 	bl	8011a18 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800b34c:	f107 0214 	add.w	r2, r7, #20
 800b350:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b354:	4619      	mov	r1, r3
 800b356:	6838      	ldr	r0, [r7, #0]
 800b358:	f001 ffd6 	bl	800d308 <MQTT_DeserializePublish>
 800b35c:	4603      	mov	r3, r0
 800b35e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800b362:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b366:	2b00      	cmp	r3, #0
 800b368:	d109      	bne.n	800b37e <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d105      	bne.n	800b37e <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800b372:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800b374:	2b00      	cmp	r3, #0
 800b376:	d002      	beq.n	800b37e <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800b378:	2304      	movs	r3, #4
 800b37a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800b37e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b382:	2b00      	cmp	r3, #0
 800b384:	d122      	bne.n	800b3cc <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800b386:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b388:	7d3a      	ldrb	r2, [r7, #20]
 800b38a:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800b38e:	9300      	str	r3, [sp, #0]
 800b390:	4613      	mov	r3, r2
 800b392:	2201      	movs	r2, #1
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f002 fda8 	bl	800deea <MQTT_UpdateStatePublish>
 800b39a:	4603      	mov	r3, r0
 800b39c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800b3a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d011      	beq.n	800b3cc <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800b3a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3ac:	2b09      	cmp	r3, #9
 800b3ae:	d10d      	bne.n	800b3cc <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800b3bc:	7d3b      	ldrb	r3, [r7, #20]
 800b3be:	4619      	mov	r1, r3
 800b3c0:	2001      	movs	r0, #1
 800b3c2:	f002 fd63 	bl	800de8c <MQTT_CalculateStatePublish>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800b3cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d11f      	bne.n	800b414 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b3d4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b3d6:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800b3d8:	f107 0314 	add.w	r3, r7, #20
 800b3dc:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800b3de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3e2:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800b3e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b3e8:	f083 0301 	eor.w	r3, r3, #1
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d006      	beq.n	800b400 <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3f6:	f107 0208 	add.w	r2, r7, #8
 800b3fa:	6839      	ldr	r1, [r7, #0]
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800b400:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b402:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f7ff fe81 	bl	800b110 <sendPublishAcks>
 800b40e:	4603      	mov	r3, r0
 800b410:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b414:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3730      	adds	r7, #48	@ 0x30
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}
 800b420:	08013ce4 	.word	0x08013ce4
 800b424:	08014894 	.word	0x08014894
 800b428:	08013c08 	.word	0x08013c08
 800b42c:	08013eb4 	.word	0x08013eb4
 800b430:	08013ecc 	.word	0x08013ecc

0800b434 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b08a      	sub	sp, #40	@ 0x28
 800b438:	af02      	add	r7, sp, #8
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b43e:	2300      	movs	r3, #0
 800b440:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d106      	bne.n	800b456 <handlePublishAcks+0x22>
 800b448:	4b35      	ldr	r3, [pc, #212]	@ (800b520 <handlePublishAcks+0xec>)
 800b44a:	4a36      	ldr	r2, [pc, #216]	@ (800b524 <handlePublishAcks+0xf0>)
 800b44c:	f240 612d 	movw	r1, #1581	@ 0x62d
 800b450:	4835      	ldr	r0, [pc, #212]	@ (800b528 <handlePublishAcks+0xf4>)
 800b452:	f006 fae1 	bl	8011a18 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d106      	bne.n	800b46a <handlePublishAcks+0x36>
 800b45c:	4b33      	ldr	r3, [pc, #204]	@ (800b52c <handlePublishAcks+0xf8>)
 800b45e:	4a31      	ldr	r2, [pc, #196]	@ (800b524 <handlePublishAcks+0xf0>)
 800b460:	f240 612e 	movw	r1, #1582	@ 0x62e
 800b464:	4830      	ldr	r0, [pc, #192]	@ (800b528 <handlePublishAcks+0xf4>)
 800b466:	f006 fad7 	bl	8011a18 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d106      	bne.n	800b480 <handlePublishAcks+0x4c>
 800b472:	4b2f      	ldr	r3, [pc, #188]	@ (800b530 <handlePublishAcks+0xfc>)
 800b474:	4a2b      	ldr	r2, [pc, #172]	@ (800b524 <handlePublishAcks+0xf0>)
 800b476:	f240 612f 	movw	r1, #1583	@ 0x62f
 800b47a:	482b      	ldr	r0, [pc, #172]	@ (800b528 <handlePublishAcks+0xf4>)
 800b47c:	f006 facc 	bl	8011a18 <__assert_func>

    appCallback = pContext->appCallback;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b484:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	4618      	mov	r0, r3
 800b48c:	f7ff fbd0 	bl	800ac30 <getAckFromPacketType>
 800b490:	4603      	mov	r3, r0
 800b492:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b494:	f107 0314 	add.w	r3, r7, #20
 800b498:	2200      	movs	r2, #0
 800b49a:	4619      	mov	r1, r3
 800b49c:	6838      	ldr	r0, [r7, #0]
 800b49e:	f001 ff63 	bl	800d368 <MQTT_DeserializeAck>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800b4a6:	7ffb      	ldrb	r3, [r7, #31]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10a      	bne.n	800b4c2 <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800b4ac:	8ab9      	ldrh	r1, [r7, #20]
 800b4ae:	7dfa      	ldrb	r2, [r7, #23]
 800b4b0:	f107 0316 	add.w	r3, r7, #22
 800b4b4:	9300      	str	r3, [sp, #0]
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f002 fd89 	bl	800dfd0 <MQTT_UpdateStateAck>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d002      	beq.n	800b4ce <handlePublishAcks+0x9a>
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d10c      	bne.n	800b4e8 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 800b4ce:	7ffb      	ldrb	r3, [r7, #31]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d109      	bne.n	800b4e8 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d005      	beq.n	800b4e8 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4e0:	8aba      	ldrh	r2, [r7, #20]
 800b4e2:	4611      	mov	r1, r2
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 800b4e8:	7ffb      	ldrb	r3, [r7, #31]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d113      	bne.n	800b516 <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b4ee:	8abb      	ldrh	r3, [r7, #20]
 800b4f0:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800b4f2:	7ffb      	ldrb	r3, [r7, #31]
 800b4f4:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b4fa:	f107 0208 	add.w	r2, r7, #8
 800b4fe:	69bb      	ldr	r3, [r7, #24]
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800b506:	8abb      	ldrh	r3, [r7, #20]
 800b508:	7dba      	ldrb	r2, [r7, #22]
 800b50a:	4619      	mov	r1, r3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f7ff fdff 	bl	800b110 <sendPublishAcks>
 800b512:	4603      	mov	r3, r0
 800b514:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b516:	7ffb      	ldrb	r3, [r7, #31]
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3720      	adds	r7, #32
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}
 800b520:	08013ce4 	.word	0x08013ce4
 800b524:	080148ac 	.word	0x080148ac
 800b528:	08013c08 	.word	0x08013c08
 800b52c:	08013eb4 	.word	0x08013eb4
 800b530:	08013ecc 	.word	0x08013ecc

0800b534 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b08a      	sub	sp, #40	@ 0x28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	4613      	mov	r3, r2
 800b540:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800b542:	2305      	movs	r3, #5
 800b544:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800b548:	2300      	movs	r3, #0
 800b54a:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800b54c:	2300      	movs	r3, #0
 800b54e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800b552:	2300      	movs	r3, #0
 800b554:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d106      	bne.n	800b56a <handleIncomingAck+0x36>
 800b55c:	4b54      	ldr	r3, [pc, #336]	@ (800b6b0 <handleIncomingAck+0x17c>)
 800b55e:	4a55      	ldr	r2, [pc, #340]	@ (800b6b4 <handleIncomingAck+0x180>)
 800b560:	f240 6181 	movw	r1, #1665	@ 0x681
 800b564:	4854      	ldr	r0, [pc, #336]	@ (800b6b8 <handleIncomingAck+0x184>)
 800b566:	f006 fa57 	bl	8011a18 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d106      	bne.n	800b57e <handleIncomingAck+0x4a>
 800b570:	4b52      	ldr	r3, [pc, #328]	@ (800b6bc <handleIncomingAck+0x188>)
 800b572:	4a50      	ldr	r2, [pc, #320]	@ (800b6b4 <handleIncomingAck+0x180>)
 800b574:	f240 6182 	movw	r1, #1666	@ 0x682
 800b578:	484f      	ldr	r0, [pc, #316]	@ (800b6b8 <handleIncomingAck+0x184>)
 800b57a:	f006 fa4d 	bl	8011a18 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b582:	2b00      	cmp	r3, #0
 800b584:	d106      	bne.n	800b594 <handleIncomingAck+0x60>
 800b586:	4b4e      	ldr	r3, [pc, #312]	@ (800b6c0 <handleIncomingAck+0x18c>)
 800b588:	4a4a      	ldr	r2, [pc, #296]	@ (800b6b4 <handleIncomingAck+0x180>)
 800b58a:	f240 6183 	movw	r1, #1667	@ 0x683
 800b58e:	484a      	ldr	r0, [pc, #296]	@ (800b6b8 <handleIncomingAck+0x184>)
 800b590:	f006 fa42 	bl	8011a18 <__assert_func>

    appCallback = pContext->appCallback;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b598:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	2bd0      	cmp	r3, #208	@ 0xd0
 800b5a0:	d01d      	beq.n	800b5de <handleIncomingAck+0xaa>
 800b5a2:	2bd0      	cmp	r3, #208	@ 0xd0
 800b5a4:	dc64      	bgt.n	800b670 <handleIncomingAck+0x13c>
 800b5a6:	2bb0      	cmp	r3, #176	@ 0xb0
 800b5a8:	d044      	beq.n	800b634 <handleIncomingAck+0x100>
 800b5aa:	2bb0      	cmp	r3, #176	@ 0xb0
 800b5ac:	dc60      	bgt.n	800b670 <handleIncomingAck+0x13c>
 800b5ae:	2b90      	cmp	r3, #144	@ 0x90
 800b5b0:	d040      	beq.n	800b634 <handleIncomingAck+0x100>
 800b5b2:	2b90      	cmp	r3, #144	@ 0x90
 800b5b4:	dc5c      	bgt.n	800b670 <handleIncomingAck+0x13c>
 800b5b6:	2b70      	cmp	r3, #112	@ 0x70
 800b5b8:	d009      	beq.n	800b5ce <handleIncomingAck+0x9a>
 800b5ba:	2b70      	cmp	r3, #112	@ 0x70
 800b5bc:	dc58      	bgt.n	800b670 <handleIncomingAck+0x13c>
 800b5be:	2b62      	cmp	r3, #98	@ 0x62
 800b5c0:	d005      	beq.n	800b5ce <handleIncomingAck+0x9a>
 800b5c2:	2b62      	cmp	r3, #98	@ 0x62
 800b5c4:	dc54      	bgt.n	800b670 <handleIncomingAck+0x13c>
 800b5c6:	2b40      	cmp	r3, #64	@ 0x40
 800b5c8:	d001      	beq.n	800b5ce <handleIncomingAck+0x9a>
 800b5ca:	2b50      	cmp	r3, #80	@ 0x50
 800b5cc:	d150      	bne.n	800b670 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800b5ce:	68b9      	ldr	r1, [r7, #8]
 800b5d0:	68f8      	ldr	r0, [r7, #12]
 800b5d2:	f7ff ff2f 	bl	800b434 <handlePublishAcks>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 800b5dc:	e04d      	b.n	800b67a <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b5de:	f107 031e 	add.w	r3, r7, #30
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	68b8      	ldr	r0, [r7, #8]
 800b5e8:	f001 febe 	bl	800d368 <MQTT_DeserializeAck>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800b5f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d107      	bne.n	800b60a <handleIncomingAck+0xd6>
 800b5fa:	79fb      	ldrb	r3, [r7, #7]
 800b5fc:	f083 0301 	eor.w	r3, r3, #1
 800b600:	b2db      	uxtb	r3, r3
 800b602:	2b00      	cmp	r3, #0
 800b604:	d001      	beq.n	800b60a <handleIncomingAck+0xd6>
 800b606:	2301      	movs	r3, #1
 800b608:	e000      	b.n	800b60c <handleIncomingAck+0xd8>
 800b60a:	2300      	movs	r3, #0
 800b60c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b614:	f003 0301 	and.w	r3, r3, #1
 800b618:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800b61c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b620:	2b00      	cmp	r3, #0
 800b622:	d129      	bne.n	800b678 <handleIncomingAck+0x144>
 800b624:	79fb      	ldrb	r3, [r7, #7]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d026      	beq.n	800b678 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2200      	movs	r2, #0
 800b62e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800b632:	e021      	b.n	800b678 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b634:	f107 031e 	add.w	r3, r7, #30
 800b638:	2200      	movs	r2, #0
 800b63a:	4619      	mov	r1, r3
 800b63c:	68b8      	ldr	r0, [r7, #8]
 800b63e:	f001 fe93 	bl	800d368 <MQTT_DeserializeAck>
 800b642:	4603      	mov	r3, r0
 800b644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800b648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d003      	beq.n	800b658 <handleIncomingAck+0x124>
 800b650:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b654:	2b06      	cmp	r3, #6
 800b656:	d101      	bne.n	800b65c <handleIncomingAck+0x128>
 800b658:	2301      	movs	r3, #1
 800b65a:	e000      	b.n	800b65e <handleIncomingAck+0x12a>
 800b65c:	2300      	movs	r3, #0
 800b65e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b662:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b666:	f003 0301 	and.w	r3, r3, #1
 800b66a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800b66e:	e004      	b.n	800b67a <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b670:	2305      	movs	r3, #5
 800b672:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800b676:	e000      	b.n	800b67a <handleIncomingAck+0x146>
            break;
 800b678:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800b67a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00f      	beq.n	800b6a2 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b682:	8bfb      	ldrh	r3, [r7, #30]
 800b684:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800b686:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b68a:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800b68c:	2300      	movs	r3, #0
 800b68e:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b690:	f107 0210 	add.w	r2, r7, #16
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	68b9      	ldr	r1, [r7, #8]
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800b69c:	2300      	movs	r3, #0
 800b69e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b6a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3728      	adds	r7, #40	@ 0x28
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	08013ce4 	.word	0x08013ce4
 800b6b4:	080148c0 	.word	0x080148c0
 800b6b8:	08013c08 	.word	0x08013c08
 800b6bc:	08013eb4 	.word	0x08013eb4
 800b6c0:	08013ecc 	.word	0x08013ecc

0800b6c4 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800b6c4:	b590      	push	{r4, r7, lr}
 800b6c6:	b08b      	sub	sp, #44	@ 0x2c
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800b6d6:	f107 0308 	add.w	r3, r7, #8
 800b6da:	2200      	movs	r2, #0
 800b6dc:	601a      	str	r2, [r3, #0]
 800b6de:	605a      	str	r2, [r3, #4]
 800b6e0:	609a      	str	r2, [r3, #8]
 800b6e2:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d106      	bne.n	800b6fc <receiveSingleIteration+0x38>
 800b6ee:	4b6b      	ldr	r3, [pc, #428]	@ (800b89c <receiveSingleIteration+0x1d8>)
 800b6f0:	4a6b      	ldr	r2, [pc, #428]	@ (800b8a0 <receiveSingleIteration+0x1dc>)
 800b6f2:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800b6f6:	486b      	ldr	r0, [pc, #428]	@ (800b8a4 <receiveSingleIteration+0x1e0>)
 800b6f8:	f006 f98e 	bl	8011a18 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	6a1b      	ldr	r3, [r3, #32]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d106      	bne.n	800b712 <receiveSingleIteration+0x4e>
 800b704:	4b68      	ldr	r3, [pc, #416]	@ (800b8a8 <receiveSingleIteration+0x1e4>)
 800b706:	4a66      	ldr	r2, [pc, #408]	@ (800b8a0 <receiveSingleIteration+0x1dc>)
 800b708:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 800b70c:	4865      	ldr	r0, [pc, #404]	@ (800b8a4 <receiveSingleIteration+0x1e0>)
 800b70e:	f006 f983 	bl	8011a18 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	687a      	ldr	r2, [r7, #4]
 800b718:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800b71a:	687a      	ldr	r2, [r7, #4]
 800b71c:	6a11      	ldr	r1, [r2, #32]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b722:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800b724:	687a      	ldr	r2, [r7, #4]
 800b726:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b72c:	1a8a      	subs	r2, r1, r2
 800b72e:	4621      	mov	r1, r4
 800b730:	4798      	blx	r3
 800b732:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	2b00      	cmp	r3, #0
 800b738:	da0c      	bge.n	800b754 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800b73a:	2304      	movs	r3, #4
 800b73c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b746:	2b01      	cmp	r3, #1
 800b748:	d125      	bne.n	800b796 <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2202      	movs	r2, #2
 800b74e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800b752:	e020      	b.n	800b796 <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d107      	bne.n	800b76a <receiveSingleIteration+0xa6>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d103      	bne.n	800b76a <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800b762:	2307      	movs	r3, #7
 800b764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b768:	e015      	b.n	800b796 <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b76e:	69fb      	ldr	r3, [r7, #28]
 800b770:	441a      	add	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b77e:	f107 0208 	add.w	r2, r7, #8
 800b782:	4619      	mov	r1, r3
 800b784:	f001 fed9 	bl	800d53a <MQTT_ProcessIncomingPacketTypeAndLength>
 800b788:	4603      	mov	r3, r0
 800b78a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	4413      	add	r3, r2
 800b794:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800b796:	69fb      	ldr	r3, [r7, #28]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d112      	bne.n	800b7c2 <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 800b79c:	78fb      	ldrb	r3, [r7, #3]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d00f      	beq.n	800b7c2 <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800b7a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7a6:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800b7a8:	6878      	ldr	r0, [r7, #4]
 800b7aa:	f7ff fd25 	bl	800b1f8 <handleKeepAlive>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 800b7b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d102      	bne.n	800b7c2 <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 800b7bc:	7efb      	ldrb	r3, [r7, #27]
 800b7be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800b7c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7c6:	2b0b      	cmp	r3, #11
 800b7c8:	d01e      	beq.n	800b808 <receiveSingleIteration+0x144>
 800b7ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7ce:	2b07      	cmp	r3, #7
 800b7d0:	d01a      	beq.n	800b808 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800b7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d116      	bne.n	800b808 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7de:	6a3a      	ldr	r2, [r7, #32]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d909      	bls.n	800b7f8 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800b7e4:	f107 0308 	add.w	r3, r7, #8
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f7ff fb8e 	bl	800af0c <discardStoredPacket>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b7f6:	e007      	b.n	800b808 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7fc:	6a3a      	ldr	r2, [r7, #32]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d902      	bls.n	800b808 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800b802:	230b      	movs	r3, #11
 800b804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800b808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d138      	bne.n	800b882 <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	6a1a      	ldr	r2, [r3, #32]
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	4413      	add	r3, r2
 800b818:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800b81a:	7a3b      	ldrb	r3, [r7, #8]
 800b81c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b820:	2b30      	cmp	r3, #48	@ 0x30
 800b822:	d109      	bne.n	800b838 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800b824:	f107 0308 	add.w	r3, r7, #8
 800b828:	4619      	mov	r1, r3
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f7ff fd62 	bl	800b2f4 <handleIncomingPublish>
 800b830:	4603      	mov	r3, r0
 800b832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b836:	e009      	b.n	800b84c <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800b838:	78fa      	ldrb	r2, [r7, #3]
 800b83a:	f107 0308 	add.w	r3, r7, #8
 800b83e:	4619      	mov	r1, r3
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f7ff fe77 	bl	800b534 <handleIncomingAck>
 800b846:	4603      	mov	r3, r0
 800b848:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b850:	6a3b      	ldr	r3, [r7, #32]
 800b852:	1ad2      	subs	r2, r2, r3
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6a1a      	ldr	r2, [r3, #32]
 800b860:	6a3b      	ldr	r3, [r7, #32]
 800b862:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b868:	461a      	mov	r2, r3
 800b86a:	f006 fb77 	bl	8011f5c <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800b86e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b872:	2b00      	cmp	r3, #0
 800b874:	d105      	bne.n	800b882 <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b87a:	4798      	blx	r3
 800b87c:	4602      	mov	r2, r0
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800b882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b886:	2b07      	cmp	r3, #7
 800b888:	d102      	bne.n	800b890 <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800b88a:	2300      	movs	r3, #0
 800b88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b894:	4618      	mov	r0, r3
 800b896:	372c      	adds	r7, #44	@ 0x2c
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd90      	pop	{r4, r7, pc}
 800b89c:	08013ce4 	.word	0x08013ce4
 800b8a0:	080148d4 	.word	0x080148d4
 800b8a4:	08013c08 	.word	0x08013c08
 800b8a8:	08013e20 	.word	0x08013e20

0800b8ac <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b088      	sub	sp, #32
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	60f8      	str	r0, [r7, #12]
 800b8b4:	60b9      	str	r1, [r7, #8]
 800b8b6:	603b      	str	r3, [r7, #0]
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800b8c8:	88fb      	ldrh	r3, [r7, #6]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d009      	beq.n	800b8e2 <addEncodedStringToVector+0x36>
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d106      	bne.n	800b8e2 <addEncodedStringToVector+0x36>
 800b8d4:	4b1e      	ldr	r3, [pc, #120]	@ (800b950 <addEncodedStringToVector+0xa4>)
 800b8d6:	4a1f      	ldr	r2, [pc, #124]	@ (800b954 <addEncodedStringToVector+0xa8>)
 800b8d8:	f240 7191 	movw	r1, #1937	@ 0x791
 800b8dc:	481e      	ldr	r0, [pc, #120]	@ (800b958 <addEncodedStringToVector+0xac>)
 800b8de:	f006 f89b 	bl	8011a18 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800b8e2:	88fb      	ldrh	r3, [r7, #6]
 800b8e4:	0a1b      	lsrs	r3, r3, #8
 800b8e6:	b29b      	uxth	r3, r3
 800b8e8:	b2da      	uxtb	r2, r3
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	88fa      	ldrh	r2, [r7, #6]
 800b8f4:	b2d2      	uxtb	r2, r2
 800b8f6:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	68fa      	ldr	r2, [r7, #12]
 800b8fc:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	2202      	movs	r2, #2
 800b902:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	3301      	adds	r3, #1
 800b908:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b90a:	2302      	movs	r3, #2
 800b90c:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d011      	beq.n	800b938 <addEncodedStringToVector+0x8c>
 800b914:	88fb      	ldrh	r3, [r7, #6]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00e      	beq.n	800b938 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	3308      	adds	r3, #8
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	3308      	adds	r3, #8
 800b926:	88fa      	ldrh	r2, [r7, #6]
 800b928:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800b92a:	69bb      	ldr	r3, [r7, #24]
 800b92c:	3301      	adds	r3, #1
 800b92e:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800b930:	88fb      	ldrh	r3, [r7, #6]
 800b932:	69fa      	ldr	r2, [r7, #28]
 800b934:	4413      	add	r3, r2
 800b936:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800b938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	69fb      	ldr	r3, [r7, #28]
 800b93e:	441a      	add	r2, r3
 800b940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b942:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800b944:	69bb      	ldr	r3, [r7, #24]
}
 800b946:	4618      	mov	r0, r3
 800b948:	3720      	adds	r7, #32
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	08013eec 	.word	0x08013eec
 800b954:	080148ec 	.word	0x080148ec
 800b958:	08013c08 	.word	0x08013c08

0800b95c <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b092      	sub	sp, #72	@ 0x48
 800b960:	af00      	add	r7, sp, #0
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	60b9      	str	r1, [r7, #8]
 800b966:	607a      	str	r2, [r7, #4]
 800b968:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b96a:	2300      	movs	r3, #0
 800b96c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 800b970:	2300      	movs	r3, #0
 800b972:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	891b      	ldrh	r3, [r3, #8]
 800b98c:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	891b      	ldrh	r3, [r3, #8]
 800b992:	461a      	mov	r2, r3
 800b994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b996:	4413      	add	r3, r2
 800b998:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800b99a:	2302      	movs	r3, #2
 800b99c:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d020      	beq.n	800b9e8 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800b9a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b9aa:	0a1b      	lsrs	r3, r3, #8
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	b2db      	uxtb	r3, r3
 800b9b0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800b9b4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b9b8:	b2db      	uxtb	r3, r3
 800b9ba:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800b9be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9c0:	00db      	lsls	r3, r3, #3
 800b9c2:	3348      	adds	r3, #72	@ 0x48
 800b9c4:	443b      	add	r3, r7
 800b9c6:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800b9ca:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800b9ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9d0:	00db      	lsls	r3, r3, #3
 800b9d2:	3348      	adds	r3, #72	@ 0x48
 800b9d4:	443b      	add	r3, r7
 800b9d6:	2202      	movs	r2, #2
 800b9d8:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800b9dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9de:	3301      	adds	r3, #1
 800b9e0:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 800b9e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9e4:	3302      	adds	r3, #2
 800b9e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	691b      	ldr	r3, [r3, #16]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d017      	beq.n	800ba20 <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	68da      	ldr	r2, [r3, #12]
 800b9f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9f6:	00db      	lsls	r3, r3, #3
 800b9f8:	3348      	adds	r3, #72	@ 0x48
 800b9fa:	443b      	add	r3, r7
 800b9fc:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	691a      	ldr	r2, [r3, #16]
 800ba04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	3348      	adds	r3, #72	@ 0x48
 800ba0a:	443b      	add	r3, r7
 800ba0c:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800ba10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba12:	3301      	adds	r3, #1
 800ba14:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ba1c:	4413      	add	r3, r2
 800ba1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	781b      	ldrb	r3, [r3, #0]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d042      	beq.n	800baae <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d03e      	beq.n	800baae <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	789b      	ldrb	r3, [r3, #2]
 800ba34:	f083 0301 	eor.w	r3, r3, #1
 800ba38:	b2db      	uxtb	r3, r3
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d00e      	beq.n	800ba5c <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800ba3e:	2101      	movs	r1, #1
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f001 fd4a 	bl	800d4da <MQTT_UpdateDuplicatePublishFlag>
 800ba46:	4603      	mov	r3, r0
 800ba48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 800ba4c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	bf0c      	ite	eq
 800ba54:	2301      	moveq	r3, #1
 800ba56:	2300      	movne	r3, #0
 800ba58:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 800ba5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d115      	bne.n	800ba90 <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 800ba64:	f107 0318 	add.w	r3, r7, #24
 800ba68:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 800ba6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba6c:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba72:	f107 0210 	add.w	r2, r7, #16
 800ba76:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800ba7a:	68f8      	ldr	r0, [r7, #12]
 800ba7c:	4798      	blx	r3
 800ba7e:	4603      	mov	r3, r0
 800ba80:	f083 0301 	eor.w	r3, r3, #1
 800ba84:	b2db      	uxtb	r3, r3
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d002      	beq.n	800ba90 <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 800ba8a:	230f      	movs	r3, #15
 800ba8c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 800ba90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d10a      	bne.n	800baae <sendPublishWithoutCopy+0x152>
 800ba98:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d006      	beq.n	800baae <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 800baa0:	2100      	movs	r1, #0
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f001 fd19 	bl	800d4da <MQTT_UpdateDuplicatePublishFlag>
 800baa8:	4603      	mov	r3, r0
 800baaa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800baae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d10d      	bne.n	800bad2 <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 800bab6:	f107 0318 	add.w	r3, r7, #24
 800baba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800babc:	4619      	mov	r1, r3
 800babe:	68f8      	ldr	r0, [r7, #12]
 800bac0:	f7fe ff1c 	bl	800a8fc <sendMessageVector>
 800bac4:	4602      	mov	r2, r0
 800bac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 800bac8:	429a      	cmp	r2, r3
 800baca:	d002      	beq.n	800bad2 <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800bacc:	2303      	movs	r3, #3
 800bace:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 800bad2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3748      	adds	r7, #72	@ 0x48
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
	...

0800bae0 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b0ac      	sub	sp, #176	@ 0xb0
 800bae4:	af02      	add	r7, sp, #8
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	607a      	str	r2, [r7, #4]
 800baec:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800baee:	2300      	movs	r3, #0
 800baf0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800baf4:	2300      	movs	r3, #0
 800baf6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800bafa:	2300      	movs	r3, #0
 800bafc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800bb00:	f107 0310 	add.w	r3, r7, #16
 800bb04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 800bb08:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800bb0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d007      	beq.n	800bb26 <sendConnectWithoutCopy+0x46>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	685b      	ldr	r3, [r3, #4]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d103      	bne.n	800bb26 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800bb1e:	2301      	movs	r3, #1
 800bb20:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800bb24:	e0e4      	b.n	800bcf0 <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	687a      	ldr	r2, [r7, #4]
 800bb2a:	68b9      	ldr	r1, [r7, #8]
 800bb2c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800bb30:	f001 fa1e 	bl	800cf70 <MQTT_SerializeConnectFixedHeader>
 800bb34:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 800bb38:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800bb3c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bb40:	1ad3      	subs	r3, r2, r3
 800bb42:	2b0f      	cmp	r3, #15
 800bb44:	d906      	bls.n	800bb54 <sendConnectWithoutCopy+0x74>
 800bb46:	4b6d      	ldr	r3, [pc, #436]	@ (800bcfc <sendConnectWithoutCopy+0x21c>)
 800bb48:	4a6d      	ldr	r2, [pc, #436]	@ (800bd00 <sendConnectWithoutCopy+0x220>)
 800bb4a:	f640 1112 	movw	r1, #2322	@ 0x912
 800bb4e:	486d      	ldr	r0, [pc, #436]	@ (800bd04 <sendConnectWithoutCopy+0x224>)
 800bb50:	f005 ff62 	bl	8011a18 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800bb54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb58:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800bb5c:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800bb5e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800bb62:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bb66:	1ad3      	subs	r3, r2, r3
 800bb68:	461a      	mov	r2, r3
 800bb6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb6e:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800bb70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb74:	685a      	ldr	r2, [r3, #4]
 800bb76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bb7a:	4413      	add	r3, r2
 800bb7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 800bb80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb84:	3308      	adds	r3, #8
 800bb86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 800bb8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb8e:	3301      	adds	r3, #1
 800bb90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800bb9c:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800bba0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bba4:	9300      	str	r3, [sp, #0]
 800bba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbaa:	f7ff fe7f 	bl	800b8ac <addEncodedStringToVector>
 800bbae:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800bbb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbb6:	00db      	lsls	r3, r3, #3
 800bbb8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bbbc:	4413      	add	r3, r2
 800bbbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 800bbc2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bbc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbca:	4413      	add	r3, r2
 800bbcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d03c      	beq.n	800bc50 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800bbde:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800bbe2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbec:	f7ff fe5e 	bl	800b8ac <addEncodedStringToVector>
 800bbf0:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bbf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbf8:	00db      	lsls	r3, r3, #3
 800bbfa:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bbfe:	4413      	add	r3, r2
 800bc00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bc04:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bc08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc0c:	4413      	add	r3, r2
 800bc0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800bc1a:	b29a      	uxth	r2, r3
 800bc1c:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800bc20:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bc2a:	f7ff fe3f 	bl	800b8ac <addEncodedStringToVector>
 800bc2e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bc32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bc3c:	4413      	add	r3, r2
 800bc3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bc42:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bc46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	68db      	ldr	r3, [r3, #12]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d01d      	beq.n	800bc94 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800bc60:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800bc64:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bc6e:	f7ff fe1d 	bl	800b8ac <addEncodedStringToVector>
 800bc72:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bc76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bc80:	4413      	add	r3, r2
 800bc82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bc86:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bc8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc8e:	4413      	add	r3, r2
 800bc90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	695b      	ldr	r3, [r3, #20]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d015      	beq.n	800bcc8 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800bca4:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800bca8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bcac:	9300      	str	r3, [sp, #0]
 800bcae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bcb2:	f7ff fdfb 	bl	800b8ac <addEncodedStringToVector>
 800bcb6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800bcba:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bcbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bcc2:	4413      	add	r3, r2
 800bcc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800bcc8:	f107 0310 	add.w	r3, r7, #16
 800bccc:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	f7fe fe12 	bl	800a8fc <sendMessageVector>
 800bcd8:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800bcdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bce0:	461a      	mov	r2, r3
 800bce2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d002      	beq.n	800bcf0 <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800bcea:	2303      	movs	r3, #3
 800bcec:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 800bcf0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	37a8      	adds	r7, #168	@ 0xa8
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	08013f1c 	.word	0x08013f1c
 800bd00:	08014908 	.word	0x08014908
 800bd04:	08013c08 	.word	0x08013c08

0800bd08 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b08c      	sub	sp, #48	@ 0x30
 800bd0c:	af02      	add	r7, sp, #8
 800bd0e:	60f8      	str	r0, [r7, #12]
 800bd10:	60b9      	str	r1, [r7, #8]
 800bd12:	603b      	str	r3, [r7, #0]
 800bd14:	4613      	mov	r3, r2
 800bd16:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800bd22:	2300      	movs	r3, #0
 800bd24:	617b      	str	r3, [r7, #20]
 800bd26:	2300      	movs	r3, #0
 800bd28:	623b      	str	r3, [r7, #32]
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800bd32:	2300      	movs	r3, #0
 800bd34:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d106      	bne.n	800bd4a <receiveConnack+0x42>
 800bd3c:	4b4e      	ldr	r3, [pc, #312]	@ (800be78 <receiveConnack+0x170>)
 800bd3e:	4a4f      	ldr	r2, [pc, #316]	@ (800be7c <receiveConnack+0x174>)
 800bd40:	f640 1179 	movw	r1, #2425	@ 0x979
 800bd44:	484e      	ldr	r0, [pc, #312]	@ (800be80 <receiveConnack+0x178>)
 800bd46:	f005 fe67 	bl	8011a18 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d106      	bne.n	800bd5e <receiveConnack+0x56>
 800bd50:	4b4c      	ldr	r3, [pc, #304]	@ (800be84 <receiveConnack+0x17c>)
 800bd52:	4a4a      	ldr	r2, [pc, #296]	@ (800be7c <receiveConnack+0x174>)
 800bd54:	f640 117a 	movw	r1, #2426	@ 0x97a
 800bd58:	4849      	ldr	r0, [pc, #292]	@ (800be80 <receiveConnack+0x178>)
 800bd5a:	f005 fe5d 	bl	8011a18 <__assert_func>
    assert( pContext->getTime != NULL );
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d106      	bne.n	800bd74 <receiveConnack+0x6c>
 800bd66:	4b48      	ldr	r3, [pc, #288]	@ (800be88 <receiveConnack+0x180>)
 800bd68:	4a44      	ldr	r2, [pc, #272]	@ (800be7c <receiveConnack+0x174>)
 800bd6a:	f640 117b 	movw	r1, #2427	@ 0x97b
 800bd6e:	4844      	ldr	r0, [pc, #272]	@ (800be80 <receiveConnack+0x178>)
 800bd70:	f005 fe52 	bl	8011a18 <__assert_func>

    getTimeStamp = pContext->getTime;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd78:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	4798      	blx	r3
 800bd7e:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	6918      	ldr	r0, [r3, #16]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	69db      	ldr	r3, [r3, #28]
 800bd88:	683a      	ldr	r2, [r7, #0]
 800bd8a:	4619      	mov	r1, r3
 800bd8c:	f001 fb5f 	bl	800d44e <MQTT_GetIncomingPacketTypeAndLength>
 800bd90:	4603      	mov	r3, r0
 800bd92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d00e      	beq.n	800bdba <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800bd9c:	69bb      	ldr	r3, [r7, #24]
 800bd9e:	4798      	blx	r3
 800bda0:	4603      	mov	r3, r0
 800bda2:	6979      	ldr	r1, [r7, #20]
 800bda4:	4618      	mov	r0, r3
 800bda6:	f7fe ff35 	bl	800ac14 <calculateElapsedTime>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	bf94      	ite	ls
 800bdb2:	2301      	movls	r3, #1
 800bdb4:	2300      	movhi	r3, #0
 800bdb6:	77fb      	strb	r3, [r7, #31]
 800bdb8:	e008      	b.n	800bdcc <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800bdba:	8bbb      	ldrh	r3, [r7, #28]
 800bdbc:	2b04      	cmp	r3, #4
 800bdbe:	bf8c      	ite	hi
 800bdc0:	2301      	movhi	r3, #1
 800bdc2:	2300      	movls	r3, #0
 800bdc4:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800bdc6:	8bbb      	ldrh	r3, [r7, #28]
 800bdc8:	3301      	adds	r3, #1
 800bdca:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800bdcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdd0:	2b07      	cmp	r3, #7
 800bdd2:	d105      	bne.n	800bde0 <receiveConnack+0xd8>
 800bdd4:	7ffb      	ldrb	r3, [r7, #31]
 800bdd6:	f083 0301 	eor.w	r3, r3, #1
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d1cf      	bne.n	800bd80 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800bde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d123      	bne.n	800be30 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800bde8:	69bb      	ldr	r3, [r7, #24]
 800bdea:	4798      	blx	r3
 800bdec:	4603      	mov	r3, r0
 800bdee:	6979      	ldr	r1, [r7, #20]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f7fe ff0f 	bl	800ac14 <calculateElapsedTime>
 800bdf6:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800bdf8:	693a      	ldr	r2, [r7, #16]
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	d203      	bcs.n	800be08 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	1ad3      	subs	r3, r2, r3
 800be06:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	2b20      	cmp	r3, #32
 800be0e:	d10c      	bne.n	800be2a <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	6a3a      	ldr	r2, [r7, #32]
 800be14:	9201      	str	r2, [sp, #4]
 800be16:	68da      	ldr	r2, [r3, #12]
 800be18:	9200      	str	r2, [sp, #0]
 800be1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800be1c:	68f8      	ldr	r0, [r7, #12]
 800be1e:	f7ff f8fd 	bl	800b01c <receivePacket>
 800be22:	4603      	mov	r3, r0
 800be24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800be28:	e002      	b.n	800be30 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800be2a:	2305      	movs	r3, #5
 800be2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800be30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be34:	2b00      	cmp	r3, #0
 800be36:	d10b      	bne.n	800be50 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	6a1a      	ldr	r2, [r3, #32]
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800be40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be42:	2100      	movs	r1, #0
 800be44:	6838      	ldr	r0, [r7, #0]
 800be46:	f001 fa8f 	bl	800d368 <MQTT_DeserializeAck>
 800be4a:	4603      	mov	r3, r0
 800be4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800be50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be54:	2b00      	cmp	r3, #0
 800be56:	d109      	bne.n	800be6c <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800be58:	79fb      	ldrb	r3, [r7, #7]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d006      	beq.n	800be6c <receiveConnack+0x164>
 800be5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d002      	beq.n	800be6c <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800be66:	2305      	movs	r3, #5
 800be68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800be6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800be70:	4618      	mov	r0, r3
 800be72:	3728      	adds	r7, #40	@ 0x28
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}
 800be78:	08013ce4 	.word	0x08013ce4
 800be7c:	08014920 	.word	0x08014920
 800be80:	08013c08 	.word	0x08013c08
 800be84:	08013eb4 	.word	0x08013eb4
 800be88:	08013d08 	.word	0x08013d08

0800be8c <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800be8c:	b590      	push	{r4, r7, lr}
 800be8e:	b089      	sub	sp, #36	@ 0x24
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800be94:	2300      	movs	r3, #0
 800be96:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800be98:	2300      	movs	r3, #0
 800be9a:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800be9c:	2300      	movs	r3, #0
 800be9e:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800bea0:	2300      	movs	r3, #0
 800bea2:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800bea4:	2300      	movs	r3, #0
 800bea6:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800bea8:	2300      	movs	r3, #0
 800beaa:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d106      	bne.n	800bec0 <handleUncleanSessionResumption+0x34>
 800beb2:	4b33      	ldr	r3, [pc, #204]	@ (800bf80 <handleUncleanSessionResumption+0xf4>)
 800beb4:	4a33      	ldr	r2, [pc, #204]	@ (800bf84 <handleUncleanSessionResumption+0xf8>)
 800beb6:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800beba:	4833      	ldr	r0, [pc, #204]	@ (800bf88 <handleUncleanSessionResumption+0xfc>)
 800bebc:	f005 fdac 	bl	8011a18 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800bec0:	f107 0217 	add.w	r2, r7, #23
 800bec4:	f107 0318 	add.w	r3, r7, #24
 800bec8:	4619      	mov	r1, r3
 800beca:	6878      	ldr	r0, [r7, #4]
 800becc:	f002 f8fb 	bl	800e0c6 <MQTT_PubrelToResend>
 800bed0:	4603      	mov	r3, r0
 800bed2:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800bed4:	e011      	b.n	800befa <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800bed6:	7dfa      	ldrb	r2, [r7, #23]
 800bed8:	8bbb      	ldrh	r3, [r7, #28]
 800beda:	4619      	mov	r1, r3
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f7ff f917 	bl	800b110 <sendPublishAcks>
 800bee2:	4603      	mov	r3, r0
 800bee4:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800bee6:	f107 0217 	add.w	r2, r7, #23
 800beea:	f107 0318 	add.w	r3, r7, #24
 800beee:	4619      	mov	r1, r3
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f002 f8e8 	bl	800e0c6 <MQTT_PubrelToResend>
 800bef6:	4603      	mov	r3, r0
 800bef8:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800befa:	8bbb      	ldrh	r3, [r7, #28]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d002      	beq.n	800bf06 <handleUncleanSessionResumption+0x7a>
 800bf00:	7ffb      	ldrb	r3, [r7, #31]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d0e7      	beq.n	800bed6 <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800bf06:	7ffb      	ldrb	r3, [r7, #31]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d134      	bne.n	800bf76 <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d030      	beq.n	800bf76 <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bf14:	2300      	movs	r3, #0
 800bf16:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800bf18:	f107 0318 	add.w	r3, r7, #24
 800bf1c:	4619      	mov	r1, r3
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f002 f8ff 	bl	800e122 <MQTT_PublishToResend>
 800bf24:	4603      	mov	r3, r0
 800bf26:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800bf28:	8bbb      	ldrh	r3, [r7, #28]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d01d      	beq.n	800bf6a <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800bf32:	f107 0310 	add.w	r3, r7, #16
 800bf36:	f107 020c 	add.w	r2, r7, #12
 800bf3a:	8bb9      	ldrh	r1, [r7, #28]
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	47a0      	blx	r4
 800bf40:	4603      	mov	r3, r0
 800bf42:	f083 0301 	eor.w	r3, r3, #1
 800bf46:	b2db      	uxtb	r3, r3
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d002      	beq.n	800bf52 <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800bf4c:	2310      	movs	r3, #16
 800bf4e:	77fb      	strb	r3, [r7, #31]
                    break;
 800bf50:	e011      	b.n	800bf76 <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	693a      	ldr	r2, [r7, #16]
 800bf56:	4619      	mov	r1, r3
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	f7fe fdc1 	bl	800aae0 <sendBuffer>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	693a      	ldr	r2, [r7, #16]
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d001      	beq.n	800bf6a <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800bf66:	2303      	movs	r3, #3
 800bf68:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800bf6a:	8bbb      	ldrh	r3, [r7, #28]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d002      	beq.n	800bf76 <handleUncleanSessionResumption+0xea>
 800bf70:	7ffb      	ldrb	r3, [r7, #31]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d0d0      	beq.n	800bf18 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800bf76:	7ffb      	ldrb	r3, [r7, #31]
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	3724      	adds	r7, #36	@ 0x24
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd90      	pop	{r4, r7, pc}
 800bf80:	08013ce4 	.word	0x08013ce4
 800bf84:	08014930 	.word	0x08014930
 800bf88:	08013c08 	.word	0x08013c08

0800bf8c <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800bf94:	2300      	movs	r3, #0
 800bf96:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d106      	bne.n	800bfb4 <handleCleanSession+0x28>
 800bfa6:	4b25      	ldr	r3, [pc, #148]	@ (800c03c <handleCleanSession+0xb0>)
 800bfa8:	4a25      	ldr	r2, [pc, #148]	@ (800c040 <handleCleanSession+0xb4>)
 800bfaa:	f640 2129 	movw	r1, #2601	@ 0xa29
 800bfae:	4825      	ldr	r0, [pc, #148]	@ (800c044 <handleCleanSession+0xb8>)
 800bfb0:	f005 fd32 	bl	8011a18 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6a18      	ldr	r0, [r3, #32]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfc2:	461a      	mov	r2, r3
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	f005 ffe3 	bl	8011f90 <memset>

    if( pContext->clearFunction != NULL )
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d015      	beq.n	800bffe <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800bfd6:	f107 0308 	add.w	r3, r7, #8
 800bfda:	4619      	mov	r1, r3
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f002 f8a0 	bl	800e122 <MQTT_PublishToResend>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800bfe6:	89bb      	ldrh	r3, [r7, #12]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d005      	beq.n	800bff8 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bff0:	89ba      	ldrh	r2, [r7, #12]
 800bff2:	4611      	mov	r1, r2
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800bff8:	89bb      	ldrh	r3, [r7, #12]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d1eb      	bne.n	800bfd6 <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	689b      	ldr	r3, [r3, #8]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d008      	beq.n	800c018 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	461a      	mov	r2, r3
 800c012:	2100      	movs	r1, #0
 800c014:	f005 ffbc 	bl	8011f90 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	68db      	ldr	r3, [r3, #12]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d008      	beq.n	800c032 <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	461a      	mov	r2, r3
 800c02c:	2100      	movs	r1, #0
 800c02e:	f005 ffaf 	bl	8011f90 <memset>
    }

    return status;
 800c032:	7bfb      	ldrb	r3, [r7, #15]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}
 800c03c:	08013ce4 	.word	0x08013ce4
 800c040:	08014950 	.word	0x08014950
 800c044:	08013c08 	.word	0x08013c08

0800c048 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800c048:	b480      	push	{r7}
 800c04a:	b087      	sub	sp, #28
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	60f8      	str	r0, [r7, #12]
 800c050:	60b9      	str	r1, [r7, #8]
 800c052:	4613      	mov	r3, r2
 800c054:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800c056:	2300      	movs	r3, #0
 800c058:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d002      	beq.n	800c066 <validatePublishParams+0x1e>
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d102      	bne.n	800c06c <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800c066:	2301      	movs	r3, #1
 800c068:	75fb      	strb	r3, [r7, #23]
 800c06a:	e01e      	b.n	800c0aa <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d005      	beq.n	800c080 <validatePublishParams+0x38>
 800c074:	88fb      	ldrh	r3, [r7, #6]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d102      	bne.n	800c080 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800c07a:	2301      	movs	r3, #1
 800c07c:	75fb      	strb	r3, [r7, #23]
 800c07e:	e014      	b.n	800c0aa <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	691b      	ldr	r3, [r3, #16]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d006      	beq.n	800c096 <validatePublishParams+0x4e>
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	68db      	ldr	r3, [r3, #12]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d102      	bne.n	800c096 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800c090:	2301      	movs	r3, #1
 800c092:	75fb      	strb	r3, [r7, #23]
 800c094:	e009      	b.n	800c0aa <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d105      	bne.n	800c0aa <validatePublishParams+0x62>
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	781b      	ldrb	r3, [r3, #0]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d001      	beq.n	800c0aa <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800c0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	371c      	adds	r7, #28
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr

0800c0b8 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800c0b8:	b590      	push	{r4, r7, lr}
 800c0ba:	b087      	sub	sp, #28
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	60f8      	str	r0, [r7, #12]
 800c0c0:	60b9      	str	r1, [r7, #8]
 800c0c2:	607a      	str	r2, [r7, #4]
 800c0c4:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d005      	beq.n	800c0dc <MQTT_Init+0x24>
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d002      	beq.n	800c0dc <MQTT_Init+0x24>
 800c0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d102      	bne.n	800c0e2 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	75fb      	strb	r3, [r7, #23]
 800c0e0:	e03a      	b.n	800c158 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d102      	bne.n	800c0ee <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	75fb      	strb	r3, [r7, #23]
 800c0ec:	e034      	b.n	800c158 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d102      	bne.n	800c0fa <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	75fb      	strb	r3, [r7, #23]
 800c0f8:	e02e      	b.n	800c158 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d102      	bne.n	800c108 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800c102:	2301      	movs	r3, #1
 800c104:	75fb      	strb	r3, [r7, #23]
 800c106:	e027      	b.n	800c158 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d102      	bne.n	800c116 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800c110:	2301      	movs	r3, #1
 800c112:	75fb      	strb	r3, [r7, #23]
 800c114:	e020      	b.n	800c158 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800c116:	225c      	movs	r2, #92	@ 0x5c
 800c118:	2100      	movs	r1, #0
 800c11a:	68f8      	ldr	r0, [r7, #12]
 800c11c:	f005 ff38 	bl	8011f90 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	2200      	movs	r2, #0
 800c124:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	68ba      	ldr	r2, [r7, #8]
 800c12c:	f103 0410 	add.w	r4, r3, #16
 800c130:	4613      	mov	r3, r2
 800c132:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c134:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	687a      	ldr	r2, [r7, #4]
 800c13c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	683a      	ldr	r2, [r7, #0]
 800c142:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c148:	3320      	adds	r3, #32
 800c14a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c14e:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2201      	movs	r2, #1
 800c156:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800c158:	7dfb      	ldrb	r3, [r7, #23]
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	371c      	adds	r7, #28
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd90      	pop	{r4, r7, pc}

0800c162 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800c162:	b580      	push	{r7, lr}
 800c164:	b08e      	sub	sp, #56	@ 0x38
 800c166:	af02      	add	r7, sp, #8
 800c168:	60f8      	str	r0, [r7, #12]
 800c16a:	60b9      	str	r1, [r7, #8]
 800c16c:	607a      	str	r2, [r7, #4]
 800c16e:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800c170:	2300      	movs	r3, #0
 800c172:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c174:	2300      	movs	r3, #0
 800c176:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800c178:	2300      	movs	r3, #0
 800c17a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800c17e:	f107 0314 	add.w	r3, r7, #20
 800c182:	2200      	movs	r2, #0
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	605a      	str	r2, [r3, #4]
 800c188:	609a      	str	r2, [r3, #8]
 800c18a:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800c18c:	2300      	movs	r3, #0
 800c18e:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d005      	beq.n	800c1a2 <MQTT_Connect+0x40>
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d002      	beq.n	800c1a2 <MQTT_Connect+0x40>
 800c19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d102      	bne.n	800c1a8 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c1a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d10a      	bne.n	800c1c6 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800c1b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1b4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800c1b8:	6879      	ldr	r1, [r7, #4]
 800c1ba:	68b8      	ldr	r0, [r7, #8]
 800c1bc:	f000 ff50 	bl	800d060 <MQTT_GetConnectPacketSize>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800c1c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d155      	bne.n	800c27a <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c1d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800c1d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d008      	beq.n	800c1f2 <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800c1e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	d101      	bne.n	800c1ec <MQTT_Connect+0x8a>
 800c1e8:	230c      	movs	r3, #12
 800c1ea:	e000      	b.n	800c1ee <MQTT_Connect+0x8c>
 800c1ec:	230e      	movs	r3, #14
 800c1ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c1f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d108      	bne.n	800c20c <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800c1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	68b9      	ldr	r1, [r7, #8]
 800c200:	68f8      	ldr	r0, [r7, #12]
 800c202:	f7ff fc6d 	bl	800bae0 <sendConnectWithoutCopy>
 800c206:	4603      	mov	r3, r0
 800c208:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800c20c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c210:	2b00      	cmp	r3, #0
 800c212:	d10d      	bne.n	800c230 <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800c218:	f107 0114 	add.w	r1, r7, #20
 800c21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c21e:	9300      	str	r3, [sp, #0]
 800c220:	460b      	mov	r3, r1
 800c222:	6839      	ldr	r1, [r7, #0]
 800c224:	68f8      	ldr	r0, [r7, #12]
 800c226:	f7ff fd6f 	bl	800bd08 <receiveConnack>
 800c22a:	4603      	mov	r3, r0
 800c22c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800c230:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c234:	2b00      	cmp	r3, #0
 800c236:	d10c      	bne.n	800c252 <MQTT_Connect+0xf0>
 800c238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	f083 0301 	eor.w	r3, r3, #1
 800c240:	b2db      	uxtb	r3, r3
 800c242:	2b00      	cmp	r3, #0
 800c244:	d005      	beq.n	800c252 <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800c246:	68f8      	ldr	r0, [r7, #12]
 800c248:	f7ff fea0 	bl	800bf8c <handleCleanSession>
 800c24c:	4603      	mov	r3, r0
 800c24e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c252:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c256:	2b00      	cmp	r3, #0
 800c258:	d10f      	bne.n	800c27a <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2201      	movs	r2, #1
 800c25e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	885a      	ldrh	r2, [r3, #2]
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2200      	movs	r2, #0
 800c278:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800c27a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d109      	bne.n	800c296 <MQTT_Connect+0x134>
 800c282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d005      	beq.n	800c296 <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	f7ff fdfe 	bl	800be8c <handleUncleanSessionResumption>
 800c290:	4603      	mov	r3, r0
 800c292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c296:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d013      	beq.n	800c2c6 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800c29e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2a2:	2b0c      	cmp	r3, #12
 800c2a4:	d00f      	beq.n	800c2c6 <MQTT_Connect+0x164>
 800c2a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c2aa:	2b0e      	cmp	r3, #14
 800c2ac:	d00b      	beq.n	800c2c6 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d008      	beq.n	800c2c6 <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d103      	bne.n	800c2c6 <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2202      	movs	r2, #2
 800c2c2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c2c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3730      	adds	r7, #48	@ 0x30
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}

0800c2d2 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800c2d2:	b580      	push	{r7, lr}
 800c2d4:	b08c      	sub	sp, #48	@ 0x30
 800c2d6:	af02      	add	r7, sp, #8
 800c2d8:	60f8      	str	r0, [r7, #12]
 800c2da:	60b9      	str	r1, [r7, #8]
 800c2dc:	4613      	mov	r3, r2
 800c2de:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800c2f0:	88fb      	ldrh	r3, [r7, #6]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	68b9      	ldr	r1, [r7, #8]
 800c2f6:	68f8      	ldr	r0, [r7, #12]
 800c2f8:	f7ff fea6 	bl	800c048 <validatePublishParams>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800c302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c306:	2b00      	cmp	r3, #0
 800c308:	d10a      	bne.n	800c320 <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800c30a:	f107 0218 	add.w	r2, r7, #24
 800c30e:	f107 031c 	add.w	r3, r7, #28
 800c312:	4619      	mov	r1, r3
 800c314:	68b8      	ldr	r0, [r7, #8]
 800c316:	f000 ff2f 	bl	800d178 <MQTT_GetPublishPacketSize>
 800c31a:	4603      	mov	r3, r0
 800c31c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800c320:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10a      	bne.n	800c33e <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800c328:	69f9      	ldr	r1, [r7, #28]
 800c32a:	f107 0320 	add.w	r3, r7, #32
 800c32e:	f107 0210 	add.w	r2, r7, #16
 800c332:	68b8      	ldr	r0, [r7, #8]
 800c334:	f000 fa0c 	bl	800c750 <MQTT_SerializePublishHeaderWithoutTopic>
 800c338:	4603      	mov	r3, r0
 800c33a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800c33e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c342:	2b00      	cmp	r3, #0
 800c344:	d155      	bne.n	800c3f2 <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c34c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800c350:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c354:	2b01      	cmp	r3, #1
 800c356:	d008      	beq.n	800c36a <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c358:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <MQTT_Publish+0x92>
 800c360:	230d      	movs	r3, #13
 800c362:	e000      	b.n	800c366 <MQTT_Publish+0x94>
 800c364:	230e      	movs	r3, #14
 800c366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c36a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d118      	bne.n	800c3a4 <MQTT_Publish+0xd2>
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	781b      	ldrb	r3, [r3, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d014      	beq.n	800c3a4 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800c37e:	88fb      	ldrh	r3, [r7, #6]
 800c380:	4619      	mov	r1, r3
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f001 fd58 	bl	800de38 <MQTT_ReserveState>
 800c388:	4603      	mov	r3, r0
 800c38a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800c38e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c392:	2b09      	cmp	r3, #9
 800c394:	d106      	bne.n	800c3a4 <MQTT_Publish+0xd2>
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	789b      	ldrb	r3, [r3, #2]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d002      	beq.n	800c3a4 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800c3a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d10c      	bne.n	800c3c6 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800c3ac:	6a39      	ldr	r1, [r7, #32]
 800c3ae:	f107 0210 	add.w	r2, r7, #16
 800c3b2:	88fb      	ldrh	r3, [r7, #6]
 800c3b4:	9300      	str	r3, [sp, #0]
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	68b9      	ldr	r1, [r7, #8]
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f7ff face 	bl	800b95c <sendPublishWithoutCopy>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800c3c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d111      	bne.n	800c3f2 <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d00d      	beq.n	800c3f2 <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800c3da:	88f9      	ldrh	r1, [r7, #6]
 800c3dc:	f107 0317 	add.w	r3, r7, #23
 800c3e0:	9300      	str	r3, [sp, #0]
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f001 fd7f 	bl	800deea <MQTT_UpdateStatePublish>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c3f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3728      	adds	r7, #40	@ 0x28
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
	...

0800c400 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b08a      	sub	sp, #40	@ 0x28
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800c408:	2300      	movs	r3, #0
 800c40a:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800c40c:	2300      	movs	r3, #0
 800c40e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800c412:	2300      	movs	r3, #0
 800c414:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800c416:	f107 0314 	add.w	r3, r7, #20
 800c41a:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800c41c:	2302      	movs	r3, #2
 800c41e:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d102      	bne.n	800c42c <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800c426:	2301      	movs	r3, #1
 800c428:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c42c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c430:	2b00      	cmp	r3, #0
 800c432:	d116      	bne.n	800c462 <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800c434:	f107 0318 	add.w	r3, r7, #24
 800c438:	4618      	mov	r0, r3
 800c43a:	f000 ff21 	bl	800d280 <MQTT_GetPingreqPacketSize>
 800c43e:	4603      	mov	r3, r0
 800c440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800c444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d10a      	bne.n	800c462 <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800c44c:	693a      	ldr	r2, [r7, #16]
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	429a      	cmp	r2, r3
 800c452:	d006      	beq.n	800c462 <MQTT_Ping+0x62>
 800c454:	4b23      	ldr	r3, [pc, #140]	@ (800c4e4 <MQTT_Ping+0xe4>)
 800c456:	4a24      	ldr	r2, [pc, #144]	@ (800c4e8 <MQTT_Ping+0xe8>)
 800c458:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800c45c:	4823      	ldr	r0, [pc, #140]	@ (800c4ec <MQTT_Ping+0xec>)
 800c45e:	f005 fadb 	bl	8011a18 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800c462:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c466:	2b00      	cmp	r3, #0
 800c468:	d107      	bne.n	800c47a <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800c46a:	f107 030c 	add.w	r3, r7, #12
 800c46e:	4618      	mov	r0, r3
 800c470:	f000 ff1c 	bl	800d2ac <MQTT_SerializePingreq>
 800c474:	4603      	mov	r3, r0
 800c476:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c47a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d12a      	bne.n	800c4d8 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c488:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800c48a:	7ffb      	ldrb	r3, [r7, #31]
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d007      	beq.n	800c4a0 <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c490:	7ffb      	ldrb	r3, [r7, #31]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d101      	bne.n	800c49a <MQTT_Ping+0x9a>
 800c496:	230d      	movs	r3, #13
 800c498:	e000      	b.n	800c49c <MQTT_Ping+0x9c>
 800c49a:	230e      	movs	r3, #14
 800c49c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800c4a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d117      	bne.n	800c4d8 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800c4a8:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800c4aa:	69ba      	ldr	r2, [r7, #24]
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7fe fb16 	bl	800aae0 <sendBuffer>
 800c4b4:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800c4b6:	69bb      	ldr	r3, [r7, #24]
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	6a3b      	ldr	r3, [r7, #32]
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	da03      	bge.n	800c4c8 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800c4c0:	2303      	movs	r3, #3
 800c4c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c4c6:	e007      	b.n	800c4d8 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c4d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3728      	adds	r7, #40	@ 0x28
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	08013f70 	.word	0x08013f70
 800c4e8:	08014964 	.word	0x08014964
 800c4ec:	08013c08 	.word	0x08013c08

0800c4f0 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b084      	sub	sp, #16
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d011      	beq.n	800c526 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c506:	2b00      	cmp	r3, #0
 800c508:	d00d      	beq.n	800c526 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6a1b      	ldr	r3, [r3, #32]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d009      	beq.n	800c526 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2200      	movs	r2, #0
 800c516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800c51a:	2101      	movs	r1, #1
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f7ff f8d1 	bl	800b6c4 <receiveSingleIteration>
 800c522:	4603      	mov	r3, r0
 800c524:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800c526:	7bfb      	ldrb	r3, [r7, #15]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800c530:	b480      	push	{r7}
 800c532:	b085      	sub	sp, #20
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c53c:	d802      	bhi.n	800c544 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800c53e:	2301      	movs	r3, #1
 800c540:	60fb      	str	r3, [r7, #12]
 800c542:	e00f      	b.n	800c564 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c54a:	d202      	bcs.n	800c552 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800c54c:	2302      	movs	r3, #2
 800c54e:	60fb      	str	r3, [r7, #12]
 800c550:	e008      	b.n	800c564 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c558:	d202      	bcs.n	800c560 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800c55a:	2303      	movs	r3, #3
 800c55c:	60fb      	str	r3, [r7, #12]
 800c55e:	e001      	b.n	800c564 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800c560:	2304      	movs	r3, #4
 800c562:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800c564:	68fb      	ldr	r3, [r7, #12]
}
 800c566:	4618      	mov	r0, r3
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
	...

0800c574 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b086      	sub	sp, #24
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
 800c57c:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800c57e:	2300      	movs	r3, #0
 800c580:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d106      	bne.n	800c59a <encodeRemainingLength+0x26>
 800c58c:	4b12      	ldr	r3, [pc, #72]	@ (800c5d8 <encodeRemainingLength+0x64>)
 800c58e:	4a13      	ldr	r2, [pc, #76]	@ (800c5dc <encodeRemainingLength+0x68>)
 800c590:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800c594:	4812      	ldr	r0, [pc, #72]	@ (800c5e0 <encodeRemainingLength+0x6c>)
 800c596:	f005 fa3f 	bl	8011a18 <__assert_func>

    pLengthEnd = pDestination;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	b2db      	uxtb	r3, r3
 800c5a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5a6:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	09db      	lsrs	r3, r3, #7
 800c5ac:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d003      	beq.n	800c5bc <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800c5b4:	7dfb      	ldrb	r3, [r7, #23]
 800c5b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5ba:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	7dfa      	ldrb	r2, [r7, #23]
 800c5c0:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d1e7      	bne.n	800c59e <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800c5ce:	693b      	ldr	r3, [r7, #16]
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3718      	adds	r7, #24
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}
 800c5d8:	08014104 	.word	0x08014104
 800c5dc:	08014970 	.word	0x08014970
 800c5e0:	0801411c 	.word	0x0801411c

0800c5e4 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60f8      	str	r0, [r7, #12]
 800c5ec:	60b9      	str	r1, [r7, #8]
 800c5ee:	4613      	mov	r3, r2
 800c5f0:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d106      	bne.n	800c60a <encodeString+0x26>
 800c5fc:	4b15      	ldr	r3, [pc, #84]	@ (800c654 <encodeString+0x70>)
 800c5fe:	4a16      	ldr	r2, [pc, #88]	@ (800c658 <encodeString+0x74>)
 800c600:	f240 2113 	movw	r1, #531	@ 0x213
 800c604:	4815      	ldr	r0, [pc, #84]	@ (800c65c <encodeString+0x78>)
 800c606:	f005 fa07 	bl	8011a18 <__assert_func>

    pBuffer = pDestination;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800c60e:	88fb      	ldrh	r3, [r7, #6]
 800c610:	0a1b      	lsrs	r3, r3, #8
 800c612:	b29b      	uxth	r3, r3
 800c614:	b2da      	uxtb	r2, r3
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	3301      	adds	r3, #1
 800c61e:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800c620:	88fb      	ldrh	r3, [r7, #6]
 800c622:	b2da      	uxtb	r2, r3
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	3301      	adds	r3, #1
 800c62c:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d005      	beq.n	800c640 <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800c634:	88fb      	ldrh	r3, [r7, #6]
 800c636:	461a      	mov	r2, r3
 800c638:	68b9      	ldr	r1, [r7, #8]
 800c63a:	6978      	ldr	r0, [r7, #20]
 800c63c:	f005 fe07 	bl	801224e <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800c640:	88fb      	ldrh	r3, [r7, #6]
 800c642:	697a      	ldr	r2, [r7, #20]
 800c644:	4413      	add	r3, r2
 800c646:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800c648:	697b      	ldr	r3, [r7, #20]
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3718      	adds	r7, #24
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	08014104 	.word	0x08014104
 800c658:	08014988 	.word	0x08014988
 800c65c:	0801411c 	.word	0x0801411c

0800c660 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b088      	sub	sp, #32
 800c664:	af00      	add	r7, sp, #0
 800c666:	60f8      	str	r0, [r7, #12]
 800c668:	60b9      	str	r1, [r7, #8]
 800c66a:	607a      	str	r2, [r7, #4]
    bool status = true;
 800c66c:	2301      	movs	r3, #1
 800c66e:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800c670:	2300      	movs	r3, #0
 800c672:	61bb      	str	r3, [r7, #24]
 800c674:	2300      	movs	r3, #0
 800c676:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d106      	bne.n	800c68c <calculatePublishPacketSize+0x2c>
 800c67e:	4b2e      	ldr	r3, [pc, #184]	@ (800c738 <calculatePublishPacketSize+0xd8>)
 800c680:	4a2e      	ldr	r2, [pc, #184]	@ (800c73c <calculatePublishPacketSize+0xdc>)
 800c682:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800c686:	482e      	ldr	r0, [pc, #184]	@ (800c740 <calculatePublishPacketSize+0xe0>)
 800c688:	f005 f9c6 	bl	8011a18 <__assert_func>
    assert( pRemainingLength != NULL );
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d106      	bne.n	800c6a0 <calculatePublishPacketSize+0x40>
 800c692:	4b2c      	ldr	r3, [pc, #176]	@ (800c744 <calculatePublishPacketSize+0xe4>)
 800c694:	4a29      	ldr	r2, [pc, #164]	@ (800c73c <calculatePublishPacketSize+0xdc>)
 800c696:	f240 2135 	movw	r1, #565	@ 0x235
 800c69a:	4829      	ldr	r0, [pc, #164]	@ (800c740 <calculatePublishPacketSize+0xe0>)
 800c69c:	f005 f9bc 	bl	8011a18 <__assert_func>
    assert( pPacketSize != NULL );
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d106      	bne.n	800c6b4 <calculatePublishPacketSize+0x54>
 800c6a6:	4b28      	ldr	r3, [pc, #160]	@ (800c748 <calculatePublishPacketSize+0xe8>)
 800c6a8:	4a24      	ldr	r2, [pc, #144]	@ (800c73c <calculatePublishPacketSize+0xdc>)
 800c6aa:	f240 2136 	movw	r1, #566	@ 0x236
 800c6ae:	4824      	ldr	r0, [pc, #144]	@ (800c740 <calculatePublishPacketSize+0xe0>)
 800c6b0:	f005 f9b2 	bl	8011a18 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	891b      	ldrh	r3, [r3, #8]
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	69bb      	ldr	r3, [r7, #24]
 800c6bc:	4413      	add	r3, r2
 800c6be:	3302      	adds	r3, #2
 800c6c0:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d002      	beq.n	800c6d0 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800c6ca:	69bb      	ldr	r3, [r7, #24]
 800c6cc:	3302      	adds	r3, #2
 800c6ce:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800c6d0:	69ba      	ldr	r2, [r7, #24]
 800c6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800c74c <calculatePublishPacketSize+0xec>)
 800c6d4:	1a9b      	subs	r3, r3, r2
 800c6d6:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	691b      	ldr	r3, [r3, #16]
 800c6dc:	697a      	ldr	r2, [r7, #20]
 800c6de:	429a      	cmp	r2, r3
 800c6e0:	d202      	bcs.n	800c6e8 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	77fb      	strb	r3, [r7, #31]
 800c6e6:	e021      	b.n	800c72c <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	691b      	ldr	r3, [r3, #16]
 800c6ec:	69ba      	ldr	r2, [r7, #24]
 800c6ee:	4413      	add	r3, r2
 800c6f0:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800c6f2:	69b8      	ldr	r0, [r7, #24]
 800c6f4:	f7ff ff1c 	bl	800c530 <remainingLengthEncodedSize>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	1a9b      	subs	r3, r3, r2
 800c6fe:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	691b      	ldr	r3, [r3, #16]
 800c704:	697a      	ldr	r2, [r7, #20]
 800c706:	429a      	cmp	r2, r3
 800c708:	d202      	bcs.n	800c710 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800c70a:	2300      	movs	r3, #0
 800c70c:	77fb      	strb	r3, [r7, #31]
 800c70e:	e00d      	b.n	800c72c <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	69ba      	ldr	r2, [r7, #24]
 800c714:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800c716:	69b8      	ldr	r0, [r7, #24]
 800c718:	f7ff ff0a 	bl	800c530 <remainingLengthEncodedSize>
 800c71c:	4603      	mov	r3, r0
 800c71e:	3301      	adds	r3, #1
 800c720:	69ba      	ldr	r2, [r7, #24]
 800c722:	4413      	add	r3, r2
 800c724:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	69ba      	ldr	r2, [r7, #24]
 800c72a:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800c72c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3720      	adds	r7, #32
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}
 800c736:	bf00      	nop
 800c738:	08014150 	.word	0x08014150
 800c73c:	08014998 	.word	0x08014998
 800c740:	0801411c 	.word	0x0801411c
 800c744:	08014168 	.word	0x08014168
 800c748:	08014184 	.word	0x08014184
 800c74c:	0ffffffe 	.word	0x0ffffffe

0800c750 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b088      	sub	sp, #32
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	607a      	str	r2, [r7, #4]
 800c75c:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800c75e:	2300      	movs	r3, #0
 800c760:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800c762:	2330      	movs	r3, #48	@ 0x30
 800c764:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800c76a:	68b8      	ldr	r0, [r7, #8]
 800c76c:	f7ff fee0 	bl	800c530 <remainingLengthEncodedSize>
 800c770:	4603      	mov	r3, r0
 800c772:	3303      	adds	r3, #3
 800c774:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d104      	bne.n	800c788 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800c77e:	7ffb      	ldrb	r3, [r7, #31]
 800c780:	f043 0302 	orr.w	r3, r3, #2
 800c784:	77fb      	strb	r3, [r7, #31]
 800c786:	e007      	b.n	800c798 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	781b      	ldrb	r3, [r3, #0]
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d103      	bne.n	800c798 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800c790:	7ffb      	ldrb	r3, [r7, #31]
 800c792:	f043 0304 	orr.w	r3, r3, #4
 800c796:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	785b      	ldrb	r3, [r3, #1]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d003      	beq.n	800c7a8 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800c7a0:	7ffb      	ldrb	r3, [r7, #31]
 800c7a2:	f043 0301 	orr.w	r3, r3, #1
 800c7a6:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	789b      	ldrb	r3, [r3, #2]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d003      	beq.n	800c7b8 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800c7b0:	7ffb      	ldrb	r3, [r7, #31]
 800c7b2:	f043 0308 	orr.w	r3, r3, #8
 800c7b6:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	7ffa      	ldrb	r2, [r7, #31]
 800c7bc:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800c7c4:	68b9      	ldr	r1, [r7, #8]
 800c7c6:	69b8      	ldr	r0, [r7, #24]
 800c7c8:	f7ff fed4 	bl	800c574 <encodeRemainingLength>
 800c7cc:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	891b      	ldrh	r3, [r3, #8]
 800c7d2:	0a1b      	lsrs	r3, r3, #8
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	69bb      	ldr	r3, [r7, #24]
 800c7da:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c7dc:	69bb      	ldr	r3, [r7, #24]
 800c7de:	3301      	adds	r3, #1
 800c7e0:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	891b      	ldrh	r3, [r3, #8]
 800c7e6:	b2da      	uxtb	r2, r3
 800c7e8:	69bb      	ldr	r3, [r7, #24]
 800c7ea:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c7ec:	69bb      	ldr	r3, [r7, #24]
 800c7ee:	3301      	adds	r3, #1
 800c7f0:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800c7f2:	683b      	ldr	r3, [r7, #0]
 800c7f4:	697a      	ldr	r2, [r7, #20]
 800c7f6:	601a      	str	r2, [r3, #0]

    return status;
 800c7f8:	7fbb      	ldrb	r3, [r7, #30]
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3720      	adds	r7, #32
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}

0800c802 <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800c802:	b580      	push	{r7, lr}
 800c804:	b088      	sub	sp, #32
 800c806:	af00      	add	r7, sp, #0
 800c808:	6078      	str	r0, [r7, #4]
 800c80a:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800c80c:	2300      	movs	r3, #0
 800c80e:	61fb      	str	r3, [r7, #28]
 800c810:	2301      	movs	r3, #1
 800c812:	61bb      	str	r3, [r7, #24]
 800c814:	2300      	movs	r3, #0
 800c816:	617b      	str	r3, [r7, #20]
 800c818:	2300      	movs	r3, #0
 800c81a:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800c81c:	2300      	movs	r3, #0
 800c81e:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800c820:	2300      	movs	r3, #0
 800c822:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c824:	69bb      	ldr	r3, [r7, #24]
 800c826:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c82a:	d903      	bls.n	800c834 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c82c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c830:	61fb      	str	r3, [r7, #28]
 800c832:	e01c      	b.n	800c86e <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800c834:	f107 010b 	add.w	r1, r7, #11
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2201      	movs	r2, #1
 800c83c:	6838      	ldr	r0, [r7, #0]
 800c83e:	4798      	blx	r3
 800c840:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	2b01      	cmp	r3, #1
 800c846:	d10f      	bne.n	800c868 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c848:	7afb      	ldrb	r3, [r7, #11]
 800c84a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c84e:	69ba      	ldr	r2, [r7, #24]
 800c850:	fb02 f303 	mul.w	r3, r2, r3
 800c854:	69fa      	ldr	r2, [r7, #28]
 800c856:	4413      	add	r3, r2
 800c858:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	01db      	lsls	r3, r3, #7
 800c85e:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	3301      	adds	r3, #1
 800c864:	617b      	str	r3, [r7, #20]
 800c866:	e002      	b.n	800c86e <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c868:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c86c:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c874:	d004      	beq.n	800c880 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c876:	7afb      	ldrb	r3, [r7, #11]
 800c878:	b25b      	sxtb	r3, r3
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	dbd2      	blt.n	800c824 <getRemainingLength+0x22>
 800c87e:	e000      	b.n	800c882 <getRemainingLength+0x80>
            break;
 800c880:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c888:	d00a      	beq.n	800c8a0 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c88a:	69f8      	ldr	r0, [r7, #28]
 800c88c:	f7ff fe50 	bl	800c530 <remainingLengthEncodedSize>
 800c890:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800c892:	697a      	ldr	r2, [r7, #20]
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	429a      	cmp	r2, r3
 800c898:	d002      	beq.n	800c8a0 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c89a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c89e:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800c8a0:	69fb      	ldr	r3, [r7, #28]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3720      	adds	r7, #32
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b08a      	sub	sp, #40	@ 0x28
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	60f8      	str	r0, [r7, #12]
 800c8b2:	60b9      	str	r1, [r7, #8]
 800c8b4:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c8ce:	6a3b      	ldr	r3, [r7, #32]
 800c8d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8d4:	d905      	bls.n	800c8e2 <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c8d6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c8da:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800c8dc:	2305      	movs	r3, #5
 800c8de:	76bb      	strb	r3, [r7, #26]
 800c8e0:	e01d      	b.n	800c91e <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	681a      	ldr	r2, [r3, #0]
 800c8e6:	69fb      	ldr	r3, [r7, #28]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d915      	bls.n	800c91a <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800c8ee:	69fb      	ldr	r3, [r7, #28]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	68fa      	ldr	r2, [r7, #12]
 800c8f4:	4413      	add	r3, r2
 800c8f6:	781b      	ldrb	r3, [r3, #0]
 800c8f8:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c8fa:	7efb      	ldrb	r3, [r7, #27]
 800c8fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c900:	6a3a      	ldr	r2, [r7, #32]
 800c902:	fb02 f303 	mul.w	r3, r2, r3
 800c906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c908:	4413      	add	r3, r2
 800c90a:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800c90c:	6a3b      	ldr	r3, [r7, #32]
 800c90e:	01db      	lsls	r3, r3, #7
 800c910:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800c912:	69fb      	ldr	r3, [r7, #28]
 800c914:	3301      	adds	r3, #1
 800c916:	61fb      	str	r3, [r7, #28]
 800c918:	e001      	b.n	800c91e <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800c91a:	230b      	movs	r3, #11
 800c91c:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800c91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c920:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c924:	d006      	beq.n	800c934 <processRemainingLength+0x8a>
 800c926:	7ebb      	ldrb	r3, [r7, #26]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d103      	bne.n	800c934 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c92c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c930:	2b00      	cmp	r3, #0
 800c932:	dbcc      	blt.n	800c8ce <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800c934:	7ebb      	ldrb	r3, [r7, #26]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d111      	bne.n	800c95e <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c93a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c93c:	f7ff fdf8 	bl	800c530 <remainingLengthEncodedSize>
 800c940:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800c942:	69fa      	ldr	r2, [r7, #28]
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	429a      	cmp	r2, r3
 800c948:	d002      	beq.n	800c950 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800c94a:	2305      	movs	r3, #5
 800c94c:	76bb      	strb	r3, [r7, #26]
 800c94e:	e006      	b.n	800c95e <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c954:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	1c5a      	adds	r2, r3, #1
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800c95e:	7ebb      	ldrb	r3, [r7, #26]
}
 800c960:	4618      	mov	r0, r3
 800c962:	3728      	adds	r7, #40	@ 0x28
 800c964:	46bd      	mov	sp, r7
 800c966:	bd80      	pop	{r7, pc}

0800c968 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800c968:	b480      	push	{r7}
 800c96a:	b085      	sub	sp, #20
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	4603      	mov	r3, r0
 800c970:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800c972:	2300      	movs	r3, #0
 800c974:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800c976:	79fb      	ldrb	r3, [r7, #7]
 800c978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c97c:	2bd0      	cmp	r3, #208	@ 0xd0
 800c97e:	d01d      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c980:	2bd0      	cmp	r3, #208	@ 0xd0
 800c982:	d826      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c984:	2bb0      	cmp	r3, #176	@ 0xb0
 800c986:	d019      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c988:	2bb0      	cmp	r3, #176	@ 0xb0
 800c98a:	d822      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c98c:	2b90      	cmp	r3, #144	@ 0x90
 800c98e:	d015      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c990:	2b90      	cmp	r3, #144	@ 0x90
 800c992:	d81e      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c994:	2b70      	cmp	r3, #112	@ 0x70
 800c996:	d011      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c998:	2b70      	cmp	r3, #112	@ 0x70
 800c99a:	d81a      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c99c:	2b60      	cmp	r3, #96	@ 0x60
 800c99e:	d010      	beq.n	800c9c2 <incomingPacketValid+0x5a>
 800c9a0:	2b60      	cmp	r3, #96	@ 0x60
 800c9a2:	d816      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c9a4:	2b50      	cmp	r3, #80	@ 0x50
 800c9a6:	d009      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c9a8:	2b50      	cmp	r3, #80	@ 0x50
 800c9aa:	d812      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c9ac:	2b40      	cmp	r3, #64	@ 0x40
 800c9ae:	d005      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c9b0:	2b40      	cmp	r3, #64	@ 0x40
 800c9b2:	d80e      	bhi.n	800c9d2 <incomingPacketValid+0x6a>
 800c9b4:	2b20      	cmp	r3, #32
 800c9b6:	d001      	beq.n	800c9bc <incomingPacketValid+0x54>
 800c9b8:	2b30      	cmp	r3, #48	@ 0x30
 800c9ba:	d10a      	bne.n	800c9d2 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	73fb      	strb	r3, [r7, #15]
            break;
 800c9c0:	e00a      	b.n	800c9d8 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800c9c2:	79fb      	ldrb	r3, [r7, #7]
 800c9c4:	f003 0302 	and.w	r3, r3, #2
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d004      	beq.n	800c9d6 <incomingPacketValid+0x6e>
            {
                status = true;
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800c9d0:	e001      	b.n	800c9d6 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800c9d2:	bf00      	nop
 800c9d4:	e000      	b.n	800c9d8 <incomingPacketValid+0x70>
            break;
 800c9d6:	bf00      	nop
    }

    return status;
 800c9d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3714      	adds	r7, #20
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr

0800c9e6 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800c9e6:	b480      	push	{r7}
 800c9e8:	b087      	sub	sp, #28
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	60f8      	str	r0, [r7, #12]
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	607a      	str	r2, [r7, #4]
 800c9f2:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800c9f8:	7afb      	ldrb	r3, [r7, #11]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d106      	bne.n	800ca0c <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	429a      	cmp	r2, r3
 800ca04:	d209      	bcs.n	800ca1a <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800ca06:	2305      	movs	r3, #5
 800ca08:	75fb      	strb	r3, [r7, #23]
 800ca0a:	e006      	b.n	800ca1a <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	3302      	adds	r3, #2
 800ca10:	68fa      	ldr	r2, [r7, #12]
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d201      	bcs.n	800ca1a <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800ca16:	2305      	movs	r3, #5
 800ca18:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800ca1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	371c      	adds	r7, #28
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	4603      	mov	r3, r0
 800ca30:	6039      	str	r1, [r7, #0]
 800ca32:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800ca34:	2300      	movs	r3, #0
 800ca36:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d106      	bne.n	800ca4c <processPublishFlags+0x24>
 800ca3e:	4b20      	ldr	r3, [pc, #128]	@ (800cac0 <processPublishFlags+0x98>)
 800ca40:	4a20      	ldr	r2, [pc, #128]	@ (800cac4 <processPublishFlags+0x9c>)
 800ca42:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ca46:	4820      	ldr	r0, [pc, #128]	@ (800cac8 <processPublishFlags+0xa0>)
 800ca48:	f004 ffe6 	bl	8011a18 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800ca4c:	79fb      	ldrb	r3, [r7, #7]
 800ca4e:	f003 0304 	and.w	r3, r3, #4
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00b      	beq.n	800ca6e <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800ca56:	79fb      	ldrb	r3, [r7, #7]
 800ca58:	f003 0302 	and.w	r3, r3, #2
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d002      	beq.n	800ca66 <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800ca60:	2305      	movs	r3, #5
 800ca62:	73fb      	strb	r3, [r7, #15]
 800ca64:	e00f      	b.n	800ca86 <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	2202      	movs	r2, #2
 800ca6a:	701a      	strb	r2, [r3, #0]
 800ca6c:	e00b      	b.n	800ca86 <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800ca6e:	79fb      	ldrb	r3, [r7, #7]
 800ca70:	f003 0302 	and.w	r3, r3, #2
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d003      	beq.n	800ca80 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	701a      	strb	r2, [r3, #0]
 800ca7e:	e002      	b.n	800ca86 <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	2200      	movs	r2, #0
 800ca84:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800ca86:	7bfb      	ldrb	r3, [r7, #15]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d113      	bne.n	800cab4 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800ca8c:	79fb      	ldrb	r3, [r7, #7]
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	bf14      	ite	ne
 800ca96:	2301      	movne	r3, #1
 800ca98:	2300      	moveq	r3, #0
 800ca9a:	b2da      	uxtb	r2, r3
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800caa0:	79fb      	ldrb	r3, [r7, #7]
 800caa2:	f003 0308 	and.w	r3, r3, #8
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	bf14      	ite	ne
 800caaa:	2301      	movne	r3, #1
 800caac:	2300      	moveq	r3, #0
 800caae:	b2da      	uxtb	r2, r3
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800cab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3710      	adds	r7, #16
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}
 800cabe:	bf00      	nop
 800cac0:	08014150 	.word	0x08014150
 800cac4:	080149b4 	.word	0x080149b4
 800cac8:	0801411c 	.word	0x0801411c

0800cacc <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800cacc:	b5b0      	push	{r4, r5, r7, lr}
 800cace:	b088      	sub	sp, #32
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800cad6:	4b0c      	ldr	r3, [pc, #48]	@ (800cb08 <logConnackResponse+0x3c>)
 800cad8:	f107 0408 	add.w	r4, r7, #8
 800cadc:	461d      	mov	r5, r3
 800cade:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cae0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cae2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800cae6:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800caea:	79fb      	ldrb	r3, [r7, #7]
 800caec:	2b05      	cmp	r3, #5
 800caee:	d906      	bls.n	800cafe <logConnackResponse+0x32>
 800caf0:	4b06      	ldr	r3, [pc, #24]	@ (800cb0c <logConnackResponse+0x40>)
 800caf2:	4a07      	ldr	r2, [pc, #28]	@ (800cb10 <logConnackResponse+0x44>)
 800caf4:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800caf8:	4806      	ldr	r0, [pc, #24]	@ (800cb14 <logConnackResponse+0x48>)
 800cafa:	f004 ff8d 	bl	8011a18 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800cafe:	bf00      	nop
 800cb00:	3720      	adds	r7, #32
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bdb0      	pop	{r4, r5, r7, pc}
 800cb06:	bf00      	nop
 800cb08:	080143a4 	.word	0x080143a4
 800cb0c:	0801429c 	.word	0x0801429c
 800cb10:	080149c8 	.word	0x080149c8
 800cb14:	0801411c 	.word	0x0801411c

0800cb18 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cb22:	2300      	movs	r3, #0
 800cb24:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800cb26:	2300      	movs	r3, #0
 800cb28:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d106      	bne.n	800cb3e <deserializeConnack+0x26>
 800cb30:	4b29      	ldr	r3, [pc, #164]	@ (800cbd8 <deserializeConnack+0xc0>)
 800cb32:	4a2a      	ldr	r2, [pc, #168]	@ (800cbdc <deserializeConnack+0xc4>)
 800cb34:	f240 413e 	movw	r1, #1086	@ 0x43e
 800cb38:	4829      	ldr	r0, [pc, #164]	@ (800cbe0 <deserializeConnack+0xc8>)
 800cb3a:	f004 ff6d 	bl	8011a18 <__assert_func>
    assert( pSessionPresent != NULL );
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d106      	bne.n	800cb52 <deserializeConnack+0x3a>
 800cb44:	4b27      	ldr	r3, [pc, #156]	@ (800cbe4 <deserializeConnack+0xcc>)
 800cb46:	4a25      	ldr	r2, [pc, #148]	@ (800cbdc <deserializeConnack+0xc4>)
 800cb48:	f240 413f 	movw	r1, #1087	@ 0x43f
 800cb4c:	4824      	ldr	r0, [pc, #144]	@ (800cbe0 <deserializeConnack+0xc8>)
 800cb4e:	f004 ff63 	bl	8011a18 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	2b02      	cmp	r3, #2
 800cb5e:	d002      	beq.n	800cb66 <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800cb60:	2305      	movs	r3, #5
 800cb62:	73fb      	strb	r3, [r7, #15]
 800cb64:	e01a      	b.n	800cb9c <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	2b01      	cmp	r3, #1
 800cb6c:	d902      	bls.n	800cb74 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800cb6e:	2305      	movs	r3, #5
 800cb70:	73fb      	strb	r3, [r7, #15]
 800cb72:	e013      	b.n	800cb9c <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d00a      	beq.n	800cb96 <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	2201      	movs	r2, #1
 800cb84:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	3301      	adds	r3, #1
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d005      	beq.n	800cb9c <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800cb90:	2305      	movs	r3, #5
 800cb92:	73fb      	strb	r3, [r7, #15]
 800cb94:	e002      	b.n	800cb9c <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800cb96:	683b      	ldr	r3, [r7, #0]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800cb9c:	7bfb      	ldrb	r3, [r7, #15]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d114      	bne.n	800cbcc <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	3301      	adds	r3, #1
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	2b05      	cmp	r3, #5
 800cbaa:	d902      	bls.n	800cbb2 <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800cbac:	2305      	movs	r3, #5
 800cbae:	73fb      	strb	r3, [r7, #15]
 800cbb0:	e00c      	b.n	800cbcc <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	781b      	ldrb	r3, [r3, #0]
 800cbb8:	4618      	mov	r0, r3
 800cbba:	f7ff ff87 	bl	800cacc <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d001      	beq.n	800cbcc <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800cbc8:	2306      	movs	r3, #6
 800cbca:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800cbcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbce:	4618      	mov	r0, r3
 800cbd0:	3710      	adds	r7, #16
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}
 800cbd6:	bf00      	nop
 800cbd8:	080143bc 	.word	0x080143bc
 800cbdc:	080149dc 	.word	0x080149dc
 800cbe0:	0801411c 	.word	0x0801411c
 800cbe4:	080143d0 	.word	0x080143d0

0800cbe8 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d106      	bne.n	800cc12 <readSubackStatus+0x2a>
 800cc04:	4b17      	ldr	r3, [pc, #92]	@ (800cc64 <readSubackStatus+0x7c>)
 800cc06:	4a18      	ldr	r2, [pc, #96]	@ (800cc68 <readSubackStatus+0x80>)
 800cc08:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800cc0c:	4817      	ldr	r0, [pc, #92]	@ (800cc6c <readSubackStatus+0x84>)
 800cc0e:	f004 ff03 	bl	8011a18 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800cc12:	2300      	movs	r3, #0
 800cc14:	613b      	str	r3, [r7, #16]
 800cc16:	e019      	b.n	800cc4c <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800cc18:	683a      	ldr	r2, [r7, #0]
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	4413      	add	r3, r2
 800cc1e:	781b      	ldrb	r3, [r3, #0]
 800cc20:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800cc22:	7bfb      	ldrb	r3, [r7, #15]
 800cc24:	2b02      	cmp	r3, #2
 800cc26:	dc02      	bgt.n	800cc2e <readSubackStatus+0x46>
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	da08      	bge.n	800cc3e <readSubackStatus+0x56>
 800cc2c:	e004      	b.n	800cc38 <readSubackStatus+0x50>
 800cc2e:	2b80      	cmp	r3, #128	@ 0x80
 800cc30:	d102      	bne.n	800cc38 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800cc32:	2306      	movs	r3, #6
 800cc34:	75fb      	strb	r3, [r7, #23]

                break;
 800cc36:	e003      	b.n	800cc40 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800cc38:	2305      	movs	r3, #5
 800cc3a:	75fb      	strb	r3, [r7, #23]

                break;
 800cc3c:	e000      	b.n	800cc40 <readSubackStatus+0x58>
                break;
 800cc3e:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800cc40:	7dfb      	ldrb	r3, [r7, #23]
 800cc42:	2b05      	cmp	r3, #5
 800cc44:	d007      	beq.n	800cc56 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	613b      	str	r3, [r7, #16]
 800cc4c:	693a      	ldr	r2, [r7, #16]
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d3e1      	bcc.n	800cc18 <readSubackStatus+0x30>
 800cc54:	e000      	b.n	800cc58 <readSubackStatus+0x70>
        {
            break;
 800cc56:	bf00      	nop
        }
    }

    return status;
 800cc58:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	3718      	adds	r7, #24
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	0801441c 	.word	0x0801441c
 800cc68:	080149f0 	.word	0x080149f0
 800cc6c:	0801411c 	.word	0x0801411c

0800cc70 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b086      	sub	sp, #24
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
 800cc78:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d106      	bne.n	800cc96 <deserializeSuback+0x26>
 800cc88:	4b20      	ldr	r3, [pc, #128]	@ (800cd0c <deserializeSuback+0x9c>)
 800cc8a:	4a21      	ldr	r2, [pc, #132]	@ (800cd10 <deserializeSuback+0xa0>)
 800cc8c:	f240 5119 	movw	r1, #1305	@ 0x519
 800cc90:	4820      	ldr	r0, [pc, #128]	@ (800cd14 <deserializeSuback+0xa4>)
 800cc92:	f004 fec1 	bl	8011a18 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d106      	bne.n	800ccaa <deserializeSuback+0x3a>
 800cc9c:	4b1e      	ldr	r3, [pc, #120]	@ (800cd18 <deserializeSuback+0xa8>)
 800cc9e:	4a1c      	ldr	r2, [pc, #112]	@ (800cd10 <deserializeSuback+0xa0>)
 800cca0:	f240 511a 	movw	r1, #1306	@ 0x51a
 800cca4:	481b      	ldr	r0, [pc, #108]	@ (800cd14 <deserializeSuback+0xa4>)
 800cca6:	f004 feb7 	bl	8011a18 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	689b      	ldr	r3, [r3, #8]
 800ccae:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2b02      	cmp	r3, #2
 800ccba:	d802      	bhi.n	800ccc2 <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800ccbc:	2305      	movs	r3, #5
 800ccbe:	75fb      	strb	r3, [r7, #23]
 800ccc0:	e01e      	b.n	800cd00 <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	b21b      	sxth	r3, r3
 800ccc8:	021b      	lsls	r3, r3, #8
 800ccca:	b21a      	sxth	r2, r3
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	b21b      	sxth	r3, r3
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	b21b      	sxth	r3, r3
 800ccd8:	b29a      	uxth	r2, r3
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	881b      	ldrh	r3, [r3, #0]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d102      	bne.n	800ccec <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800cce6:	2305      	movs	r3, #5
 800cce8:	75fb      	strb	r3, [r7, #23]
 800ccea:	e009      	b.n	800cd00 <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	1e9a      	subs	r2, r3, #2
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	3302      	adds	r3, #2
 800ccf4:	4619      	mov	r1, r3
 800ccf6:	4610      	mov	r0, r2
 800ccf8:	f7ff ff76 	bl	800cbe8 <readSubackStatus>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800cd00:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3718      	adds	r7, #24
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	08014434 	.word	0x08014434
 800cd10:	08014a04 	.word	0x08014a04
 800cd14:	0801411c 	.word	0x0801411c
 800cd18:	08014444 	.word	0x08014444

0800cd1c <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b088      	sub	sp, #32
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	60f8      	str	r0, [r7, #12]
 800cd24:	60b9      	str	r1, [r7, #8]
 800cd26:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d106      	bne.n	800cd44 <deserializePublish+0x28>
 800cd36:	4b54      	ldr	r3, [pc, #336]	@ (800ce88 <deserializePublish+0x16c>)
 800cd38:	4a54      	ldr	r2, [pc, #336]	@ (800ce8c <deserializePublish+0x170>)
 800cd3a:	f240 517e 	movw	r1, #1406	@ 0x57e
 800cd3e:	4854      	ldr	r0, [pc, #336]	@ (800ce90 <deserializePublish+0x174>)
 800cd40:	f004 fe6a 	bl	8011a18 <__assert_func>
    assert( pPacketId != NULL );
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d106      	bne.n	800cd58 <deserializePublish+0x3c>
 800cd4a:	4b52      	ldr	r3, [pc, #328]	@ (800ce94 <deserializePublish+0x178>)
 800cd4c:	4a4f      	ldr	r2, [pc, #316]	@ (800ce8c <deserializePublish+0x170>)
 800cd4e:	f240 517f 	movw	r1, #1407	@ 0x57f
 800cd52:	484f      	ldr	r0, [pc, #316]	@ (800ce90 <deserializePublish+0x174>)
 800cd54:	f004 fe60 	bl	8011a18 <__assert_func>
    assert( pPublishInfo != NULL );
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d106      	bne.n	800cd6c <deserializePublish+0x50>
 800cd5e:	4b4e      	ldr	r3, [pc, #312]	@ (800ce98 <deserializePublish+0x17c>)
 800cd60:	4a4a      	ldr	r2, [pc, #296]	@ (800ce8c <deserializePublish+0x170>)
 800cd62:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800cd66:	484a      	ldr	r0, [pc, #296]	@ (800ce90 <deserializePublish+0x174>)
 800cd68:	f004 fe56 	bl	8011a18 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	685b      	ldr	r3, [r3, #4]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d106      	bne.n	800cd82 <deserializePublish+0x66>
 800cd74:	4b49      	ldr	r3, [pc, #292]	@ (800ce9c <deserializePublish+0x180>)
 800cd76:	4a45      	ldr	r2, [pc, #276]	@ (800ce8c <deserializePublish+0x170>)
 800cd78:	f240 5181 	movw	r1, #1409	@ 0x581
 800cd7c:	4844      	ldr	r0, [pc, #272]	@ (800ce90 <deserializePublish+0x174>)
 800cd7e:	f004 fe4b 	bl	8011a18 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	685b      	ldr	r3, [r3, #4]
 800cd86:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	f003 030f 	and.w	r3, r3, #15
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	6879      	ldr	r1, [r7, #4]
 800cd94:	4618      	mov	r0, r3
 800cd96:	f7ff fe47 	bl	800ca28 <processPublishFlags>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800cd9e:	7ffb      	ldrb	r3, [r7, #31]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d109      	bne.n	800cdb8 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	6898      	ldr	r0, [r3, #8]
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	2203      	movs	r2, #3
 800cdae:	4619      	mov	r1, r3
 800cdb0:	f7ff fe19 	bl	800c9e6 <checkPublishRemainingLength>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800cdb8:	7ffb      	ldrb	r3, [r7, #31]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d119      	bne.n	800cdf2 <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	b21b      	sxth	r3, r3
 800cdc4:	021b      	lsls	r3, r3, #8
 800cdc6:	b21a      	sxth	r2, r3
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	3301      	adds	r3, #1
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	b21b      	sxth	r3, r3
 800cdd0:	4313      	orrs	r3, r2
 800cdd2:	b21b      	sxth	r3, r3
 800cdd4:	b29a      	uxth	r2, r3
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	6898      	ldr	r0, [r3, #8]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cde6:	3302      	adds	r3, #2
 800cde8:	461a      	mov	r2, r3
 800cdea:	f7ff fdfc 	bl	800c9e6 <checkPublishRemainingLength>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800cdf2:	7ffb      	ldrb	r3, [r7, #31]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d124      	bne.n	800ce42 <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	1c9a      	adds	r2, r3, #2
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	687a      	ldr	r2, [r7, #4]
 800ce06:	8912      	ldrh	r2, [r2, #8]
 800ce08:	4413      	add	r3, r2
 800ce0a:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	781b      	ldrb	r3, [r3, #0]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d016      	beq.n	800ce42 <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800ce14:	69bb      	ldr	r3, [r7, #24]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	b21b      	sxth	r3, r3
 800ce1a:	021b      	lsls	r3, r3, #8
 800ce1c:	b21a      	sxth	r2, r3
 800ce1e:	69bb      	ldr	r3, [r7, #24]
 800ce20:	3301      	adds	r3, #1
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	b21b      	sxth	r3, r3
 800ce26:	4313      	orrs	r3, r2
 800ce28:	b21b      	sxth	r3, r3
 800ce2a:	b29a      	uxth	r2, r3
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800ce30:	69bb      	ldr	r3, [r7, #24]
 800ce32:	3302      	adds	r3, #2
 800ce34:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	881b      	ldrh	r3, [r3, #0]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d101      	bne.n	800ce42 <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800ce3e:	2305      	movs	r3, #5
 800ce40:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800ce42:	7ffb      	ldrb	r3, [r7, #31]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d119      	bne.n	800ce7c <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	689b      	ldr	r3, [r3, #8]
 800ce4c:	687a      	ldr	r2, [r7, #4]
 800ce4e:	8912      	ldrh	r2, [r2, #8]
 800ce50:	1a9b      	subs	r3, r3, r2
 800ce52:	1e9a      	subs	r2, r3, #2
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	781b      	ldrb	r3, [r3, #0]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d004      	beq.n	800ce6a <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	691b      	ldr	r3, [r3, #16]
 800ce64:	1e9a      	subs	r2, r3, #2
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	691b      	ldr	r3, [r3, #16]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d001      	beq.n	800ce76 <deserializePublish+0x15a>
 800ce72:	69bb      	ldr	r3, [r7, #24]
 800ce74:	e000      	b.n	800ce78 <deserializePublish+0x15c>
 800ce76:	2300      	movs	r3, #0
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800ce7c:	7ffb      	ldrb	r3, [r7, #31]
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3720      	adds	r7, #32
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	08014460 	.word	0x08014460
 800ce8c:	08014a18 	.word	0x08014a18
 800ce90:	0801411c 	.word	0x0801411c
 800ce94:	08014478 	.word	0x08014478
 800ce98:	08014150 	.word	0x08014150
 800ce9c:	0801448c 	.word	0x0801448c

0800cea0 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b084      	sub	sp, #16
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
 800cea8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d106      	bne.n	800cec2 <deserializeSimpleAck+0x22>
 800ceb4:	4b19      	ldr	r3, [pc, #100]	@ (800cf1c <deserializeSimpleAck+0x7c>)
 800ceb6:	4a1a      	ldr	r2, [pc, #104]	@ (800cf20 <deserializeSimpleAck+0x80>)
 800ceb8:	f240 51db 	movw	r1, #1499	@ 0x5db
 800cebc:	4819      	ldr	r0, [pc, #100]	@ (800cf24 <deserializeSimpleAck+0x84>)
 800cebe:	f004 fdab 	bl	8011a18 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d106      	bne.n	800ced6 <deserializeSimpleAck+0x36>
 800cec8:	4b17      	ldr	r3, [pc, #92]	@ (800cf28 <deserializeSimpleAck+0x88>)
 800ceca:	4a15      	ldr	r2, [pc, #84]	@ (800cf20 <deserializeSimpleAck+0x80>)
 800cecc:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800ced0:	4814      	ldr	r0, [pc, #80]	@ (800cf24 <deserializeSimpleAck+0x84>)
 800ced2:	f004 fda1 	bl	8011a18 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	689b      	ldr	r3, [r3, #8]
 800ceda:	2b02      	cmp	r3, #2
 800cedc:	d002      	beq.n	800cee4 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800cede:	2305      	movs	r3, #5
 800cee0:	73fb      	strb	r3, [r7, #15]
 800cee2:	e015      	b.n	800cf10 <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	685b      	ldr	r3, [r3, #4]
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	b21b      	sxth	r3, r3
 800ceec:	021b      	lsls	r3, r3, #8
 800ceee:	b21a      	sxth	r2, r3
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	3301      	adds	r3, #1
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	b21b      	sxth	r3, r3
 800cefa:	4313      	orrs	r3, r2
 800cefc:	b21b      	sxth	r3, r3
 800cefe:	b29a      	uxth	r2, r3
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	881b      	ldrh	r3, [r3, #0]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d101      	bne.n	800cf10 <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800cf0c:	2305      	movs	r3, #5
 800cf0e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800cf10:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	3710      	adds	r7, #16
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd80      	pop	{r7, pc}
 800cf1a:	bf00      	nop
 800cf1c:	080144b4 	.word	0x080144b4
 800cf20:	08014a2c 	.word	0x08014a2c
 800cf24:	0801411c 	.word	0x0801411c
 800cf28:	08014444 	.word	0x08014444

0800cf2c <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b084      	sub	sp, #16
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800cf34:	2300      	movs	r3, #0
 800cf36:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d106      	bne.n	800cf4c <deserializePingresp+0x20>
 800cf3e:	4b09      	ldr	r3, [pc, #36]	@ (800cf64 <deserializePingresp+0x38>)
 800cf40:	4a09      	ldr	r2, [pc, #36]	@ (800cf68 <deserializePingresp+0x3c>)
 800cf42:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800cf46:	4809      	ldr	r0, [pc, #36]	@ (800cf6c <deserializePingresp+0x40>)
 800cf48:	f004 fd66 	bl	8011a18 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	689b      	ldr	r3, [r3, #8]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d001      	beq.n	800cf58 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800cf54:	2305      	movs	r3, #5
 800cf56:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800cf58:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3710      	adds	r7, #16
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	080144c4 	.word	0x080144c4
 800cf68:	08014a44 	.word	0x08014a44
 800cf6c:	0801411c 	.word	0x0801411c

0800cf70 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b086      	sub	sp, #24
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	60f8      	str	r0, [r7, #12]
 800cf78:	60b9      	str	r1, [r7, #8]
 800cf7a:	607a      	str	r2, [r7, #4]
 800cf7c:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800cf82:	2300      	movs	r3, #0
 800cf84:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800cf86:	693b      	ldr	r3, [r7, #16]
 800cf88:	2210      	movs	r2, #16
 800cf8a:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	3301      	adds	r3, #1
 800cf90:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800cf92:	6839      	ldr	r1, [r7, #0]
 800cf94:	6938      	ldr	r0, [r7, #16]
 800cf96:	f7ff faed 	bl	800c574 <encodeRemainingLength>
 800cf9a:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800cf9c:	2204      	movs	r2, #4
 800cf9e:	492f      	ldr	r1, [pc, #188]	@ (800d05c <MQTT_SerializeConnectFixedHeader+0xec>)
 800cfa0:	6938      	ldr	r0, [r7, #16]
 800cfa2:	f7ff fb1f 	bl	800c5e4 <encodeString>
 800cfa6:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800cfa8:	693b      	ldr	r3, [r7, #16]
 800cfaa:	2204      	movs	r2, #4
 800cfac:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	3301      	adds	r3, #1
 800cfb2:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d003      	beq.n	800cfc4 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800cfbc:	7dfb      	ldrb	r3, [r7, #23]
 800cfbe:	f043 0302 	orr.w	r3, r3, #2
 800cfc2:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	68db      	ldr	r3, [r3, #12]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d003      	beq.n	800cfd4 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800cfcc:	7dfb      	ldrb	r3, [r7, #23]
 800cfce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfd2:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	695b      	ldr	r3, [r3, #20]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d003      	beq.n	800cfe4 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800cfdc:	7dfb      	ldrb	r3, [r7, #23]
 800cfde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfe2:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d01c      	beq.n	800d024 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800cfea:	7dfb      	ldrb	r3, [r7, #23]
 800cfec:	f043 0304 	orr.w	r3, r3, #4
 800cff0:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	2b01      	cmp	r3, #1
 800cff8:	d104      	bne.n	800d004 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800cffa:	7dfb      	ldrb	r3, [r7, #23]
 800cffc:	f043 0308 	orr.w	r3, r3, #8
 800d000:	75fb      	strb	r3, [r7, #23]
 800d002:	e007      	b.n	800d014 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	781b      	ldrb	r3, [r3, #0]
 800d008:	2b02      	cmp	r3, #2
 800d00a:	d103      	bne.n	800d014 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800d00c:	7dfb      	ldrb	r3, [r7, #23]
 800d00e:	f043 0310 	orr.w	r3, r3, #16
 800d012:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	785b      	ldrb	r3, [r3, #1]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d003      	beq.n	800d024 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800d01c:	7dfb      	ldrb	r3, [r7, #23]
 800d01e:	f043 0320 	orr.w	r3, r3, #32
 800d022:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	7dfa      	ldrb	r2, [r7, #23]
 800d028:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	3301      	adds	r3, #1
 800d02e:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800d030:	68bb      	ldr	r3, [r7, #8]
 800d032:	885b      	ldrh	r3, [r3, #2]
 800d034:	0a1b      	lsrs	r3, r3, #8
 800d036:	b29b      	uxth	r3, r3
 800d038:	b2da      	uxtb	r2, r3
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	885a      	ldrh	r2, [r3, #2]
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	3301      	adds	r3, #1
 800d046:	b2d2      	uxtb	r2, r2
 800d048:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	3302      	adds	r3, #2
 800d04e:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800d050:	693b      	ldr	r3, [r7, #16]
}
 800d052:	4618      	mov	r0, r3
 800d054:	3718      	adds	r7, #24
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
 800d05a:	bf00      	nop
 800d05c:	080144d8 	.word	0x080144d8

0800d060 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b088      	sub	sp, #32
 800d064:	af00      	add	r7, sp, #0
 800d066:	60f8      	str	r0, [r7, #12]
 800d068:	60b9      	str	r1, [r7, #8]
 800d06a:	607a      	str	r2, [r7, #4]
 800d06c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d06e:	2300      	movs	r3, #0
 800d070:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800d072:	230a      	movs	r3, #10
 800d074:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d005      	beq.n	800d088 <MQTT_GetConnectPacketSize+0x28>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d002      	beq.n	800d088 <MQTT_GetConnectPacketSize+0x28>
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d102      	bne.n	800d08e <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d088:	2301      	movs	r3, #1
 800d08a:	77fb      	strb	r3, [r7, #31]
 800d08c:	e06f      	b.n	800d16e <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	891b      	ldrh	r3, [r3, #8]
 800d092:	2b00      	cmp	r3, #0
 800d094:	bf0c      	ite	eq
 800d096:	2301      	moveq	r3, #1
 800d098:	2300      	movne	r3, #0
 800d09a:	b2da      	uxtb	r2, r3
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d004      	beq.n	800d0ae <MQTT_GetConnectPacketSize+0x4e>
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	685b      	ldr	r3, [r3, #4]
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d101      	bne.n	800d0b2 <MQTT_GetConnectPacketSize+0x52>
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	e000      	b.n	800d0b4 <MQTT_GetConnectPacketSize+0x54>
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	f003 0301 	and.w	r3, r3, #1
 800d0b8:	b2db      	uxtb	r3, r3
 800d0ba:	4053      	eors	r3, r2
 800d0bc:	b2db      	uxtb	r3, r3
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d002      	beq.n	800d0c8 <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	77fb      	strb	r3, [r7, #31]
 800d0c6:	e052      	b.n	800d16e <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	891b      	ldrh	r3, [r3, #8]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d109      	bne.n	800d0e4 <MQTT_GetConnectPacketSize+0x84>
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	781b      	ldrb	r3, [r3, #0]
 800d0d4:	f083 0301 	eor.w	r3, r3, #1
 800d0d8:	b2db      	uxtb	r3, r3
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d002      	beq.n	800d0e4 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800d0de:	2301      	movs	r3, #1
 800d0e0:	77fb      	strb	r3, [r7, #31]
 800d0e2:	e044      	b.n	800d16e <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d007      	beq.n	800d0fa <MQTT_GetConnectPacketSize+0x9a>
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	691b      	ldr	r3, [r3, #16]
 800d0ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0f2:	d302      	bcc.n	800d0fa <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	77fb      	strb	r3, [r7, #31]
 800d0f8:	e039      	b.n	800d16e <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	891b      	ldrh	r3, [r3, #8]
 800d0fe:	461a      	mov	r2, r3
 800d100:	69bb      	ldr	r3, [r7, #24]
 800d102:	4413      	add	r3, r2
 800d104:	3302      	adds	r3, #2
 800d106:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d009      	beq.n	800d122 <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	891b      	ldrh	r3, [r3, #8]
 800d112:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d118:	441a      	add	r2, r3
 800d11a:	69bb      	ldr	r3, [r7, #24]
 800d11c:	4413      	add	r3, r2
 800d11e:	3304      	adds	r3, #4
 800d120:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d006      	beq.n	800d138 <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	8a1b      	ldrh	r3, [r3, #16]
 800d12e:	461a      	mov	r2, r3
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	4413      	add	r3, r2
 800d134:	3302      	adds	r3, #2
 800d136:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	695b      	ldr	r3, [r3, #20]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d006      	beq.n	800d14e <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	8b1b      	ldrh	r3, [r3, #24]
 800d144:	461a      	mov	r2, r3
 800d146:	69bb      	ldr	r3, [r7, #24]
 800d148:	4413      	add	r3, r2
 800d14a:	3302      	adds	r3, #2
 800d14c:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800d14e:	69bb      	ldr	r3, [r7, #24]
 800d150:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800d152:	69b8      	ldr	r0, [r7, #24]
 800d154:	f7ff f9ec 	bl	800c530 <remainingLengthEncodedSize>
 800d158:	4603      	mov	r3, r0
 800d15a:	3301      	adds	r3, #1
 800d15c:	69ba      	ldr	r2, [r7, #24]
 800d15e:	4413      	add	r3, r2
 800d160:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	697a      	ldr	r2, [r7, #20]
 800d166:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	69ba      	ldr	r2, [r7, #24]
 800d16c:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800d16e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d170:	4618      	mov	r0, r3
 800d172:	3720      	adds	r7, #32
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b086      	sub	sp, #24
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d184:	2300      	movs	r3, #0
 800d186:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d005      	beq.n	800d19a <MQTT_GetPublishPacketSize+0x22>
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d002      	beq.n	800d19a <MQTT_GetPublishPacketSize+0x22>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d102      	bne.n	800d1a0 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d19a:	2301      	movs	r3, #1
 800d19c:	75fb      	strb	r3, [r7, #23]
 800d19e:	e017      	b.n	800d1d0 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	685b      	ldr	r3, [r3, #4]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d003      	beq.n	800d1b0 <MQTT_GetPublishPacketSize+0x38>
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	891b      	ldrh	r3, [r3, #8]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d102      	bne.n	800d1b6 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	75fb      	strb	r3, [r7, #23]
 800d1b4:	e00c      	b.n	800d1d0 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800d1b6:	687a      	ldr	r2, [r7, #4]
 800d1b8:	68b9      	ldr	r1, [r7, #8]
 800d1ba:	68f8      	ldr	r0, [r7, #12]
 800d1bc:	f7ff fa50 	bl	800c660 <calculatePublishPacketSize>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	f083 0301 	eor.w	r3, r3, #1
 800d1c6:	b2db      	uxtb	r3, r3
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d001      	beq.n	800d1d0 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d1d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3718      	adds	r7, #24
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}

0800d1da <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800d1da:	b480      	push	{r7}
 800d1dc:	b085      	sub	sp, #20
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	6078      	str	r0, [r7, #4]
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	70fb      	strb	r3, [r7, #3]
 800d1e6:	4613      	mov	r3, r2
 800d1e8:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d102      	bne.n	800d1fa <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	73fb      	strb	r3, [r7, #15]
 800d1f8:	e03b      	b.n	800d272 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d102      	bne.n	800d208 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d202:	2301      	movs	r3, #1
 800d204:	73fb      	strb	r3, [r7, #15]
 800d206:	e034      	b.n	800d272 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	2b03      	cmp	r3, #3
 800d20e:	d802      	bhi.n	800d216 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800d210:	2302      	movs	r3, #2
 800d212:	73fb      	strb	r3, [r7, #15]
 800d214:	e02d      	b.n	800d272 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800d216:	883b      	ldrh	r3, [r7, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d102      	bne.n	800d222 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800d21c:	2301      	movs	r3, #1
 800d21e:	73fb      	strb	r3, [r7, #15]
 800d220:	e027      	b.n	800d272 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800d222:	78fb      	ldrb	r3, [r7, #3]
 800d224:	2b70      	cmp	r3, #112	@ 0x70
 800d226:	d009      	beq.n	800d23c <MQTT_SerializeAck+0x62>
 800d228:	2b70      	cmp	r3, #112	@ 0x70
 800d22a:	dc1f      	bgt.n	800d26c <MQTT_SerializeAck+0x92>
 800d22c:	2b62      	cmp	r3, #98	@ 0x62
 800d22e:	d005      	beq.n	800d23c <MQTT_SerializeAck+0x62>
 800d230:	2b62      	cmp	r3, #98	@ 0x62
 800d232:	dc1b      	bgt.n	800d26c <MQTT_SerializeAck+0x92>
 800d234:	2b40      	cmp	r3, #64	@ 0x40
 800d236:	d001      	beq.n	800d23c <MQTT_SerializeAck+0x62>
 800d238:	2b50      	cmp	r3, #80	@ 0x50
 800d23a:	d117      	bne.n	800d26c <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	78fa      	ldrb	r2, [r7, #3]
 800d242:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	3301      	adds	r3, #1
 800d24a:	2202      	movs	r2, #2
 800d24c:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800d24e:	883b      	ldrh	r3, [r7, #0]
 800d250:	0a1b      	lsrs	r3, r3, #8
 800d252:	b29a      	uxth	r2, r3
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	3302      	adds	r3, #2
 800d25a:	b2d2      	uxtb	r2, r2
 800d25c:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3303      	adds	r3, #3
 800d264:	883a      	ldrh	r2, [r7, #0]
 800d266:	b2d2      	uxtb	r2, r2
 800d268:	701a      	strb	r2, [r3, #0]
                break;
 800d26a:	e002      	b.n	800d272 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800d26c:	2301      	movs	r3, #1
 800d26e:	73fb      	strb	r3, [r7, #15]
                break;
 800d270:	bf00      	nop
        }
    }

    return status;
 800d272:	7bfb      	ldrb	r3, [r7, #15]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3714      	adds	r7, #20
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr

0800d280 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800d280:	b480      	push	{r7}
 800d282:	b085      	sub	sp, #20
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d288:	2300      	movs	r3, #0
 800d28a:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d102      	bne.n	800d298 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800d292:	2301      	movs	r3, #1
 800d294:	73fb      	strb	r3, [r7, #15]
 800d296:	e002      	b.n	800d29e <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2202      	movs	r2, #2
 800d29c:	601a      	str	r2, [r3, #0]
    }

    return status;
 800d29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3714      	adds	r7, #20
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d102      	bne.n	800d2c4 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	73fb      	strb	r3, [r7, #15]
 800d2c2:	e005      	b.n	800d2d0 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d101      	bne.n	800d2d0 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d2cc:	2301      	movs	r3, #1
 800d2ce:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800d2d0:	7bfb      	ldrb	r3, [r7, #15]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d105      	bne.n	800d2e2 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	685b      	ldr	r3, [r3, #4]
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	d801      	bhi.n	800d2e2 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800d2de:	2302      	movs	r3, #2
 800d2e0:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d108      	bne.n	800d2fa <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	22c0      	movs	r2, #192	@ 0xc0
 800d2ee:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d2fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3714      	adds	r7, #20
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b086      	sub	sp, #24
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d314:	2300      	movs	r3, #0
 800d316:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d005      	beq.n	800d32a <MQTT_DeserializePublish+0x22>
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d002      	beq.n	800d32a <MQTT_DeserializePublish+0x22>
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d102      	bne.n	800d330 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800d32a:	2301      	movs	r3, #1
 800d32c:	75fb      	strb	r3, [r7, #23]
 800d32e:	e016      	b.n	800d35e <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d338:	2b30      	cmp	r3, #48	@ 0x30
 800d33a:	d002      	beq.n	800d342 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d33c:	2301      	movs	r3, #1
 800d33e:	75fb      	strb	r3, [r7, #23]
 800d340:	e00d      	b.n	800d35e <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	685b      	ldr	r3, [r3, #4]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d102      	bne.n	800d350 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800d34a:	2301      	movs	r3, #1
 800d34c:	75fb      	strb	r3, [r7, #23]
 800d34e:	e006      	b.n	800d35e <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800d350:	687a      	ldr	r2, [r7, #4]
 800d352:	68b9      	ldr	r1, [r7, #8]
 800d354:	68f8      	ldr	r0, [r7, #12]
 800d356:	f7ff fce1 	bl	800cd1c <deserializePublish>
 800d35a:	4603      	mov	r3, r0
 800d35c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800d35e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d360:	4618      	mov	r0, r3
 800d362:	3718      	adds	r7, #24
 800d364:	46bd      	mov	sp, r7
 800d366:	bd80      	pop	{r7, pc}

0800d368 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b086      	sub	sp, #24
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	60f8      	str	r0, [r7, #12]
 800d370:	60b9      	str	r1, [r7, #8]
 800d372:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d374:	2300      	movs	r3, #0
 800d376:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d102      	bne.n	800d384 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800d37e:	2301      	movs	r3, #1
 800d380:	75fb      	strb	r3, [r7, #23]
 800d382:	e05f      	b.n	800d444 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d10a      	bne.n	800d3a0 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800d38e:	2b20      	cmp	r3, #32
 800d390:	d006      	beq.n	800d3a0 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d396:	2bd0      	cmp	r3, #208	@ 0xd0
 800d398:	d002      	beq.n	800d3a0 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d39a:	2301      	movs	r3, #1
 800d39c:	75fb      	strb	r3, [r7, #23]
 800d39e:	e051      	b.n	800d444 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d106      	bne.n	800d3b4 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800d3aa:	2b20      	cmp	r3, #32
 800d3ac:	d102      	bne.n	800d3b4 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	75fb      	strb	r3, [r7, #23]
 800d3b2:	e047      	b.n	800d444 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	685b      	ldr	r3, [r3, #4]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d106      	bne.n	800d3ca <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d3c0:	2bd0      	cmp	r3, #208	@ 0xd0
 800d3c2:	d002      	beq.n	800d3ca <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	75fb      	strb	r3, [r7, #23]
 800d3c8:	e03c      	b.n	800d444 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	781b      	ldrb	r3, [r3, #0]
 800d3ce:	2bd0      	cmp	r3, #208	@ 0xd0
 800d3d0:	d028      	beq.n	800d424 <MQTT_DeserializeAck+0xbc>
 800d3d2:	2bd0      	cmp	r3, #208	@ 0xd0
 800d3d4:	dc33      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3d6:	2bb0      	cmp	r3, #176	@ 0xb0
 800d3d8:	d02a      	beq.n	800d430 <MQTT_DeserializeAck+0xc8>
 800d3da:	2bb0      	cmp	r3, #176	@ 0xb0
 800d3dc:	dc2f      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3de:	2b90      	cmp	r3, #144	@ 0x90
 800d3e0:	d019      	beq.n	800d416 <MQTT_DeserializeAck+0xae>
 800d3e2:	2b90      	cmp	r3, #144	@ 0x90
 800d3e4:	dc2b      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3e6:	2b70      	cmp	r3, #112	@ 0x70
 800d3e8:	d022      	beq.n	800d430 <MQTT_DeserializeAck+0xc8>
 800d3ea:	2b70      	cmp	r3, #112	@ 0x70
 800d3ec:	dc27      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3ee:	2b62      	cmp	r3, #98	@ 0x62
 800d3f0:	d01e      	beq.n	800d430 <MQTT_DeserializeAck+0xc8>
 800d3f2:	2b62      	cmp	r3, #98	@ 0x62
 800d3f4:	dc23      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3f6:	2b50      	cmp	r3, #80	@ 0x50
 800d3f8:	d01a      	beq.n	800d430 <MQTT_DeserializeAck+0xc8>
 800d3fa:	2b50      	cmp	r3, #80	@ 0x50
 800d3fc:	dc1f      	bgt.n	800d43e <MQTT_DeserializeAck+0xd6>
 800d3fe:	2b20      	cmp	r3, #32
 800d400:	d002      	beq.n	800d408 <MQTT_DeserializeAck+0xa0>
 800d402:	2b40      	cmp	r3, #64	@ 0x40
 800d404:	d014      	beq.n	800d430 <MQTT_DeserializeAck+0xc8>
 800d406:	e01a      	b.n	800d43e <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800d408:	6879      	ldr	r1, [r7, #4]
 800d40a:	68f8      	ldr	r0, [r7, #12]
 800d40c:	f7ff fb84 	bl	800cb18 <deserializeConnack>
 800d410:	4603      	mov	r3, r0
 800d412:	75fb      	strb	r3, [r7, #23]
                break;
 800d414:	e016      	b.n	800d444 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800d416:	68b9      	ldr	r1, [r7, #8]
 800d418:	68f8      	ldr	r0, [r7, #12]
 800d41a:	f7ff fc29 	bl	800cc70 <deserializeSuback>
 800d41e:	4603      	mov	r3, r0
 800d420:	75fb      	strb	r3, [r7, #23]
                break;
 800d422:	e00f      	b.n	800d444 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800d424:	68f8      	ldr	r0, [r7, #12]
 800d426:	f7ff fd81 	bl	800cf2c <deserializePingresp>
 800d42a:	4603      	mov	r3, r0
 800d42c:	75fb      	strb	r3, [r7, #23]
                break;
 800d42e:	e009      	b.n	800d444 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800d430:	68b9      	ldr	r1, [r7, #8]
 800d432:	68f8      	ldr	r0, [r7, #12]
 800d434:	f7ff fd34 	bl	800cea0 <deserializeSimpleAck>
 800d438:	4603      	mov	r3, r0
 800d43a:	75fb      	strb	r3, [r7, #23]
                break;
 800d43c:	e002      	b.n	800d444 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800d43e:	2305      	movs	r3, #5
 800d440:	75fb      	strb	r3, [r7, #23]
                break;
 800d442:	bf00      	nop
        }
    }

    return status;
 800d444:	7dfb      	ldrb	r3, [r7, #23]
}
 800d446:	4618      	mov	r0, r3
 800d448:	3718      	adds	r7, #24
 800d44a:	46bd      	mov	sp, r7
 800d44c:	bd80      	pop	{r7, pc}

0800d44e <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800d44e:	b580      	push	{r7, lr}
 800d450:	b086      	sub	sp, #24
 800d452:	af00      	add	r7, sp, #0
 800d454:	60f8      	str	r0, [r7, #12]
 800d456:	60b9      	str	r1, [r7, #8]
 800d458:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d45a:	2300      	movs	r3, #0
 800d45c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800d45e:	2300      	movs	r3, #0
 800d460:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d102      	bne.n	800d46e <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d468:	2301      	movs	r3, #1
 800d46a:	75fb      	strb	r3, [r7, #23]
 800d46c:	e005      	b.n	800d47a <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800d46e:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2201      	movs	r2, #1
 800d474:	68b8      	ldr	r0, [r7, #8]
 800d476:	4798      	blx	r3
 800d478:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	2b01      	cmp	r3, #1
 800d47e:	d119      	bne.n	800d4b4 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	4618      	mov	r0, r3
 800d486:	f7ff fa6f 	bl	800c968 <incomingPacketValid>
 800d48a:	4603      	mov	r3, r0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d00e      	beq.n	800d4ae <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800d490:	68b9      	ldr	r1, [r7, #8]
 800d492:	68f8      	ldr	r0, [r7, #12]
 800d494:	f7ff f9b5 	bl	800c802 <getRemainingLength>
 800d498:	4602      	mov	r2, r0
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	689b      	ldr	r3, [r3, #8]
 800d4a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4a6:	d113      	bne.n	800d4d0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800d4a8:	2305      	movs	r3, #5
 800d4aa:	75fb      	strb	r3, [r7, #23]
 800d4ac:	e010      	b.n	800d4d0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d4ae:	2305      	movs	r3, #5
 800d4b0:	75fb      	strb	r3, [r7, #23]
 800d4b2:	e00d      	b.n	800d4d0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800d4b4:	7dfb      	ldrb	r3, [r7, #23]
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	d005      	beq.n	800d4c6 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d102      	bne.n	800d4c6 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800d4c0:	2307      	movs	r3, #7
 800d4c2:	75fb      	strb	r3, [r7, #23]
 800d4c4:	e004      	b.n	800d4d0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800d4c6:	7dfb      	ldrb	r3, [r7, #23]
 800d4c8:	2b01      	cmp	r3, #1
 800d4ca:	d001      	beq.n	800d4d0 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800d4cc:	2304      	movs	r3, #4
 800d4ce:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800d4d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3718      	adds	r7, #24
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}

0800d4da <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800d4da:	b480      	push	{r7}
 800d4dc:	b085      	sub	sp, #20
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	6078      	str	r0, [r7, #4]
 800d4e2:	460b      	mov	r3, r1
 800d4e4:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d102      	bne.n	800d4f6 <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	73fb      	strb	r3, [r7, #15]
 800d4f4:	e01a      	b.n	800d52c <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d4fe:	2b30      	cmp	r3, #48	@ 0x30
 800d500:	d002      	beq.n	800d508 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800d502:	2301      	movs	r3, #1
 800d504:	73fb      	strb	r3, [r7, #15]
 800d506:	e011      	b.n	800d52c <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800d508:	78fb      	ldrb	r3, [r7, #3]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d007      	beq.n	800d51e <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	f043 0308 	orr.w	r3, r3, #8
 800d516:	b2da      	uxtb	r2, r3
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	701a      	strb	r2, [r3, #0]
 800d51c:	e006      	b.n	800d52c <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	781b      	ldrb	r3, [r3, #0]
 800d522:	f023 0308 	bic.w	r3, r3, #8
 800d526:	b2da      	uxtb	r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d52c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3714      	adds	r7, #20
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr

0800d53a <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800d53a:	b580      	push	{r7, lr}
 800d53c:	b086      	sub	sp, #24
 800d53e:	af00      	add	r7, sp, #0
 800d540:	60f8      	str	r0, [r7, #12]
 800d542:	60b9      	str	r1, [r7, #8]
 800d544:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d546:	2300      	movs	r3, #0
 800d548:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d102      	bne.n	800d556 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d550:	2301      	movs	r3, #1
 800d552:	75fb      	strb	r3, [r7, #23]
 800d554:	e016      	b.n	800d584 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d102      	bne.n	800d562 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800d55c:	2301      	movs	r3, #1
 800d55e:	75fb      	strb	r3, [r7, #23]
 800d560:	e010      	b.n	800d584 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d102      	bne.n	800d56e <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d568:	2301      	movs	r3, #1
 800d56a:	75fb      	strb	r3, [r7, #23]
 800d56c:	e00a      	b.n	800d584 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d102      	bne.n	800d57c <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800d576:	2307      	movs	r3, #7
 800d578:	75fb      	strb	r3, [r7, #23]
 800d57a:	e003      	b.n	800d584 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	781a      	ldrb	r2, [r3, #0]
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d584:	7dfb      	ldrb	r3, [r7, #23]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d111      	bne.n	800d5ae <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	4618      	mov	r0, r3
 800d590:	f7ff f9ea 	bl	800c968 <incomingPacketValid>
 800d594:	4603      	mov	r3, r0
 800d596:	2b00      	cmp	r3, #0
 800d598:	d007      	beq.n	800d5aa <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800d59a:	687a      	ldr	r2, [r7, #4]
 800d59c:	68b9      	ldr	r1, [r7, #8]
 800d59e:	68f8      	ldr	r0, [r7, #12]
 800d5a0:	f7ff f983 	bl	800c8aa <processRemainingLength>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	75fb      	strb	r3, [r7, #23]
 800d5a8:	e001      	b.n	800d5ae <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d5aa:	2305      	movs	r3, #5
 800d5ac:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d5ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3718      	adds	r7, #24
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800d5b8:	b490      	push	{r4, r7}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	4604      	mov	r4, r0
 800d5c0:	4608      	mov	r0, r1
 800d5c2:	4611      	mov	r1, r2
 800d5c4:	461a      	mov	r2, r3
 800d5c6:	4623      	mov	r3, r4
 800d5c8:	71fb      	strb	r3, [r7, #7]
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	71bb      	strb	r3, [r7, #6]
 800d5ce:	460b      	mov	r3, r1
 800d5d0:	717b      	strb	r3, [r7, #5]
 800d5d2:	4613      	mov	r3, r2
 800d5d4:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d5da:	79fb      	ldrb	r3, [r7, #7]
 800d5dc:	2b07      	cmp	r3, #7
 800d5de:	d848      	bhi.n	800d672 <validateTransitionPublish+0xba>
 800d5e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d5e8 <validateTransitionPublish+0x30>)
 800d5e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5e6:	bf00      	nop
 800d5e8:	0800d609 	.word	0x0800d609
 800d5ec:	0800d62d 	.word	0x0800d62d
 800d5f0:	0800d673 	.word	0x0800d673
 800d5f4:	0800d673 	.word	0x0800d673
 800d5f8:	0800d673 	.word	0x0800d673
 800d5fc:	0800d673 	.word	0x0800d673
 800d600:	0800d657 	.word	0x0800d657
 800d604:	0800d665 	.word	0x0800d665
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800d608:	797b      	ldrb	r3, [r7, #5]
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d133      	bne.n	800d676 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800d60e:	79bb      	ldrb	r3, [r7, #6]
 800d610:	2b02      	cmp	r3, #2
 800d612:	d002      	beq.n	800d61a <validateTransitionPublish+0x62>
 800d614:	79bb      	ldrb	r3, [r7, #6]
 800d616:	2b03      	cmp	r3, #3
 800d618:	d101      	bne.n	800d61e <validateTransitionPublish+0x66>
 800d61a:	2301      	movs	r3, #1
 800d61c:	e000      	b.n	800d620 <validateTransitionPublish+0x68>
 800d61e:	2300      	movs	r3, #0
 800d620:	73fb      	strb	r3, [r7, #15]
 800d622:	7bfb      	ldrb	r3, [r7, #15]
 800d624:	f003 0301 	and.w	r3, r3, #1
 800d628:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d62a:	e024      	b.n	800d676 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800d62c:	793b      	ldrb	r3, [r7, #4]
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d002      	beq.n	800d638 <validateTransitionPublish+0x80>
 800d632:	2b02      	cmp	r3, #2
 800d634:	d007      	beq.n	800d646 <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800d636:	e00d      	b.n	800d654 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800d638:	79bb      	ldrb	r3, [r7, #6]
 800d63a:	2b06      	cmp	r3, #6
 800d63c:	bf0c      	ite	eq
 800d63e:	2301      	moveq	r3, #1
 800d640:	2300      	movne	r3, #0
 800d642:	73fb      	strb	r3, [r7, #15]
                    break;
 800d644:	e006      	b.n	800d654 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800d646:	79bb      	ldrb	r3, [r7, #6]
 800d648:	2b07      	cmp	r3, #7
 800d64a:	bf0c      	ite	eq
 800d64c:	2301      	moveq	r3, #1
 800d64e:	2300      	movne	r3, #0
 800d650:	73fb      	strb	r3, [r7, #15]
                    break;
 800d652:	bf00      	nop
            }

            break;
 800d654:	e010      	b.n	800d678 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800d656:	79bb      	ldrb	r3, [r7, #6]
 800d658:	2b06      	cmp	r3, #6
 800d65a:	bf0c      	ite	eq
 800d65c:	2301      	moveq	r3, #1
 800d65e:	2300      	movne	r3, #0
 800d660:	73fb      	strb	r3, [r7, #15]

            break;
 800d662:	e009      	b.n	800d678 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800d664:	79bb      	ldrb	r3, [r7, #6]
 800d666:	2b07      	cmp	r3, #7
 800d668:	bf0c      	ite	eq
 800d66a:	2301      	moveq	r3, #1
 800d66c:	2300      	movne	r3, #0
 800d66e:	73fb      	strb	r3, [r7, #15]

            break;
 800d670:	e002      	b.n	800d678 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800d672:	bf00      	nop
 800d674:	e000      	b.n	800d678 <validateTransitionPublish+0xc0>
            break;
 800d676:	bf00      	nop
    }

    return isValid;
 800d678:	7bfb      	ldrb	r3, [r7, #15]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bc90      	pop	{r4, r7}
 800d682:	4770      	bx	lr

0800d684 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800d684:	b480      	push	{r7}
 800d686:	b085      	sub	sp, #20
 800d688:	af00      	add	r7, sp, #0
 800d68a:	4603      	mov	r3, r0
 800d68c:	460a      	mov	r2, r1
 800d68e:	71fb      	strb	r3, [r7, #7]
 800d690:	4613      	mov	r3, r2
 800d692:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800d694:	2300      	movs	r3, #0
 800d696:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d698:	79fb      	ldrb	r3, [r7, #7]
 800d69a:	3b02      	subs	r3, #2
 800d69c:	2b07      	cmp	r3, #7
 800d69e:	d85c      	bhi.n	800d75a <validateTransitionAck+0xd6>
 800d6a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d6a8 <validateTransitionAck+0x24>)
 800d6a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6a6:	bf00      	nop
 800d6a8:	0800d6c9 	.word	0x0800d6c9
 800d6ac:	0800d6d7 	.word	0x0800d6d7
 800d6b0:	0800d72f 	.word	0x0800d72f
 800d6b4:	0800d703 	.word	0x0800d703
 800d6b8:	0800d6c9 	.word	0x0800d6c9
 800d6bc:	0800d721 	.word	0x0800d721
 800d6c0:	0800d6e5 	.word	0x0800d6e5
 800d6c4:	0800d73d 	.word	0x0800d73d
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800d6c8:	79bb      	ldrb	r3, [r7, #6]
 800d6ca:	2b0a      	cmp	r3, #10
 800d6cc:	bf0c      	ite	eq
 800d6ce:	2301      	moveq	r3, #1
 800d6d0:	2300      	movne	r3, #0
 800d6d2:	73fb      	strb	r3, [r7, #15]
            break;
 800d6d4:	e042      	b.n	800d75c <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800d6d6:	79bb      	ldrb	r3, [r7, #6]
 800d6d8:	2b08      	cmp	r3, #8
 800d6da:	bf0c      	ite	eq
 800d6dc:	2301      	moveq	r3, #1
 800d6de:	2300      	movne	r3, #0
 800d6e0:	73fb      	strb	r3, [r7, #15]
            break;
 800d6e2:	e03b      	b.n	800d75c <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800d6e4:	79bb      	ldrb	r3, [r7, #6]
 800d6e6:	2b05      	cmp	r3, #5
 800d6e8:	d002      	beq.n	800d6f0 <validateTransitionAck+0x6c>
 800d6ea:	79bb      	ldrb	r3, [r7, #6]
 800d6ec:	2b08      	cmp	r3, #8
 800d6ee:	d101      	bne.n	800d6f4 <validateTransitionAck+0x70>
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e000      	b.n	800d6f6 <validateTransitionAck+0x72>
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	73fb      	strb	r3, [r7, #15]
 800d6f8:	7bfb      	ldrb	r3, [r7, #15]
 800d6fa:	f003 0301 	and.w	r3, r3, #1
 800d6fe:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800d700:	e02c      	b.n	800d75c <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d702:	79bb      	ldrb	r3, [r7, #6]
 800d704:	2b0a      	cmp	r3, #10
 800d706:	d002      	beq.n	800d70e <validateTransitionAck+0x8a>
 800d708:	79bb      	ldrb	r3, [r7, #6]
 800d70a:	2b05      	cmp	r3, #5
 800d70c:	d101      	bne.n	800d712 <validateTransitionAck+0x8e>
 800d70e:	2301      	movs	r3, #1
 800d710:	e000      	b.n	800d714 <validateTransitionAck+0x90>
 800d712:	2300      	movs	r3, #0
 800d714:	73fb      	strb	r3, [r7, #15]
 800d716:	7bfb      	ldrb	r3, [r7, #15]
 800d718:	f003 0301 	and.w	r3, r3, #1
 800d71c:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800d71e:	e01d      	b.n	800d75c <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800d720:	79bb      	ldrb	r3, [r7, #6]
 800d722:	2b04      	cmp	r3, #4
 800d724:	bf0c      	ite	eq
 800d726:	2301      	moveq	r3, #1
 800d728:	2300      	movne	r3, #0
 800d72a:	73fb      	strb	r3, [r7, #15]
            break;
 800d72c:	e016      	b.n	800d75c <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800d72e:	79bb      	ldrb	r3, [r7, #6]
 800d730:	2b09      	cmp	r3, #9
 800d732:	bf0c      	ite	eq
 800d734:	2301      	moveq	r3, #1
 800d736:	2300      	movne	r3, #0
 800d738:	73fb      	strb	r3, [r7, #15]
            break;
 800d73a:	e00f      	b.n	800d75c <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d73c:	79bb      	ldrb	r3, [r7, #6]
 800d73e:	2b0a      	cmp	r3, #10
 800d740:	d002      	beq.n	800d748 <validateTransitionAck+0xc4>
 800d742:	79bb      	ldrb	r3, [r7, #6]
 800d744:	2b09      	cmp	r3, #9
 800d746:	d101      	bne.n	800d74c <validateTransitionAck+0xc8>
 800d748:	2301      	movs	r3, #1
 800d74a:	e000      	b.n	800d74e <validateTransitionAck+0xca>
 800d74c:	2300      	movs	r3, #0
 800d74e:	73fb      	strb	r3, [r7, #15]
 800d750:	7bfb      	ldrb	r3, [r7, #15]
 800d752:	f003 0301 	and.w	r3, r3, #1
 800d756:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800d758:	e000      	b.n	800d75c <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800d75a:	bf00      	nop
    }

    return isValid;
 800d75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3714      	adds	r7, #20
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop

0800d76c <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800d76c:	b480      	push	{r7}
 800d76e:	b085      	sub	sp, #20
 800d770:	af00      	add	r7, sp, #0
 800d772:	4603      	mov	r3, r0
 800d774:	460a      	mov	r2, r1
 800d776:	71fb      	strb	r3, [r7, #7]
 800d778:	4613      	mov	r3, r2
 800d77a:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800d77c:	2300      	movs	r3, #0
 800d77e:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800d780:	79fb      	ldrb	r3, [r7, #7]
 800d782:	2b03      	cmp	r3, #3
 800d784:	d009      	beq.n	800d79a <isPublishOutgoing+0x2e>
 800d786:	2b03      	cmp	r3, #3
 800d788:	dc15      	bgt.n	800d7b6 <isPublishOutgoing+0x4a>
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	dc02      	bgt.n	800d794 <isPublishOutgoing+0x28>
 800d78e:	2b00      	cmp	r3, #0
 800d790:	da03      	bge.n	800d79a <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800d792:	e010      	b.n	800d7b6 <isPublishOutgoing+0x4a>
    switch( packetType )
 800d794:	2b02      	cmp	r3, #2
 800d796:	d007      	beq.n	800d7a8 <isPublishOutgoing+0x3c>
            break;
 800d798:	e00d      	b.n	800d7b6 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800d79a:	79bb      	ldrb	r3, [r7, #6]
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	bf0c      	ite	eq
 800d7a0:	2301      	moveq	r3, #1
 800d7a2:	2300      	movne	r3, #0
 800d7a4:	73fb      	strb	r3, [r7, #15]
            break;
 800d7a6:	e007      	b.n	800d7b8 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800d7a8:	79bb      	ldrb	r3, [r7, #6]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	bf0c      	ite	eq
 800d7ae:	2301      	moveq	r3, #1
 800d7b0:	2300      	movne	r3, #0
 800d7b2:	73fb      	strb	r3, [r7, #15]
            break;
 800d7b4:	e000      	b.n	800d7b8 <isPublishOutgoing+0x4c>
            break;
 800d7b6:	bf00      	nop
    }

    return isOutgoing;
 800d7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3714      	adds	r7, #20
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c4:	4770      	bx	lr
	...

0800d7c8 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b086      	sub	sp, #24
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	60f8      	str	r0, [r7, #12]
 800d7d0:	60b9      	str	r1, [r7, #8]
 800d7d2:	603b      	str	r3, [r7, #0]
 800d7d4:	4613      	mov	r3, r2
 800d7d6:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d7dc:	88fb      	ldrh	r3, [r7, #6]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d106      	bne.n	800d7f0 <findInRecord+0x28>
 800d7e2:	4b1b      	ldr	r3, [pc, #108]	@ (800d850 <findInRecord+0x88>)
 800d7e4:	4a1b      	ldr	r2, [pc, #108]	@ (800d854 <findInRecord+0x8c>)
 800d7e6:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800d7ea:	481b      	ldr	r0, [pc, #108]	@ (800d858 <findInRecord+0x90>)
 800d7ec:	f004 f914 	bl	8011a18 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800d7f0:	6a3b      	ldr	r3, [r7, #32]
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	617b      	str	r3, [r7, #20]
 800d7fa:	e019      	b.n	800d830 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800d7fc:	697b      	ldr	r3, [r7, #20]
 800d7fe:	009b      	lsls	r3, r3, #2
 800d800:	68fa      	ldr	r2, [r7, #12]
 800d802:	4413      	add	r3, r2
 800d804:	881b      	ldrh	r3, [r3, #0]
 800d806:	88fa      	ldrh	r2, [r7, #6]
 800d808:	429a      	cmp	r2, r3
 800d80a:	d10e      	bne.n	800d82a <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	009b      	lsls	r3, r3, #2
 800d810:	68fa      	ldr	r2, [r7, #12]
 800d812:	4413      	add	r3, r2
 800d814:	789a      	ldrb	r2, [r3, #2]
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800d81a:	697b      	ldr	r3, [r7, #20]
 800d81c:	009b      	lsls	r3, r3, #2
 800d81e:	68fa      	ldr	r2, [r7, #12]
 800d820:	4413      	add	r3, r2
 800d822:	78da      	ldrb	r2, [r3, #3]
 800d824:	6a3b      	ldr	r3, [r7, #32]
 800d826:	701a      	strb	r2, [r3, #0]
            break;
 800d828:	e006      	b.n	800d838 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	3301      	adds	r3, #1
 800d82e:	617b      	str	r3, [r7, #20]
 800d830:	697a      	ldr	r2, [r7, #20]
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	429a      	cmp	r2, r3
 800d836:	d3e1      	bcc.n	800d7fc <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800d838:	697a      	ldr	r2, [r7, #20]
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d102      	bne.n	800d846 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800d840:	2300      	movs	r3, #0
 800d842:	43db      	mvns	r3, r3
 800d844:	617b      	str	r3, [r7, #20]
    }

    return index;
 800d846:	697b      	ldr	r3, [r7, #20]
}
 800d848:	4618      	mov	r0, r3
 800d84a:	3718      	adds	r7, #24
 800d84c:	46bd      	mov	sp, r7
 800d84e:	bd80      	pop	{r7, pc}
 800d850:	080144f8 	.word	0x080144f8
 800d854:	08014a58 	.word	0x08014a58
 800d858:	0801451c 	.word	0x0801451c

0800d85c <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b084      	sub	sp, #16
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800d866:	2300      	movs	r3, #0
 800d868:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800d86a:	2300      	movs	r3, #0
 800d86c:	43db      	mvns	r3, r3
 800d86e:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d150      	bne.n	800d918 <compactRecords+0xbc>
 800d876:	4b2d      	ldr	r3, [pc, #180]	@ (800d92c <compactRecords+0xd0>)
 800d878:	4a2d      	ldr	r2, [pc, #180]	@ (800d930 <compactRecords+0xd4>)
 800d87a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d87e:	482d      	ldr	r0, [pc, #180]	@ (800d934 <compactRecords+0xd8>)
 800d880:	f004 f8ca 	bl	8011a18 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	009b      	lsls	r3, r3, #2
 800d888:	687a      	ldr	r2, [r7, #4]
 800d88a:	4413      	add	r3, r2
 800d88c:	881b      	ldrh	r3, [r3, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d107      	bne.n	800d8a2 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800d892:	2300      	movs	r3, #0
 800d894:	43db      	mvns	r3, r3
 800d896:	68ba      	ldr	r2, [r7, #8]
 800d898:	429a      	cmp	r2, r3
 800d89a:	d13a      	bne.n	800d912 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	60bb      	str	r3, [r7, #8]
 800d8a0:	e037      	b.n	800d912 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	43db      	mvns	r3, r3
 800d8a6:	68ba      	ldr	r2, [r7, #8]
 800d8a8:	429a      	cmp	r2, r3
 800d8aa:	d032      	beq.n	800d912 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	687a      	ldr	r2, [r7, #4]
 800d8b2:	441a      	add	r2, r3
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	009b      	lsls	r3, r3, #2
 800d8b8:	6879      	ldr	r1, [r7, #4]
 800d8ba:	440b      	add	r3, r1
 800d8bc:	8812      	ldrh	r2, [r2, #0]
 800d8be:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	009b      	lsls	r3, r3, #2
 800d8c4:	687a      	ldr	r2, [r7, #4]
 800d8c6:	441a      	add	r2, r3
 800d8c8:	68bb      	ldr	r3, [r7, #8]
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	6879      	ldr	r1, [r7, #4]
 800d8ce:	440b      	add	r3, r1
 800d8d0:	7892      	ldrb	r2, [r2, #2]
 800d8d2:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	687a      	ldr	r2, [r7, #4]
 800d8da:	441a      	add	r2, r3
 800d8dc:	68bb      	ldr	r3, [r7, #8]
 800d8de:	009b      	lsls	r3, r3, #2
 800d8e0:	6879      	ldr	r1, [r7, #4]
 800d8e2:	440b      	add	r3, r1
 800d8e4:	78d2      	ldrb	r2, [r2, #3]
 800d8e6:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	009b      	lsls	r3, r3, #2
 800d8ec:	687a      	ldr	r2, [r7, #4]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	009b      	lsls	r3, r3, #2
 800d8f8:	687a      	ldr	r2, [r7, #4]
 800d8fa:	4413      	add	r3, r2
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	009b      	lsls	r3, r3, #2
 800d904:	687a      	ldr	r2, [r7, #4]
 800d906:	4413      	add	r3, r2
 800d908:	2200      	movs	r2, #0
 800d90a:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	3301      	adds	r3, #1
 800d910:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	3301      	adds	r3, #1
 800d916:	60fb      	str	r3, [r7, #12]
 800d918:	68fa      	ldr	r2, [r7, #12]
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d3b1      	bcc.n	800d884 <compactRecords+0x28>
            }
        }
    }
}
 800d920:	bf00      	nop
 800d922:	bf00      	nop
 800d924:	3710      	adds	r7, #16
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}
 800d92a:	bf00      	nop
 800d92c:	0801454c 	.word	0x0801454c
 800d930:	08014a68 	.word	0x08014a68
 800d934:	0801451c 	.word	0x0801451c

0800d938 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b088      	sub	sp, #32
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	60f8      	str	r0, [r7, #12]
 800d940:	60b9      	str	r1, [r7, #8]
 800d942:	4611      	mov	r1, r2
 800d944:	461a      	mov	r2, r3
 800d946:	460b      	mov	r3, r1
 800d948:	80fb      	strh	r3, [r7, #6]
 800d94a:	4613      	mov	r3, r2
 800d94c:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800d94e:	2302      	movs	r3, #2
 800d950:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800d952:	2300      	movs	r3, #0
 800d954:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800d95a:	2300      	movs	r3, #0
 800d95c:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d95e:	88fb      	ldrh	r3, [r7, #6]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d106      	bne.n	800d972 <addRecord+0x3a>
 800d964:	4b32      	ldr	r3, [pc, #200]	@ (800da30 <addRecord+0xf8>)
 800d966:	4a33      	ldr	r2, [pc, #204]	@ (800da34 <addRecord+0xfc>)
 800d968:	f240 210d 	movw	r1, #525	@ 0x20d
 800d96c:	4832      	ldr	r0, [pc, #200]	@ (800da38 <addRecord+0x100>)
 800d96e:	f004 f853 	bl	8011a18 <__assert_func>
    assert( qos != MQTTQoS0 );
 800d972:	797b      	ldrb	r3, [r7, #5]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d106      	bne.n	800d986 <addRecord+0x4e>
 800d978:	4b30      	ldr	r3, [pc, #192]	@ (800da3c <addRecord+0x104>)
 800d97a:	4a2e      	ldr	r2, [pc, #184]	@ (800da34 <addRecord+0xfc>)
 800d97c:	f240 210e 	movw	r1, #526	@ 0x20e
 800d980:	482d      	ldr	r0, [pc, #180]	@ (800da38 <addRecord+0x100>)
 800d982:	f004 f849 	bl	8011a18 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d98c:	3b01      	subs	r3, #1
 800d98e:	009b      	lsls	r3, r3, #2
 800d990:	68fa      	ldr	r2, [r7, #12]
 800d992:	4413      	add	r3, r2
 800d994:	881b      	ldrh	r3, [r3, #0]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d003      	beq.n	800d9a2 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800d99a:	68b9      	ldr	r1, [r7, #8]
 800d99c:	68f8      	ldr	r0, [r7, #12]
 800d99e:	f7ff ff5d 	bl	800d85c <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	3b01      	subs	r3, #1
 800d9a6:	61bb      	str	r3, [r7, #24]
 800d9a8:	e021      	b.n	800d9ee <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d9aa:	69bb      	ldr	r3, [r7, #24]
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	68fa      	ldr	r2, [r7, #12]
 800d9b0:	4413      	add	r3, r2
 800d9b2:	881b      	ldrh	r3, [r3, #0]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d108      	bne.n	800d9ca <addRecord+0x92>
        {
            if( validEntryFound == false )
 800d9b8:	7cfb      	ldrb	r3, [r7, #19]
 800d9ba:	f083 0301 	eor.w	r3, r3, #1
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d011      	beq.n	800d9e8 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800d9c4:	69bb      	ldr	r3, [r7, #24]
 800d9c6:	617b      	str	r3, [r7, #20]
 800d9c8:	e00e      	b.n	800d9e8 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800d9ce:	69bb      	ldr	r3, [r7, #24]
 800d9d0:	009b      	lsls	r3, r3, #2
 800d9d2:	68fa      	ldr	r2, [r7, #12]
 800d9d4:	4413      	add	r3, r2
 800d9d6:	881b      	ldrh	r3, [r3, #0]
 800d9d8:	88fa      	ldrh	r2, [r7, #6]
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d104      	bne.n	800d9e8 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800d9de:	2309      	movs	r3, #9
 800d9e0:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800d9e2:	68bb      	ldr	r3, [r7, #8]
 800d9e4:	617b      	str	r3, [r7, #20]
                break;
 800d9e6:	e005      	b.n	800d9f4 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d9e8:	69bb      	ldr	r3, [r7, #24]
 800d9ea:	3b01      	subs	r3, #1
 800d9ec:	61bb      	str	r3, [r7, #24]
 800d9ee:	69bb      	ldr	r3, [r7, #24]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	dada      	bge.n	800d9aa <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800d9f4:	697a      	ldr	r2, [r7, #20]
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d214      	bcs.n	800da26 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	009b      	lsls	r3, r3, #2
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	4413      	add	r3, r2
 800da04:	88fa      	ldrh	r2, [r7, #6]
 800da06:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	009b      	lsls	r3, r3, #2
 800da0c:	68fa      	ldr	r2, [r7, #12]
 800da0e:	4413      	add	r3, r2
 800da10:	797a      	ldrb	r2, [r7, #5]
 800da12:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800da14:	697b      	ldr	r3, [r7, #20]
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	4413      	add	r3, r2
 800da1c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800da20:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800da22:	2300      	movs	r3, #0
 800da24:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800da26:	7ffb      	ldrb	r3, [r7, #31]
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3720      	adds	r7, #32
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}
 800da30:	080144f8 	.word	0x080144f8
 800da34:	08014a78 	.word	0x08014a78
 800da38:	0801451c 	.word	0x0801451c
 800da3c:	0801455c 	.word	0x0801455c

0800da40 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b084      	sub	sp, #16
 800da44:	af00      	add	r7, sp, #0
 800da46:	60f8      	str	r0, [r7, #12]
 800da48:	60b9      	str	r1, [r7, #8]
 800da4a:	4611      	mov	r1, r2
 800da4c:	461a      	mov	r2, r3
 800da4e:	460b      	mov	r3, r1
 800da50:	71fb      	strb	r3, [r7, #7]
 800da52:	4613      	mov	r3, r2
 800da54:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d106      	bne.n	800da6a <updateRecord+0x2a>
 800da5c:	4b13      	ldr	r3, [pc, #76]	@ (800daac <updateRecord+0x6c>)
 800da5e:	4a14      	ldr	r2, [pc, #80]	@ (800dab0 <updateRecord+0x70>)
 800da60:	f240 214a 	movw	r1, #586	@ 0x24a
 800da64:	4813      	ldr	r0, [pc, #76]	@ (800dab4 <updateRecord+0x74>)
 800da66:	f003 ffd7 	bl	8011a18 <__assert_func>

    if( shouldDelete == true )
 800da6a:	79bb      	ldrb	r3, [r7, #6]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d012      	beq.n	800da96 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800da70:	68bb      	ldr	r3, [r7, #8]
 800da72:	009b      	lsls	r3, r3, #2
 800da74:	68fa      	ldr	r2, [r7, #12]
 800da76:	4413      	add	r3, r2
 800da78:	2200      	movs	r2, #0
 800da7a:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	009b      	lsls	r3, r3, #2
 800da80:	68fa      	ldr	r2, [r7, #12]
 800da82:	4413      	add	r3, r2
 800da84:	2200      	movs	r2, #0
 800da86:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	68fa      	ldr	r2, [r7, #12]
 800da8e:	4413      	add	r3, r2
 800da90:	2200      	movs	r2, #0
 800da92:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800da94:	e005      	b.n	800daa2 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	009b      	lsls	r3, r3, #2
 800da9a:	68fa      	ldr	r2, [r7, #12]
 800da9c:	4413      	add	r3, r2
 800da9e:	79fa      	ldrb	r2, [r7, #7]
 800daa0:	70da      	strb	r2, [r3, #3]
}
 800daa2:	bf00      	nop
 800daa4:	3710      	adds	r7, #16
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bd80      	pop	{r7, pc}
 800daaa:	bf00      	nop
 800daac:	0801454c 	.word	0x0801454c
 800dab0:	08014a84 	.word	0x08014a84
 800dab4:	0801451c 	.word	0x0801451c

0800dab8 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b088      	sub	sp, #32
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60f8      	str	r0, [r7, #12]
 800dac0:	460b      	mov	r3, r1
 800dac2:	607a      	str	r2, [r7, #4]
 800dac4:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800dac6:	2300      	movs	r3, #0
 800dac8:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800daca:	2300      	movs	r3, #0
 800dacc:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800dace:	2300      	movs	r3, #0
 800dad0:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800dad2:	2300      	movs	r3, #0
 800dad4:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d106      	bne.n	800daea <stateSelect+0x32>
 800dadc:	4b43      	ldr	r3, [pc, #268]	@ (800dbec <stateSelect+0x134>)
 800dade:	4a44      	ldr	r2, [pc, #272]	@ (800dbf0 <stateSelect+0x138>)
 800dae0:	f240 2165 	movw	r1, #613	@ 0x265
 800dae4:	4843      	ldr	r0, [pc, #268]	@ (800dbf4 <stateSelect+0x13c>)
 800dae6:	f003 ff97 	bl	8011a18 <__assert_func>
    assert( searchStates != 0U );
 800daea:	897b      	ldrh	r3, [r7, #10]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d106      	bne.n	800dafe <stateSelect+0x46>
 800daf0:	4b41      	ldr	r3, [pc, #260]	@ (800dbf8 <stateSelect+0x140>)
 800daf2:	4a3f      	ldr	r2, [pc, #252]	@ (800dbf0 <stateSelect+0x138>)
 800daf4:	f240 2166 	movw	r1, #614	@ 0x266
 800daf8:	483e      	ldr	r0, [pc, #248]	@ (800dbf4 <stateSelect+0x13c>)
 800dafa:	f003 ff8d 	bl	8011a18 <__assert_func>
    assert( pCursor != NULL );
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d106      	bne.n	800db12 <stateSelect+0x5a>
 800db04:	4b3d      	ldr	r3, [pc, #244]	@ (800dbfc <stateSelect+0x144>)
 800db06:	4a3a      	ldr	r2, [pc, #232]	@ (800dbf0 <stateSelect+0x138>)
 800db08:	f240 2167 	movw	r1, #615	@ 0x267
 800db0c:	4839      	ldr	r0, [pc, #228]	@ (800dbf4 <stateSelect+0x13c>)
 800db0e:	f003 ff83 	bl	8011a18 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800db12:	8bbb      	ldrh	r3, [r7, #28]
 800db14:	f043 0302 	orr.w	r3, r3, #2
 800db18:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800db1a:	8bbb      	ldrh	r3, [r7, #28]
 800db1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db20:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800db22:	8bbb      	ldrh	r3, [r7, #28]
 800db24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db28:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800db2a:	8bbb      	ldrh	r3, [r7, #28]
 800db2c:	f043 0310 	orr.w	r3, r3, #16
 800db30:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800db32:	8bbb      	ldrh	r3, [r7, #28]
 800db34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800db38:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800db3a:	8bba      	ldrh	r2, [r7, #28]
 800db3c:	897b      	ldrh	r3, [r7, #10]
 800db3e:	4013      	ands	r3, r2
 800db40:	b29b      	uxth	r3, r3
 800db42:	2b00      	cmp	r3, #0
 800db44:	d106      	bne.n	800db54 <stateSelect+0x9c>
 800db46:	4b2e      	ldr	r3, [pc, #184]	@ (800dc00 <stateSelect+0x148>)
 800db48:	4a29      	ldr	r2, [pc, #164]	@ (800dbf0 <stateSelect+0x138>)
 800db4a:	f240 2171 	movw	r1, #625	@ 0x271
 800db4e:	4829      	ldr	r0, [pc, #164]	@ (800dbf4 <stateSelect+0x13c>)
 800db50:	f003 ff62 	bl	8011a18 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800db54:	8bbb      	ldrh	r3, [r7, #28]
 800db56:	43da      	mvns	r2, r3
 800db58:	897b      	ldrh	r3, [r7, #10]
 800db5a:	4013      	ands	r3, r2
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d006      	beq.n	800db6e <stateSelect+0xb6>
 800db60:	4b28      	ldr	r3, [pc, #160]	@ (800dc04 <stateSelect+0x14c>)
 800db62:	4a23      	ldr	r2, [pc, #140]	@ (800dbf0 <stateSelect+0x138>)
 800db64:	f240 2172 	movw	r1, #626	@ 0x272
 800db68:	4822      	ldr	r0, [pc, #136]	@ (800dbf4 <stateSelect+0x13c>)
 800db6a:	f003 ff55 	bl	8011a18 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800db7a:	e02d      	b.n	800dbd8 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800db7c:	897a      	ldrh	r2, [r7, #10]
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	009b      	lsls	r3, r3, #2
 800db84:	69b9      	ldr	r1, [r7, #24]
 800db86:	440b      	add	r3, r1
 800db88:	78db      	ldrb	r3, [r3, #3]
 800db8a:	4619      	mov	r1, r3
 800db8c:	2301      	movs	r3, #1
 800db8e:	408b      	lsls	r3, r1
 800db90:	401a      	ands	r2, r3
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	009b      	lsls	r3, r3, #2
 800db98:	69b9      	ldr	r1, [r7, #24]
 800db9a:	440b      	add	r3, r1
 800db9c:	78db      	ldrb	r3, [r3, #3]
 800db9e:	4619      	mov	r1, r3
 800dba0:	2301      	movs	r3, #1
 800dba2:	408b      	lsls	r3, r1
 800dba4:	429a      	cmp	r2, r3
 800dba6:	bf0c      	ite	eq
 800dba8:	2301      	moveq	r3, #1
 800dbaa:	2300      	movne	r3, #0
 800dbac:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800dbae:	7dfb      	ldrb	r3, [r7, #23]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d00c      	beq.n	800dbce <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	69ba      	ldr	r2, [r7, #24]
 800dbbc:	4413      	add	r3, r2
 800dbbe:	881b      	ldrh	r3, [r3, #0]
 800dbc0:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	1c5a      	adds	r2, r3, #1
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	601a      	str	r2, [r3, #0]
            break;
 800dbcc:	e009      	b.n	800dbe2 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	1c5a      	adds	r2, r3, #1
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	693a      	ldr	r2, [r7, #16]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d8cc      	bhi.n	800db7c <stateSelect+0xc4>
    }

    return packetId;
 800dbe2:	8bfb      	ldrh	r3, [r7, #30]
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	3720      	adds	r7, #32
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}
 800dbec:	0801456c 	.word	0x0801456c
 800dbf0:	08014a94 	.word	0x08014a94
 800dbf4:	0801451c 	.word	0x0801451c
 800dbf8:	08014584 	.word	0x08014584
 800dbfc:	08014598 	.word	0x08014598
 800dc00:	080145a8 	.word	0x080145a8
 800dc04:	080145d0 	.word	0x080145d0

0800dc08 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b085      	sub	sp, #20
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	4603      	mov	r3, r0
 800dc10:	71fb      	strb	r3, [r7, #7]
 800dc12:	460b      	mov	r3, r1
 800dc14:	71bb      	strb	r3, [r7, #6]
 800dc16:	4613      	mov	r3, r2
 800dc18:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800dc1e:	797b      	ldrb	r3, [r7, #5]
 800dc20:	2b02      	cmp	r3, #2
 800dc22:	bf0c      	ite	eq
 800dc24:	2301      	moveq	r3, #1
 800dc26:	2300      	movne	r3, #0
 800dc28:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800dc2a:	79fb      	ldrb	r3, [r7, #7]
 800dc2c:	2b03      	cmp	r3, #3
 800dc2e:	d827      	bhi.n	800dc80 <MQTT_CalculateStateAck+0x78>
 800dc30:	a201      	add	r2, pc, #4	@ (adr r2, 800dc38 <MQTT_CalculateStateAck+0x30>)
 800dc32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc36:	bf00      	nop
 800dc38:	0800dc49 	.word	0x0800dc49
 800dc3c:	0800dc5b 	.word	0x0800dc5b
 800dc40:	0800dc6b 	.word	0x0800dc6b
 800dc44:	0800dc7b 	.word	0x0800dc7b
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800dc48:	797b      	ldrb	r3, [r7, #5]
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	bf0c      	ite	eq
 800dc4e:	2301      	moveq	r3, #1
 800dc50:	2300      	movne	r3, #0
 800dc52:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800dc54:	230a      	movs	r3, #10
 800dc56:	73fb      	strb	r3, [r7, #15]
            break;
 800dc58:	e013      	b.n	800dc82 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800dc5a:	79bb      	ldrb	r3, [r7, #6]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d101      	bne.n	800dc64 <MQTT_CalculateStateAck+0x5c>
 800dc60:	2308      	movs	r3, #8
 800dc62:	e000      	b.n	800dc66 <MQTT_CalculateStateAck+0x5e>
 800dc64:	2304      	movs	r3, #4
 800dc66:	73fb      	strb	r3, [r7, #15]
            break;
 800dc68:	e00b      	b.n	800dc82 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800dc6a:	79bb      	ldrb	r3, [r7, #6]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d101      	bne.n	800dc74 <MQTT_CalculateStateAck+0x6c>
 800dc70:	2309      	movs	r3, #9
 800dc72:	e000      	b.n	800dc76 <MQTT_CalculateStateAck+0x6e>
 800dc74:	2305      	movs	r3, #5
 800dc76:	73fb      	strb	r3, [r7, #15]
            break;
 800dc78:	e003      	b.n	800dc82 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800dc7a:	230a      	movs	r3, #10
 800dc7c:	73fb      	strb	r3, [r7, #15]
            break;
 800dc7e:	e000      	b.n	800dc82 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800dc80:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800dc82:	7bbb      	ldrb	r3, [r7, #14]
 800dc84:	f083 0301 	eor.w	r3, r3, #1
 800dc88:	b2db      	uxtb	r3, r3
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d001      	beq.n	800dc92 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800dc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3714      	adds	r7, #20
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9e:	4770      	bx	lr

0800dca0 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b088      	sub	sp, #32
 800dca4:	af02      	add	r7, sp, #8
 800dca6:	60f8      	str	r0, [r7, #12]
 800dca8:	60b9      	str	r1, [r7, #8]
 800dcaa:	607a      	str	r2, [r7, #4]
 800dcac:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800dcae:	2308      	movs	r3, #8
 800dcb0:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d106      	bne.n	800dcce <updateStateAck+0x2e>
 800dcc0:	4b22      	ldr	r3, [pc, #136]	@ (800dd4c <updateStateAck+0xac>)
 800dcc2:	4a23      	ldr	r2, [pc, #140]	@ (800dd50 <updateStateAck+0xb0>)
 800dcc4:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800dcc8:	4822      	ldr	r0, [pc, #136]	@ (800dd54 <updateStateAck+0xb4>)
 800dcca:	f003 fea5 	bl	8011a18 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800dcce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dcd2:	2b0a      	cmp	r3, #10
 800dcd4:	d003      	beq.n	800dcde <updateStateAck+0x3e>
 800dcd6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dcda:	2b04      	cmp	r3, #4
 800dcdc:	d101      	bne.n	800dce2 <updateStateAck+0x42>
 800dcde:	2301      	movs	r3, #1
 800dce0:	e000      	b.n	800dce4 <updateStateAck+0x44>
 800dce2:	2300      	movs	r3, #0
 800dce4:	75bb      	strb	r3, [r7, #22]
 800dce6:	7dbb      	ldrb	r3, [r7, #22]
 800dce8:	f003 0301 	and.w	r3, r3, #1
 800dcec:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800dcee:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dcf2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dcf6:	4611      	mov	r1, r2
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	f7ff fcc3 	bl	800d684 <validateTransitionAck>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800dd02:	7d7b      	ldrb	r3, [r7, #21]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d01c      	beq.n	800dd42 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800dd0c:	f897 2020 	ldrb.w	r2, [r7, #32]
 800dd10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dd14:	429a      	cmp	r2, r3
 800dd16:	d014      	beq.n	800dd42 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800dd18:	7dbb      	ldrb	r3, [r7, #22]
 800dd1a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dd1e:	6879      	ldr	r1, [r7, #4]
 800dd20:	68f8      	ldr	r0, [r7, #12]
 800dd22:	f7ff fe8d 	bl	800da40 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800dd26:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dd2a:	2b04      	cmp	r3, #4
 800dd2c:	d109      	bne.n	800dd42 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800dd2e:	887a      	ldrh	r2, [r7, #2]
 800dd30:	2304      	movs	r3, #4
 800dd32:	9300      	str	r3, [sp, #0]
 800dd34:	2302      	movs	r3, #2
 800dd36:	68b9      	ldr	r1, [r7, #8]
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f7ff fdfd 	bl	800d938 <addRecord>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800dd42:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3718      	adds	r7, #24
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	0801454c 	.word	0x0801454c
 800dd50:	08014aa0 	.word	0x08014aa0
 800dd54:	0801451c 	.word	0x0801451c

0800dd58 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800dd58:	b590      	push	{r4, r7, lr}
 800dd5a:	b089      	sub	sp, #36	@ 0x24
 800dd5c:	af02      	add	r7, sp, #8
 800dd5e:	60f8      	str	r0, [r7, #12]
 800dd60:	60b9      	str	r1, [r7, #8]
 800dd62:	4611      	mov	r1, r2
 800dd64:	461a      	mov	r2, r3
 800dd66:	460b      	mov	r3, r1
 800dd68:	80fb      	strh	r3, [r7, #6]
 800dd6a:	4613      	mov	r3, r2
 800dd6c:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800dd72:	2300      	movs	r3, #0
 800dd74:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d106      	bne.n	800dd8a <updateStatePublish+0x32>
 800dd7c:	4b29      	ldr	r3, [pc, #164]	@ (800de24 <updateStatePublish+0xcc>)
 800dd7e:	4a2a      	ldr	r2, [pc, #168]	@ (800de28 <updateStatePublish+0xd0>)
 800dd80:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800dd84:	4829      	ldr	r0, [pc, #164]	@ (800de2c <updateStatePublish+0xd4>)
 800dd86:	f003 fe47 	bl	8011a18 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800dd8a:	88fb      	ldrh	r3, [r7, #6]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d106      	bne.n	800dd9e <updateStatePublish+0x46>
 800dd90:	4b27      	ldr	r3, [pc, #156]	@ (800de30 <updateStatePublish+0xd8>)
 800dd92:	4a25      	ldr	r2, [pc, #148]	@ (800de28 <updateStatePublish+0xd0>)
 800dd94:	f240 3105 	movw	r1, #773	@ 0x305
 800dd98:	4824      	ldr	r0, [pc, #144]	@ (800de2c <updateStatePublish+0xd4>)
 800dd9a:	f003 fe3d 	bl	8011a18 <__assert_func>
    assert( qos != MQTTQoS0 );
 800dd9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d106      	bne.n	800ddb4 <updateStatePublish+0x5c>
 800dda6:	4b23      	ldr	r3, [pc, #140]	@ (800de34 <updateStatePublish+0xdc>)
 800dda8:	4a1f      	ldr	r2, [pc, #124]	@ (800de28 <updateStatePublish+0xd0>)
 800ddaa:	f240 3106 	movw	r1, #774	@ 0x306
 800ddae:	481f      	ldr	r0, [pc, #124]	@ (800de2c <updateStatePublish+0xd4>)
 800ddb0:	f003 fe32 	bl	8011a18 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800ddb4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ddb8:	797a      	ldrb	r2, [r7, #5]
 800ddba:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800ddbe:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800ddc2:	f7ff fbf9 	bl	800d5b8 <validateTransitionPublish>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800ddca:	7dbb      	ldrb	r3, [r7, #22]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d021      	beq.n	800de14 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800ddd0:	797b      	ldrb	r3, [r7, #5]
 800ddd2:	2b01      	cmp	r3, #1
 800ddd4:	d10f      	bne.n	800ddf6 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800ddde:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800dde2:	88fa      	ldrh	r2, [r7, #6]
 800dde4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800dde8:	9300      	str	r3, [sp, #0]
 800ddea:	4623      	mov	r3, r4
 800ddec:	f7ff fda4 	bl	800d938 <addRecord>
 800ddf0:	4603      	mov	r3, r0
 800ddf2:	75fb      	strb	r3, [r7, #23]
 800ddf4:	e010      	b.n	800de18 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800ddf6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800ddfa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ddfe:	429a      	cmp	r2, r3
 800de00:	d00a      	beq.n	800de18 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	6818      	ldr	r0, [r3, #0]
 800de06:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800de0a:	2300      	movs	r3, #0
 800de0c:	68b9      	ldr	r1, [r7, #8]
 800de0e:	f7ff fe17 	bl	800da40 <updateRecord>
 800de12:	e001      	b.n	800de18 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800de14:	2308      	movs	r3, #8
 800de16:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800de18:	7dfb      	ldrb	r3, [r7, #23]
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	371c      	adds	r7, #28
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd90      	pop	{r4, r7, pc}
 800de22:	bf00      	nop
 800de24:	0801456c 	.word	0x0801456c
 800de28:	08014ab0 	.word	0x08014ab0
 800de2c:	0801451c 	.word	0x0801451c
 800de30:	080144f8 	.word	0x080144f8
 800de34:	0801455c 	.word	0x0801455c

0800de38 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800de38:	b590      	push	{r4, r7, lr}
 800de3a:	b087      	sub	sp, #28
 800de3c:	af02      	add	r7, sp, #8
 800de3e:	6078      	str	r0, [r7, #4]
 800de40:	460b      	mov	r3, r1
 800de42:	807b      	strh	r3, [r7, #2]
 800de44:	4613      	mov	r3, r2
 800de46:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800de48:	2300      	movs	r3, #0
 800de4a:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800de4c:	787b      	ldrb	r3, [r7, #1]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d102      	bne.n	800de58 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800de52:	2300      	movs	r3, #0
 800de54:	73fb      	strb	r3, [r7, #15]
 800de56:	e014      	b.n	800de82 <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800de58:	887b      	ldrh	r3, [r7, #2]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d002      	beq.n	800de64 <MQTT_ReserveState+0x2c>
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d102      	bne.n	800de6a <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800de64:	2301      	movs	r3, #1
 800de66:	73fb      	strb	r3, [r7, #15]
 800de68:	e00b      	b.n	800de82 <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800de72:	787b      	ldrb	r3, [r7, #1]
 800de74:	887a      	ldrh	r2, [r7, #2]
 800de76:	2401      	movs	r4, #1
 800de78:	9400      	str	r4, [sp, #0]
 800de7a:	f7ff fd5d 	bl	800d938 <addRecord>
 800de7e:	4603      	mov	r3, r0
 800de80:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800de82:	7bfb      	ldrb	r3, [r7, #15]
}
 800de84:	4618      	mov	r0, r3
 800de86:	3714      	adds	r7, #20
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd90      	pop	{r4, r7, pc}

0800de8c <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800de8c:	b480      	push	{r7}
 800de8e:	b085      	sub	sp, #20
 800de90:	af00      	add	r7, sp, #0
 800de92:	4603      	mov	r3, r0
 800de94:	460a      	mov	r2, r1
 800de96:	71fb      	strb	r3, [r7, #7]
 800de98:	4613      	mov	r3, r2
 800de9a:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800de9c:	2300      	movs	r3, #0
 800de9e:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800dea0:	79bb      	ldrb	r3, [r7, #6]
 800dea2:	2b02      	cmp	r3, #2
 800dea4:	d011      	beq.n	800deca <MQTT_CalculateStatePublish+0x3e>
 800dea6:	2b02      	cmp	r3, #2
 800dea8:	dc17      	bgt.n	800deda <MQTT_CalculateStatePublish+0x4e>
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d002      	beq.n	800deb4 <MQTT_CalculateStatePublish+0x28>
 800deae:	2b01      	cmp	r3, #1
 800deb0:	d003      	beq.n	800deba <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800deb2:	e012      	b.n	800deda <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800deb4:	230a      	movs	r3, #10
 800deb6:	73fb      	strb	r3, [r7, #15]
            break;
 800deb8:	e010      	b.n	800dedc <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800deba:	79fb      	ldrb	r3, [r7, #7]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d101      	bne.n	800dec4 <MQTT_CalculateStatePublish+0x38>
 800dec0:	2306      	movs	r3, #6
 800dec2:	e000      	b.n	800dec6 <MQTT_CalculateStatePublish+0x3a>
 800dec4:	2302      	movs	r3, #2
 800dec6:	73fb      	strb	r3, [r7, #15]
            break;
 800dec8:	e008      	b.n	800dedc <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800deca:	79fb      	ldrb	r3, [r7, #7]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d101      	bne.n	800ded4 <MQTT_CalculateStatePublish+0x48>
 800ded0:	2307      	movs	r3, #7
 800ded2:	e000      	b.n	800ded6 <MQTT_CalculateStatePublish+0x4a>
 800ded4:	2303      	movs	r3, #3
 800ded6:	73fb      	strb	r3, [r7, #15]
            break;
 800ded8:	e000      	b.n	800dedc <MQTT_CalculateStatePublish+0x50>
            break;
 800deda:	bf00      	nop
    }

    return calculatedState;
 800dedc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dede:	4618      	mov	r0, r3
 800dee0:	3714      	adds	r7, #20
 800dee2:	46bd      	mov	sp, r7
 800dee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee8:	4770      	bx	lr

0800deea <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800deea:	b590      	push	{r4, r7, lr}
 800deec:	b08b      	sub	sp, #44	@ 0x2c
 800deee:	af04      	add	r7, sp, #16
 800def0:	6078      	str	r0, [r7, #4]
 800def2:	4608      	mov	r0, r1
 800def4:	4611      	mov	r1, r2
 800def6:	461a      	mov	r2, r3
 800def8:	4603      	mov	r3, r0
 800defa:	807b      	strh	r3, [r7, #2]
 800defc:	460b      	mov	r3, r1
 800defe:	707b      	strb	r3, [r7, #1]
 800df00:	4613      	mov	r3, r2
 800df02:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800df04:	2300      	movs	r3, #0
 800df06:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800df08:	2300      	movs	r3, #0
 800df0a:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800df0c:	2300      	movs	r3, #0
 800df0e:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800df10:	2300      	movs	r3, #0
 800df12:	43db      	mvns	r3, r3
 800df14:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800df16:	2300      	movs	r3, #0
 800df18:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d002      	beq.n	800df26 <MQTT_UpdateStatePublish+0x3c>
 800df20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df22:	2b00      	cmp	r3, #0
 800df24:	d102      	bne.n	800df2c <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800df26:	2301      	movs	r3, #1
 800df28:	75fb      	strb	r3, [r7, #23]
 800df2a:	e028      	b.n	800df7e <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800df2c:	783b      	ldrb	r3, [r7, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d103      	bne.n	800df3a <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800df32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df34:	220a      	movs	r2, #10
 800df36:	701a      	strb	r2, [r3, #0]
 800df38:	e021      	b.n	800df7e <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800df3a:	887b      	ldrh	r3, [r7, #2]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d102      	bne.n	800df46 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800df40:	2301      	movs	r3, #1
 800df42:	75fb      	strb	r3, [r7, #23]
 800df44:	e01b      	b.n	800df7e <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800df46:	787b      	ldrb	r3, [r7, #1]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d118      	bne.n	800df7e <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800df54:	f107 040d 	add.w	r4, r7, #13
 800df58:	887a      	ldrh	r2, [r7, #2]
 800df5a:	f107 030e 	add.w	r3, r7, #14
 800df5e:	9300      	str	r3, [sp, #0]
 800df60:	4623      	mov	r3, r4
 800df62:	f7ff fc31 	bl	800d7c8 <findInRecord>
 800df66:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800df68:	2300      	movs	r3, #0
 800df6a:	43db      	mvns	r3, r3
 800df6c:	693a      	ldr	r2, [r7, #16]
 800df6e:	429a      	cmp	r2, r3
 800df70:	d003      	beq.n	800df7a <MQTT_UpdateStatePublish+0x90>
 800df72:	7b7b      	ldrb	r3, [r7, #13]
 800df74:	783a      	ldrb	r2, [r7, #0]
 800df76:	429a      	cmp	r2, r3
 800df78:	d001      	beq.n	800df7e <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800df7a:	2301      	movs	r3, #1
 800df7c:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800df7e:	783b      	ldrb	r3, [r7, #0]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d020      	beq.n	800dfc6 <MQTT_UpdateStatePublish+0xdc>
 800df84:	7dfb      	ldrb	r3, [r7, #23]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d11d      	bne.n	800dfc6 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800df8a:	783a      	ldrb	r2, [r7, #0]
 800df8c:	787b      	ldrb	r3, [r7, #1]
 800df8e:	4611      	mov	r1, r2
 800df90:	4618      	mov	r0, r3
 800df92:	f7ff ff7b 	bl	800de8c <MQTT_CalculateStatePublish>
 800df96:	4603      	mov	r3, r0
 800df98:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800df9a:	7bbb      	ldrb	r3, [r7, #14]
 800df9c:	7878      	ldrb	r0, [r7, #1]
 800df9e:	8879      	ldrh	r1, [r7, #2]
 800dfa0:	7bfa      	ldrb	r2, [r7, #15]
 800dfa2:	9202      	str	r2, [sp, #8]
 800dfa4:	9301      	str	r3, [sp, #4]
 800dfa6:	783b      	ldrb	r3, [r7, #0]
 800dfa8:	9300      	str	r3, [sp, #0]
 800dfaa:	4603      	mov	r3, r0
 800dfac:	460a      	mov	r2, r1
 800dfae:	6939      	ldr	r1, [r7, #16]
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f7ff fed1 	bl	800dd58 <updateStatePublish>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800dfba:	7dfb      	ldrb	r3, [r7, #23]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d102      	bne.n	800dfc6 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800dfc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfc2:	7bfa      	ldrb	r2, [r7, #15]
 800dfc4:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800dfc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfc8:	4618      	mov	r0, r3
 800dfca:	371c      	adds	r7, #28
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	bd90      	pop	{r4, r7, pc}

0800dfd0 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b08a      	sub	sp, #40	@ 0x28
 800dfd4:	af02      	add	r7, sp, #8
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	4608      	mov	r0, r1
 800dfda:	4611      	mov	r1, r2
 800dfdc:	461a      	mov	r2, r3
 800dfde:	4603      	mov	r3, r0
 800dfe0:	807b      	strh	r3, [r7, #2]
 800dfe2:	460b      	mov	r3, r1
 800dfe4:	707b      	strb	r3, [r7, #1]
 800dfe6:	4613      	mov	r3, r2
 800dfe8:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800dfea:	2300      	movs	r3, #0
 800dfec:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800dfee:	2300      	movs	r3, #0
 800dff0:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800dff2:	783a      	ldrb	r2, [r7, #0]
 800dff4:	787b      	ldrb	r3, [r7, #1]
 800dff6:	4611      	mov	r1, r2
 800dff8:	4618      	mov	r0, r3
 800dffa:	f7ff fbb7 	bl	800d76c <isPublishOutgoing>
 800dffe:	4603      	mov	r3, r0
 800e000:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800e002:	2300      	movs	r3, #0
 800e004:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800e006:	2300      	movs	r3, #0
 800e008:	43db      	mvns	r3, r3
 800e00a:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800e00c:	2300      	movs	r3, #0
 800e00e:	43db      	mvns	r3, r3
 800e010:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800e012:	2300      	movs	r3, #0
 800e014:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800e016:	2305      	movs	r3, #5
 800e018:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d002      	beq.n	800e026 <MQTT_UpdateStateAck+0x56>
 800e020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e022:	2b00      	cmp	r3, #0
 800e024:	d102      	bne.n	800e02c <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800e026:	2301      	movs	r3, #1
 800e028:	74fb      	strb	r3, [r7, #19]
 800e02a:	e027      	b.n	800e07c <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800e02c:	887b      	ldrh	r3, [r7, #2]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d102      	bne.n	800e038 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800e032:	2301      	movs	r3, #1
 800e034:	74fb      	strb	r3, [r7, #19]
 800e036:	e021      	b.n	800e07c <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800e038:	787b      	ldrb	r3, [r7, #1]
 800e03a:	2b03      	cmp	r3, #3
 800e03c:	d902      	bls.n	800e044 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800e03e:	2301      	movs	r3, #1
 800e040:	74fb      	strb	r3, [r7, #19]
 800e042:	e01b      	b.n	800e07c <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800e044:	7c7b      	ldrb	r3, [r7, #17]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d006      	beq.n	800e058 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	61fb      	str	r3, [r7, #28]
 800e056:	e005      	b.n	800e064 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	68db      	ldr	r3, [r3, #12]
 800e062:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800e064:	f107 010f 	add.w	r1, r7, #15
 800e068:	887a      	ldrh	r2, [r7, #2]
 800e06a:	f107 0310 	add.w	r3, r7, #16
 800e06e:	9300      	str	r3, [sp, #0]
 800e070:	460b      	mov	r3, r1
 800e072:	69f9      	ldr	r1, [r7, #28]
 800e074:	6978      	ldr	r0, [r7, #20]
 800e076:	f7ff fba7 	bl	800d7c8 <findInRecord>
 800e07a:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800e07c:	2300      	movs	r3, #0
 800e07e:	43db      	mvns	r3, r3
 800e080:	69ba      	ldr	r2, [r7, #24]
 800e082:	429a      	cmp	r2, r3
 800e084:	d01a      	beq.n	800e0bc <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800e086:	7bfa      	ldrb	r2, [r7, #15]
 800e088:	7839      	ldrb	r1, [r7, #0]
 800e08a:	787b      	ldrb	r3, [r7, #1]
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7ff fdbb 	bl	800dc08 <MQTT_CalculateStateAck>
 800e092:	4603      	mov	r3, r0
 800e094:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800e096:	7c3b      	ldrb	r3, [r7, #16]
 800e098:	8879      	ldrh	r1, [r7, #2]
 800e09a:	7cba      	ldrb	r2, [r7, #18]
 800e09c:	9201      	str	r2, [sp, #4]
 800e09e:	9300      	str	r3, [sp, #0]
 800e0a0:	460b      	mov	r3, r1
 800e0a2:	69ba      	ldr	r2, [r7, #24]
 800e0a4:	69f9      	ldr	r1, [r7, #28]
 800e0a6:	6978      	ldr	r0, [r7, #20]
 800e0a8:	f7ff fdfa 	bl	800dca0 <updateStateAck>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800e0b0:	7cfb      	ldrb	r3, [r7, #19]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d102      	bne.n	800e0bc <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800e0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b8:	7cba      	ldrb	r2, [r7, #18]
 800e0ba:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800e0bc:	7cfb      	ldrb	r3, [r7, #19]
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	3720      	adds	r7, #32
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}

0800e0c6 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800e0c6:	b580      	push	{r7, lr}
 800e0c8:	b086      	sub	sp, #24
 800e0ca:	af00      	add	r7, sp, #0
 800e0cc:	60f8      	str	r0, [r7, #12]
 800e0ce:	60b9      	str	r1, [r7, #8]
 800e0d0:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d01b      	beq.n	800e118 <MQTT_PubrelToResend+0x52>
 800e0e0:	68bb      	ldr	r3, [r7, #8]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d018      	beq.n	800e118 <MQTT_PubrelToResend+0x52>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d015      	beq.n	800e118 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800e0ec:	8abb      	ldrh	r3, [r7, #20]
 800e0ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e0f2:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800e0f4:	8abb      	ldrh	r3, [r7, #20]
 800e0f6:	f043 0310 	orr.w	r3, r3, #16
 800e0fa:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e0fc:	8abb      	ldrh	r3, [r7, #20]
 800e0fe:	68ba      	ldr	r2, [r7, #8]
 800e100:	4619      	mov	r1, r3
 800e102:	68f8      	ldr	r0, [r7, #12]
 800e104:	f7ff fcd8 	bl	800dab8 <stateSelect>
 800e108:	4603      	mov	r3, r0
 800e10a:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800e10c:	8afb      	ldrh	r3, [r7, #22]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d002      	beq.n	800e118 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	2204      	movs	r2, #4
 800e116:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800e118:	8afb      	ldrh	r3, [r7, #22]
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3718      	adds	r7, #24
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}

0800e122 <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800e122:	b580      	push	{r7, lr}
 800e124:	b084      	sub	sp, #16
 800e126:	af00      	add	r7, sp, #0
 800e128:	6078      	str	r0, [r7, #4]
 800e12a:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e12c:	2300      	movs	r3, #0
 800e12e:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800e130:	2300      	movs	r3, #0
 800e132:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d016      	beq.n	800e168 <MQTT_PublishToResend+0x46>
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d013      	beq.n	800e168 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800e140:	89bb      	ldrh	r3, [r7, #12]
 800e142:	f043 0302 	orr.w	r3, r3, #2
 800e146:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800e148:	89bb      	ldrh	r3, [r7, #12]
 800e14a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e14e:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800e150:	89bb      	ldrh	r3, [r7, #12]
 800e152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e156:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e158:	89bb      	ldrh	r3, [r7, #12]
 800e15a:	683a      	ldr	r2, [r7, #0]
 800e15c:	4619      	mov	r1, r3
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f7ff fcaa 	bl	800dab8 <stateSelect>
 800e164:	4603      	mov	r3, r0
 800e166:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800e168:	89fb      	ldrh	r3, [r7, #14]
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}
	...

0800e174 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800e174:	b580      	push	{r7, lr}
 800e176:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800e17a:	af02      	add	r7, sp, #8
 800e17c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e180:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e184:	6018      	str	r0, [r3, #0]
 800e186:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e18a:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800e18e:	6019      	str	r1, [r3, #0]
 800e190:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e194:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e198:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800e19a:	2301      	movs	r3, #1
 800e19c:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e1a0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1a4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	781a      	ldrb	r2, [r3, #0]
 800e1ac:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1b0:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e1b4:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800e1b6:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1ba:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	88da      	ldrh	r2, [r3, #6]
 800e1c2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1c6:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e1ca:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800e1cc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1d0:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e1d8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1dc:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e1e4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1e8:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	789a      	ldrb	r2, [r3, #2]
 800e1f0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1f4:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e1f8:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e1fa:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1fe:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	78da      	ldrb	r2, [r3, #3]
 800e206:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e20a:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e20e:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e210:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e214:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	791a      	ldrb	r2, [r3, #4]
 800e21c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e220:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e224:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e226:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e22a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	795a      	ldrb	r2, [r3, #5]
 800e232:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e236:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e23a:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800e23c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e240:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	785b      	ldrb	r3, [r3, #1]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d115      	bne.n	800e278 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e24c:	f107 0314 	add.w	r3, r7, #20
 800e250:	4619      	mov	r1, r3
 800e252:	482a      	ldr	r0, [pc, #168]	@ (800e2fc <transport_recv+0x188>)
 800e254:	f7f4 fdce 	bl	8002df4 <ES_WIFI_StartClientConnection>
 800e258:	4603      	mov	r3, r0
 800e25a:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e25e:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e262:	2b00      	cmp	r3, #0
 800e264:	d001      	beq.n	800e26a <transport_recv+0xf6>
			return 0;
 800e266:	2300      	movs	r3, #0
 800e268:	e042      	b.n	800e2f0 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800e26a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e26e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	2201      	movs	r2, #1
 800e276:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800e278:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e27c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	7819      	ldrb	r1, [r3, #0]
 800e284:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e288:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	b298      	uxth	r0, r3
 800e290:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e294:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800e298:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e29c:	9301      	str	r3, [sp, #4]
 800e29e:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800e2a2:	9300      	str	r3, [sp, #0]
 800e2a4:	4603      	mov	r3, r0
 800e2a6:	6812      	ldr	r2, [r2, #0]
 800e2a8:	4814      	ldr	r0, [pc, #80]	@ (800e2fc <transport_recv+0x188>)
 800e2aa:	f7f4 ff49 	bl	8003140 <ES_WIFI_ReceiveData>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800e2b4:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d00a      	beq.n	800e2d2 <transport_recv+0x15e>
		socketStatus=0;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800e2c2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e2c6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	705a      	strb	r2, [r3, #1]
 800e2d0:	e00c      	b.n	800e2ec <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800e2d2:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e2dc:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800e2e4:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e2e8:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800e2ec:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	20000d40 	.word	0x20000d40

0800e300 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b08e      	sub	sp, #56	@ 0x38
 800e304:	af02      	add	r7, sp, #8
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800e30c:	2300      	movs	r3, #0
 800e30e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	88db      	ldrh	r3, [r3, #6]
 800e31a:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800e31c:	2300      	movs	r3, #0
 800e31e:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e320:	2300      	movs	r3, #0
 800e322:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	789b      	ldrb	r3, [r3, #2]
 800e328:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	78db      	ldrb	r3, [r3, #3]
 800e32e:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	791b      	ldrb	r3, [r3, #4]
 800e334:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	795b      	ldrb	r3, [r3, #5]
 800e33a:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	785b      	ldrb	r3, [r3, #1]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d111      	bne.n	800e368 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e344:	f107 0314 	add.w	r3, r7, #20
 800e348:	4619      	mov	r1, r3
 800e34a:	481c      	ldr	r0, [pc, #112]	@ (800e3bc <transport_send+0xbc>)
 800e34c:	f7f4 fd52 	bl	8002df4 <ES_WIFI_StartClientConnection>
 800e350:	4603      	mov	r3, r0
 800e352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e356:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d001      	beq.n	800e362 <transport_send+0x62>
			return 0;
 800e35e:	2300      	movs	r3, #0
 800e360:	e027      	b.n	800e3b2 <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2201      	movs	r2, #1
 800e366:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	7819      	ldrb	r1, [r3, #0]
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	b29a      	uxth	r2, r3
 800e370:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e374:	9301      	str	r3, [sp, #4]
 800e376:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e37a:	9300      	str	r3, [sp, #0]
 800e37c:	4613      	mov	r3, r2
 800e37e:	68ba      	ldr	r2, [r7, #8]
 800e380:	480e      	ldr	r0, [pc, #56]	@ (800e3bc <transport_send+0xbc>)
 800e382:	f7f4 fe21 	bl	8002fc8 <ES_WIFI_SendData>
 800e386:	4603      	mov	r3, r0
 800e388:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800e38c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e390:	2b00      	cmp	r3, #0
 800e392:	d00a      	beq.n	800e3aa <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2200      	movs	r2, #0
 800e398:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800e39a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e39e:	4619      	mov	r1, r3
 800e3a0:	4807      	ldr	r0, [pc, #28]	@ (800e3c0 <transport_send+0xc0>)
 800e3a2:	f003 fc2b 	bl	8011bfc <iprintf>
		return 0;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	e003      	b.n	800e3b2 <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800e3aa:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800e3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800e3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e3b2:	4618      	mov	r0, r3
 800e3b4:	3730      	adds	r7, #48	@ 0x30
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	20000d40 	.word	0x20000d40
 800e3c0:	080146d0 	.word	0x080146d0

0800e3c4 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800e3c4:	b480      	push	{r7}
 800e3c6:	b085      	sub	sp, #20
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	60ba      	str	r2, [r7, #8]
 800e3cc:	607b      	str	r3, [r7, #4]
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	73fb      	strb	r3, [r7, #15]
 800e3d2:	460b      	mov	r3, r1
 800e3d4:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	7bfa      	ldrb	r2, [r7, #15]
 800e3da:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	7bba      	ldrb	r2, [r7, #14]
 800e3e0:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	4a08      	ldr	r2, [pc, #32]	@ (800e408 <init_transport_from_socket+0x44>)
 800e3e6:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	4a08      	ldr	r2, [pc, #32]	@ (800e40c <init_transport_from_socket+0x48>)
 800e3ec:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	68ba      	ldr	r2, [r7, #8]
 800e3f8:	60da      	str	r2, [r3, #12]
}
 800e3fa:	bf00      	nop
 800e3fc:	3714      	adds	r7, #20
 800e3fe:	46bd      	mov	sp, r7
 800e400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e404:	4770      	bx	lr
 800e406:	bf00      	nop
 800e408:	0800e175 	.word	0x0800e175
 800e40c:	0800e301 	.word	0x0800e301

0800e410 <__NVIC_SetPriority>:
{
 800e410:	b480      	push	{r7}
 800e412:	b083      	sub	sp, #12
 800e414:	af00      	add	r7, sp, #0
 800e416:	4603      	mov	r3, r0
 800e418:	6039      	str	r1, [r7, #0]
 800e41a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e41c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e420:	2b00      	cmp	r3, #0
 800e422:	db0a      	blt.n	800e43a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	b2da      	uxtb	r2, r3
 800e428:	490c      	ldr	r1, [pc, #48]	@ (800e45c <__NVIC_SetPriority+0x4c>)
 800e42a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e42e:	0112      	lsls	r2, r2, #4
 800e430:	b2d2      	uxtb	r2, r2
 800e432:	440b      	add	r3, r1
 800e434:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800e438:	e00a      	b.n	800e450 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	b2da      	uxtb	r2, r3
 800e43e:	4908      	ldr	r1, [pc, #32]	@ (800e460 <__NVIC_SetPriority+0x50>)
 800e440:	79fb      	ldrb	r3, [r7, #7]
 800e442:	f003 030f 	and.w	r3, r3, #15
 800e446:	3b04      	subs	r3, #4
 800e448:	0112      	lsls	r2, r2, #4
 800e44a:	b2d2      	uxtb	r2, r2
 800e44c:	440b      	add	r3, r1
 800e44e:	761a      	strb	r2, [r3, #24]
}
 800e450:	bf00      	nop
 800e452:	370c      	adds	r7, #12
 800e454:	46bd      	mov	sp, r7
 800e456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45a:	4770      	bx	lr
 800e45c:	e000e100 	.word	0xe000e100
 800e460:	e000ed00 	.word	0xe000ed00

0800e464 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e464:	b580      	push	{r7, lr}
 800e466:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e468:	4b05      	ldr	r3, [pc, #20]	@ (800e480 <SysTick_Handler+0x1c>)
 800e46a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e46c:	f002 f852 	bl	8010514 <xTaskGetSchedulerState>
 800e470:	4603      	mov	r3, r0
 800e472:	2b01      	cmp	r3, #1
 800e474:	d001      	beq.n	800e47a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e476:	f003 f84f 	bl	8011518 <xPortSysTickHandler>
  }
}
 800e47a:	bf00      	nop
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	e000e010 	.word	0xe000e010

0800e484 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e484:	b580      	push	{r7, lr}
 800e486:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e488:	2100      	movs	r1, #0
 800e48a:	f06f 0004 	mvn.w	r0, #4
 800e48e:	f7ff ffbf 	bl	800e410 <__NVIC_SetPriority>
#endif
}
 800e492:	bf00      	nop
 800e494:	bd80      	pop	{r7, pc}
	...

0800e498 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e498:	b480      	push	{r7}
 800e49a:	b083      	sub	sp, #12
 800e49c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e49e:	f3ef 8305 	mrs	r3, IPSR
 800e4a2:	603b      	str	r3, [r7, #0]
  return(result);
 800e4a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d003      	beq.n	800e4b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e4aa:	f06f 0305 	mvn.w	r3, #5
 800e4ae:	607b      	str	r3, [r7, #4]
 800e4b0:	e00c      	b.n	800e4cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e4b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e4dc <osKernelInitialize+0x44>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d105      	bne.n	800e4c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e4ba:	4b08      	ldr	r3, [pc, #32]	@ (800e4dc <osKernelInitialize+0x44>)
 800e4bc:	2201      	movs	r2, #1
 800e4be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	607b      	str	r3, [r7, #4]
 800e4c4:	e002      	b.n	800e4cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e4c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e4cc:	687b      	ldr	r3, [r7, #4]
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	370c      	adds	r7, #12
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	20001410 	.word	0x20001410

0800e4e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b082      	sub	sp, #8
 800e4e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e4e6:	f3ef 8305 	mrs	r3, IPSR
 800e4ea:	603b      	str	r3, [r7, #0]
  return(result);
 800e4ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d003      	beq.n	800e4fa <osKernelStart+0x1a>
    stat = osErrorISR;
 800e4f2:	f06f 0305 	mvn.w	r3, #5
 800e4f6:	607b      	str	r3, [r7, #4]
 800e4f8:	e010      	b.n	800e51c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e4fa:	4b0b      	ldr	r3, [pc, #44]	@ (800e528 <osKernelStart+0x48>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	2b01      	cmp	r3, #1
 800e500:	d109      	bne.n	800e516 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e502:	f7ff ffbf 	bl	800e484 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e506:	4b08      	ldr	r3, [pc, #32]	@ (800e528 <osKernelStart+0x48>)
 800e508:	2202      	movs	r2, #2
 800e50a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e50c:	f001 fb8e 	bl	800fc2c <vTaskStartScheduler>
      stat = osOK;
 800e510:	2300      	movs	r3, #0
 800e512:	607b      	str	r3, [r7, #4]
 800e514:	e002      	b.n	800e51c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e516:	f04f 33ff 	mov.w	r3, #4294967295
 800e51a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e51c:	687b      	ldr	r3, [r7, #4]
}
 800e51e:	4618      	mov	r0, r3
 800e520:	3708      	adds	r7, #8
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}
 800e526:	bf00      	nop
 800e528:	20001410 	.word	0x20001410

0800e52c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b08e      	sub	sp, #56	@ 0x38
 800e530:	af04      	add	r7, sp, #16
 800e532:	60f8      	str	r0, [r7, #12]
 800e534:	60b9      	str	r1, [r7, #8]
 800e536:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e538:	2300      	movs	r3, #0
 800e53a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e53c:	f3ef 8305 	mrs	r3, IPSR
 800e540:	617b      	str	r3, [r7, #20]
  return(result);
 800e542:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e544:	2b00      	cmp	r3, #0
 800e546:	d17e      	bne.n	800e646 <osThreadNew+0x11a>
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d07b      	beq.n	800e646 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e54e:	2380      	movs	r3, #128	@ 0x80
 800e550:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e552:	2318      	movs	r3, #24
 800e554:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e556:	2300      	movs	r3, #0
 800e558:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e55a:	f04f 33ff 	mov.w	r3, #4294967295
 800e55e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d045      	beq.n	800e5f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d002      	beq.n	800e574 <osThreadNew+0x48>
        name = attr->name;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	699b      	ldr	r3, [r3, #24]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d002      	beq.n	800e582 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	699b      	ldr	r3, [r3, #24]
 800e580:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e582:	69fb      	ldr	r3, [r7, #28]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d008      	beq.n	800e59a <osThreadNew+0x6e>
 800e588:	69fb      	ldr	r3, [r7, #28]
 800e58a:	2b38      	cmp	r3, #56	@ 0x38
 800e58c:	d805      	bhi.n	800e59a <osThreadNew+0x6e>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	f003 0301 	and.w	r3, r3, #1
 800e596:	2b00      	cmp	r3, #0
 800e598:	d001      	beq.n	800e59e <osThreadNew+0x72>
        return (NULL);
 800e59a:	2300      	movs	r3, #0
 800e59c:	e054      	b.n	800e648 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	695b      	ldr	r3, [r3, #20]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d003      	beq.n	800e5ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	695b      	ldr	r3, [r3, #20]
 800e5aa:	089b      	lsrs	r3, r3, #2
 800e5ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	689b      	ldr	r3, [r3, #8]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d00e      	beq.n	800e5d4 <osThreadNew+0xa8>
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	68db      	ldr	r3, [r3, #12]
 800e5ba:	2ba7      	cmp	r3, #167	@ 0xa7
 800e5bc:	d90a      	bls.n	800e5d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d006      	beq.n	800e5d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	695b      	ldr	r3, [r3, #20]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d002      	beq.n	800e5d4 <osThreadNew+0xa8>
        mem = 1;
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	61bb      	str	r3, [r7, #24]
 800e5d2:	e010      	b.n	800e5f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	689b      	ldr	r3, [r3, #8]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d10c      	bne.n	800e5f6 <osThreadNew+0xca>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d108      	bne.n	800e5f6 <osThreadNew+0xca>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	691b      	ldr	r3, [r3, #16]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d104      	bne.n	800e5f6 <osThreadNew+0xca>
          mem = 0;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	61bb      	str	r3, [r7, #24]
 800e5f0:	e001      	b.n	800e5f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e5f6:	69bb      	ldr	r3, [r7, #24]
 800e5f8:	2b01      	cmp	r3, #1
 800e5fa:	d110      	bne.n	800e61e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e600:	687a      	ldr	r2, [r7, #4]
 800e602:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e604:	9202      	str	r2, [sp, #8]
 800e606:	9301      	str	r3, [sp, #4]
 800e608:	69fb      	ldr	r3, [r7, #28]
 800e60a:	9300      	str	r3, [sp, #0]
 800e60c:	68bb      	ldr	r3, [r7, #8]
 800e60e:	6a3a      	ldr	r2, [r7, #32]
 800e610:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e612:	68f8      	ldr	r0, [r7, #12]
 800e614:	f001 f916 	bl	800f844 <xTaskCreateStatic>
 800e618:	4603      	mov	r3, r0
 800e61a:	613b      	str	r3, [r7, #16]
 800e61c:	e013      	b.n	800e646 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e61e:	69bb      	ldr	r3, [r7, #24]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d110      	bne.n	800e646 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e624:	6a3b      	ldr	r3, [r7, #32]
 800e626:	b29a      	uxth	r2, r3
 800e628:	f107 0310 	add.w	r3, r7, #16
 800e62c:	9301      	str	r3, [sp, #4]
 800e62e:	69fb      	ldr	r3, [r7, #28]
 800e630:	9300      	str	r3, [sp, #0]
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e636:	68f8      	ldr	r0, [r7, #12]
 800e638:	f001 f964 	bl	800f904 <xTaskCreate>
 800e63c:	4603      	mov	r3, r0
 800e63e:	2b01      	cmp	r3, #1
 800e640:	d001      	beq.n	800e646 <osThreadNew+0x11a>
            hTask = NULL;
 800e642:	2300      	movs	r3, #0
 800e644:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e646:	693b      	ldr	r3, [r7, #16]
}
 800e648:	4618      	mov	r0, r3
 800e64a:	3728      	adds	r7, #40	@ 0x28
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}

0800e650 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e650:	b580      	push	{r7, lr}
 800e652:	b088      	sub	sp, #32
 800e654:	af02      	add	r7, sp, #8
 800e656:	6078      	str	r0, [r7, #4]
 800e658:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d002      	beq.n	800e66a <osThreadFlagsSet+0x1a>
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	da03      	bge.n	800e672 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e66a:	f06f 0303 	mvn.w	r3, #3
 800e66e:	60fb      	str	r3, [r7, #12]
 800e670:	e035      	b.n	800e6de <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800e672:	f04f 33ff 	mov.w	r3, #4294967295
 800e676:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e678:	f3ef 8305 	mrs	r3, IPSR
 800e67c:	613b      	str	r3, [r7, #16]
  return(result);
 800e67e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800e680:	2b00      	cmp	r3, #0
 800e682:	d01f      	beq.n	800e6c4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800e684:	2300      	movs	r3, #0
 800e686:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e688:	f107 0308 	add.w	r3, r7, #8
 800e68c:	9300      	str	r3, [sp, #0]
 800e68e:	2300      	movs	r3, #0
 800e690:	2201      	movs	r2, #1
 800e692:	6839      	ldr	r1, [r7, #0]
 800e694:	6978      	ldr	r0, [r7, #20]
 800e696:	f002 f8ed 	bl	8010874 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e69a:	f107 030c 	add.w	r3, r7, #12
 800e69e:	2200      	movs	r2, #0
 800e6a0:	9200      	str	r2, [sp, #0]
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	2100      	movs	r1, #0
 800e6a6:	6978      	ldr	r0, [r7, #20]
 800e6a8:	f002 f8e4 	bl	8010874 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d015      	beq.n	800e6de <osThreadFlagsSet+0x8e>
 800e6b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e6e8 <osThreadFlagsSet+0x98>)
 800e6b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6b8:	601a      	str	r2, [r3, #0]
 800e6ba:	f3bf 8f4f 	dsb	sy
 800e6be:	f3bf 8f6f 	isb	sy
 800e6c2:	e00c      	b.n	800e6de <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	2201      	movs	r2, #1
 800e6c8:	6839      	ldr	r1, [r7, #0]
 800e6ca:	6978      	ldr	r0, [r7, #20]
 800e6cc:	f002 f810 	bl	80106f0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e6d0:	f107 030c 	add.w	r3, r7, #12
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	2100      	movs	r1, #0
 800e6d8:	6978      	ldr	r0, [r7, #20]
 800e6da:	f002 f809 	bl	80106f0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e6de:	68fb      	ldr	r3, [r7, #12]
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	3718      	adds	r7, #24
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bd80      	pop	{r7, pc}
 800e6e8:	e000ed04 	.word	0xe000ed04

0800e6ec <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b086      	sub	sp, #24
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e6f4:	f3ef 8305 	mrs	r3, IPSR
 800e6f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800e6fa:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d003      	beq.n	800e708 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 800e700:	f06f 0305 	mvn.w	r3, #5
 800e704:	617b      	str	r3, [r7, #20]
 800e706:	e02a      	b.n	800e75e <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	da03      	bge.n	800e716 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800e70e:	f06f 0303 	mvn.w	r3, #3
 800e712:	617b      	str	r3, [r7, #20]
 800e714:	e023      	b.n	800e75e <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800e716:	f001 feed 	bl	80104f4 <xTaskGetCurrentTaskHandle>
 800e71a:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 800e71c:	f107 0308 	add.w	r3, r7, #8
 800e720:	2200      	movs	r2, #0
 800e722:	2100      	movs	r1, #0
 800e724:	6938      	ldr	r0, [r7, #16]
 800e726:	f001 ffe3 	bl	80106f0 <xTaskGenericNotify>
 800e72a:	4603      	mov	r3, r0
 800e72c:	2b01      	cmp	r3, #1
 800e72e:	d113      	bne.n	800e758 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	43da      	mvns	r2, r3
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	4013      	ands	r3, r2
 800e73c:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800e73e:	68b9      	ldr	r1, [r7, #8]
 800e740:	2300      	movs	r3, #0
 800e742:	2203      	movs	r2, #3
 800e744:	6938      	ldr	r0, [r7, #16]
 800e746:	f001 ffd3 	bl	80106f0 <xTaskGenericNotify>
 800e74a:	4603      	mov	r3, r0
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d006      	beq.n	800e75e <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 800e750:	f04f 33ff 	mov.w	r3, #4294967295
 800e754:	617b      	str	r3, [r7, #20]
 800e756:	e002      	b.n	800e75e <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 800e758:	f04f 33ff 	mov.w	r3, #4294967295
 800e75c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800e75e:	697b      	ldr	r3, [r7, #20]
}
 800e760:	4618      	mov	r0, r3
 800e762:	3718      	adds	r7, #24
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e768:	b580      	push	{r7, lr}
 800e76a:	b08c      	sub	sp, #48	@ 0x30
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	60f8      	str	r0, [r7, #12]
 800e770:	60b9      	str	r1, [r7, #8]
 800e772:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e774:	f3ef 8305 	mrs	r3, IPSR
 800e778:	617b      	str	r3, [r7, #20]
  return(result);
 800e77a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d003      	beq.n	800e788 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800e780:	f06f 0305 	mvn.w	r3, #5
 800e784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e786:	e06b      	b.n	800e860 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	da03      	bge.n	800e796 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800e78e:	f06f 0303 	mvn.w	r3, #3
 800e792:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e794:	e064      	b.n	800e860 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e796:	68bb      	ldr	r3, [r7, #8]
 800e798:	f003 0302 	and.w	r3, r3, #2
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d002      	beq.n	800e7a6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e7a4:	e001      	b.n	800e7aa <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800e7b2:	f001 fb57 	bl	800fe64 <xTaskGetTickCount>
 800e7b6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e7b8:	f107 0210 	add.w	r2, r7, #16
 800e7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e7c0:	2000      	movs	r0, #0
 800e7c2:	f001 ff35 	bl	8010630 <xTaskNotifyWait>
 800e7c6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	2b01      	cmp	r3, #1
 800e7cc:	d137      	bne.n	800e83e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800e7ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	4013      	ands	r3, r2
 800e7d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e7da:	4313      	orrs	r3, r2
 800e7dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	f003 0301 	and.w	r3, r3, #1
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d00c      	beq.n	800e802 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800e7e8:	68fa      	ldr	r2, [r7, #12]
 800e7ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ec:	4013      	ands	r3, r2
 800e7ee:	68fa      	ldr	r2, [r7, #12]
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	d032      	beq.n	800e85a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d10f      	bne.n	800e81a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e7fa:	f06f 0302 	mvn.w	r3, #2
 800e7fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e800:	e02e      	b.n	800e860 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e802:	68fa      	ldr	r2, [r7, #12]
 800e804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e806:	4013      	ands	r3, r2
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d128      	bne.n	800e85e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d103      	bne.n	800e81a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e812:	f06f 0302 	mvn.w	r3, #2
 800e816:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e818:	e022      	b.n	800e860 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e81a:	f001 fb23 	bl	800fe64 <xTaskGetTickCount>
 800e81e:	4602      	mov	r2, r0
 800e820:	6a3b      	ldr	r3, [r7, #32]
 800e822:	1ad3      	subs	r3, r2, r3
 800e824:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800e826:	69ba      	ldr	r2, [r7, #24]
 800e828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e82a:	429a      	cmp	r2, r3
 800e82c:	d902      	bls.n	800e834 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800e82e:	2300      	movs	r3, #0
 800e830:	627b      	str	r3, [r7, #36]	@ 0x24
 800e832:	e00e      	b.n	800e852 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800e834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e836:	69bb      	ldr	r3, [r7, #24]
 800e838:	1ad3      	subs	r3, r2, r3
 800e83a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e83c:	e009      	b.n	800e852 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d103      	bne.n	800e84c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800e844:	f06f 0302 	mvn.w	r3, #2
 800e848:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e84a:	e002      	b.n	800e852 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e84c:	f06f 0301 	mvn.w	r3, #1
 800e850:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800e852:	69fb      	ldr	r3, [r7, #28]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d1af      	bne.n	800e7b8 <osThreadFlagsWait+0x50>
 800e858:	e002      	b.n	800e860 <osThreadFlagsWait+0xf8>
            break;
 800e85a:	bf00      	nop
 800e85c:	e000      	b.n	800e860 <osThreadFlagsWait+0xf8>
            break;
 800e85e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e862:	4618      	mov	r0, r3
 800e864:	3730      	adds	r7, #48	@ 0x30
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}

0800e86a <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e86a:	b580      	push	{r7, lr}
 800e86c:	b084      	sub	sp, #16
 800e86e:	af00      	add	r7, sp, #0
 800e870:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e872:	f3ef 8305 	mrs	r3, IPSR
 800e876:	60bb      	str	r3, [r7, #8]
  return(result);
 800e878:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d003      	beq.n	800e886 <osDelay+0x1c>
    stat = osErrorISR;
 800e87e:	f06f 0305 	mvn.w	r3, #5
 800e882:	60fb      	str	r3, [r7, #12]
 800e884:	e007      	b.n	800e896 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e886:	2300      	movs	r3, #0
 800e888:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d002      	beq.n	800e896 <osDelay+0x2c>
      vTaskDelay(ticks);
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f001 f995 	bl	800fbc0 <vTaskDelay>
    }
  }

  return (stat);
 800e896:	68fb      	ldr	r3, [r7, #12]
}
 800e898:	4618      	mov	r0, r3
 800e89a:	3710      	adds	r7, #16
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}

0800e8a0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b08a      	sub	sp, #40	@ 0x28
 800e8a4:	af02      	add	r7, sp, #8
 800e8a6:	60f8      	str	r0, [r7, #12]
 800e8a8:	60b9      	str	r1, [r7, #8]
 800e8aa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e8b0:	f3ef 8305 	mrs	r3, IPSR
 800e8b4:	613b      	str	r3, [r7, #16]
  return(result);
 800e8b6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d15f      	bne.n	800e97c <osMessageQueueNew+0xdc>
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d05c      	beq.n	800e97c <osMessageQueueNew+0xdc>
 800e8c2:	68bb      	ldr	r3, [r7, #8]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d059      	beq.n	800e97c <osMessageQueueNew+0xdc>
    mem = -1;
 800e8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e8cc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d029      	beq.n	800e928 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	689b      	ldr	r3, [r3, #8]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d012      	beq.n	800e902 <osMessageQueueNew+0x62>
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	68db      	ldr	r3, [r3, #12]
 800e8e0:	2b4f      	cmp	r3, #79	@ 0x4f
 800e8e2:	d90e      	bls.n	800e902 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d00a      	beq.n	800e902 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	695a      	ldr	r2, [r3, #20]
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	68b9      	ldr	r1, [r7, #8]
 800e8f4:	fb01 f303 	mul.w	r3, r1, r3
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	d302      	bcc.n	800e902 <osMessageQueueNew+0x62>
        mem = 1;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	61bb      	str	r3, [r7, #24]
 800e900:	e014      	b.n	800e92c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	689b      	ldr	r3, [r3, #8]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d110      	bne.n	800e92c <osMessageQueueNew+0x8c>
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	68db      	ldr	r3, [r3, #12]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d10c      	bne.n	800e92c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e916:	2b00      	cmp	r3, #0
 800e918:	d108      	bne.n	800e92c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	695b      	ldr	r3, [r3, #20]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d104      	bne.n	800e92c <osMessageQueueNew+0x8c>
          mem = 0;
 800e922:	2300      	movs	r3, #0
 800e924:	61bb      	str	r3, [r7, #24]
 800e926:	e001      	b.n	800e92c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800e928:	2300      	movs	r3, #0
 800e92a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e92c:	69bb      	ldr	r3, [r7, #24]
 800e92e:	2b01      	cmp	r3, #1
 800e930:	d10b      	bne.n	800e94a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	691a      	ldr	r2, [r3, #16]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	689b      	ldr	r3, [r3, #8]
 800e93a:	2100      	movs	r1, #0
 800e93c:	9100      	str	r1, [sp, #0]
 800e93e:	68b9      	ldr	r1, [r7, #8]
 800e940:	68f8      	ldr	r0, [r7, #12]
 800e942:	f000 fa31 	bl	800eda8 <xQueueGenericCreateStatic>
 800e946:	61f8      	str	r0, [r7, #28]
 800e948:	e008      	b.n	800e95c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800e94a:	69bb      	ldr	r3, [r7, #24]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d105      	bne.n	800e95c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800e950:	2200      	movs	r2, #0
 800e952:	68b9      	ldr	r1, [r7, #8]
 800e954:	68f8      	ldr	r0, [r7, #12]
 800e956:	f000 faa4 	bl	800eea2 <xQueueGenericCreate>
 800e95a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e95c:	69fb      	ldr	r3, [r7, #28]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d00c      	beq.n	800e97c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d003      	beq.n	800e970 <osMessageQueueNew+0xd0>
        name = attr->name;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	617b      	str	r3, [r7, #20]
 800e96e:	e001      	b.n	800e974 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800e970:	2300      	movs	r3, #0
 800e972:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800e974:	6979      	ldr	r1, [r7, #20]
 800e976:	69f8      	ldr	r0, [r7, #28]
 800e978:	f000 ff06 	bl	800f788 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e97c:	69fb      	ldr	r3, [r7, #28]
}
 800e97e:	4618      	mov	r0, r3
 800e980:	3720      	adds	r7, #32
 800e982:	46bd      	mov	sp, r7
 800e984:	bd80      	pop	{r7, pc}
	...

0800e988 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800e988:	b580      	push	{r7, lr}
 800e98a:	b088      	sub	sp, #32
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	60f8      	str	r0, [r7, #12]
 800e990:	60b9      	str	r1, [r7, #8]
 800e992:	603b      	str	r3, [r7, #0]
 800e994:	4613      	mov	r3, r2
 800e996:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e99c:	2300      	movs	r3, #0
 800e99e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9a0:	f3ef 8305 	mrs	r3, IPSR
 800e9a4:	617b      	str	r3, [r7, #20]
  return(result);
 800e9a6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d028      	beq.n	800e9fe <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e9ac:	69bb      	ldr	r3, [r7, #24]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d005      	beq.n	800e9be <osMessageQueuePut+0x36>
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d002      	beq.n	800e9be <osMessageQueuePut+0x36>
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d003      	beq.n	800e9c6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800e9be:	f06f 0303 	mvn.w	r3, #3
 800e9c2:	61fb      	str	r3, [r7, #28]
 800e9c4:	e038      	b.n	800ea38 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800e9ca:	f107 0210 	add.w	r2, r7, #16
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	68b9      	ldr	r1, [r7, #8]
 800e9d2:	69b8      	ldr	r0, [r7, #24]
 800e9d4:	f000 fbc6 	bl	800f164 <xQueueGenericSendFromISR>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	2b01      	cmp	r3, #1
 800e9dc:	d003      	beq.n	800e9e6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800e9de:	f06f 0302 	mvn.w	r3, #2
 800e9e2:	61fb      	str	r3, [r7, #28]
 800e9e4:	e028      	b.n	800ea38 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800e9e6:	693b      	ldr	r3, [r7, #16]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d025      	beq.n	800ea38 <osMessageQueuePut+0xb0>
 800e9ec:	4b15      	ldr	r3, [pc, #84]	@ (800ea44 <osMessageQueuePut+0xbc>)
 800e9ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e9f2:	601a      	str	r2, [r3, #0]
 800e9f4:	f3bf 8f4f 	dsb	sy
 800e9f8:	f3bf 8f6f 	isb	sy
 800e9fc:	e01c      	b.n	800ea38 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e9fe:	69bb      	ldr	r3, [r7, #24]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d002      	beq.n	800ea0a <osMessageQueuePut+0x82>
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d103      	bne.n	800ea12 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ea0a:	f06f 0303 	mvn.w	r3, #3
 800ea0e:	61fb      	str	r3, [r7, #28]
 800ea10:	e012      	b.n	800ea38 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ea12:	2300      	movs	r3, #0
 800ea14:	683a      	ldr	r2, [r7, #0]
 800ea16:	68b9      	ldr	r1, [r7, #8]
 800ea18:	69b8      	ldr	r0, [r7, #24]
 800ea1a:	f000 faa1 	bl	800ef60 <xQueueGenericSend>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d009      	beq.n	800ea38 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d003      	beq.n	800ea32 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ea2a:	f06f 0301 	mvn.w	r3, #1
 800ea2e:	61fb      	str	r3, [r7, #28]
 800ea30:	e002      	b.n	800ea38 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ea32:	f06f 0302 	mvn.w	r3, #2
 800ea36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ea38:	69fb      	ldr	r3, [r7, #28]
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	3720      	adds	r7, #32
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}
 800ea42:	bf00      	nop
 800ea44:	e000ed04 	.word	0xe000ed04

0800ea48 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b088      	sub	sp, #32
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	60f8      	str	r0, [r7, #12]
 800ea50:	60b9      	str	r1, [r7, #8]
 800ea52:	607a      	str	r2, [r7, #4]
 800ea54:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea5e:	f3ef 8305 	mrs	r3, IPSR
 800ea62:	617b      	str	r3, [r7, #20]
  return(result);
 800ea64:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d028      	beq.n	800eabc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ea6a:	69bb      	ldr	r3, [r7, #24]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d005      	beq.n	800ea7c <osMessageQueueGet+0x34>
 800ea70:	68bb      	ldr	r3, [r7, #8]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d002      	beq.n	800ea7c <osMessageQueueGet+0x34>
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d003      	beq.n	800ea84 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ea7c:	f06f 0303 	mvn.w	r3, #3
 800ea80:	61fb      	str	r3, [r7, #28]
 800ea82:	e037      	b.n	800eaf4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ea84:	2300      	movs	r3, #0
 800ea86:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ea88:	f107 0310 	add.w	r3, r7, #16
 800ea8c:	461a      	mov	r2, r3
 800ea8e:	68b9      	ldr	r1, [r7, #8]
 800ea90:	69b8      	ldr	r0, [r7, #24]
 800ea92:	f000 fce7 	bl	800f464 <xQueueReceiveFromISR>
 800ea96:	4603      	mov	r3, r0
 800ea98:	2b01      	cmp	r3, #1
 800ea9a:	d003      	beq.n	800eaa4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ea9c:	f06f 0302 	mvn.w	r3, #2
 800eaa0:	61fb      	str	r3, [r7, #28]
 800eaa2:	e027      	b.n	800eaf4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800eaa4:	693b      	ldr	r3, [r7, #16]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d024      	beq.n	800eaf4 <osMessageQueueGet+0xac>
 800eaaa:	4b15      	ldr	r3, [pc, #84]	@ (800eb00 <osMessageQueueGet+0xb8>)
 800eaac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eab0:	601a      	str	r2, [r3, #0]
 800eab2:	f3bf 8f4f 	dsb	sy
 800eab6:	f3bf 8f6f 	isb	sy
 800eaba:	e01b      	b.n	800eaf4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800eabc:	69bb      	ldr	r3, [r7, #24]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d002      	beq.n	800eac8 <osMessageQueueGet+0x80>
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d103      	bne.n	800ead0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800eac8:	f06f 0303 	mvn.w	r3, #3
 800eacc:	61fb      	str	r3, [r7, #28]
 800eace:	e011      	b.n	800eaf4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ead0:	683a      	ldr	r2, [r7, #0]
 800ead2:	68b9      	ldr	r1, [r7, #8]
 800ead4:	69b8      	ldr	r0, [r7, #24]
 800ead6:	f000 fbe3 	bl	800f2a0 <xQueueReceive>
 800eada:	4603      	mov	r3, r0
 800eadc:	2b01      	cmp	r3, #1
 800eade:	d009      	beq.n	800eaf4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d003      	beq.n	800eaee <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800eae6:	f06f 0301 	mvn.w	r3, #1
 800eaea:	61fb      	str	r3, [r7, #28]
 800eaec:	e002      	b.n	800eaf4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800eaee:	f06f 0302 	mvn.w	r3, #2
 800eaf2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800eaf4:	69fb      	ldr	r3, [r7, #28]
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3720      	adds	r7, #32
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
 800eafe:	bf00      	nop
 800eb00:	e000ed04 	.word	0xe000ed04

0800eb04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800eb04:	b480      	push	{r7}
 800eb06:	b085      	sub	sp, #20
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	60f8      	str	r0, [r7, #12]
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	4a07      	ldr	r2, [pc, #28]	@ (800eb30 <vApplicationGetIdleTaskMemory+0x2c>)
 800eb14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800eb16:	68bb      	ldr	r3, [r7, #8]
 800eb18:	4a06      	ldr	r2, [pc, #24]	@ (800eb34 <vApplicationGetIdleTaskMemory+0x30>)
 800eb1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	2280      	movs	r2, #128	@ 0x80
 800eb20:	601a      	str	r2, [r3, #0]
}
 800eb22:	bf00      	nop
 800eb24:	3714      	adds	r7, #20
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop
 800eb30:	20001414 	.word	0x20001414
 800eb34:	200014bc 	.word	0x200014bc

0800eb38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800eb38:	b480      	push	{r7}
 800eb3a:	b085      	sub	sp, #20
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	60f8      	str	r0, [r7, #12]
 800eb40:	60b9      	str	r1, [r7, #8]
 800eb42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	4a07      	ldr	r2, [pc, #28]	@ (800eb64 <vApplicationGetTimerTaskMemory+0x2c>)
 800eb48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	4a06      	ldr	r2, [pc, #24]	@ (800eb68 <vApplicationGetTimerTaskMemory+0x30>)
 800eb4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800eb56:	601a      	str	r2, [r3, #0]
}
 800eb58:	bf00      	nop
 800eb5a:	3714      	adds	r7, #20
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb62:	4770      	bx	lr
 800eb64:	200016bc 	.word	0x200016bc
 800eb68:	20001764 	.word	0x20001764

0800eb6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b083      	sub	sp, #12
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	f103 0208 	add.w	r2, r3, #8
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f04f 32ff 	mov.w	r2, #4294967295
 800eb84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f103 0208 	add.w	r2, r3, #8
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f103 0208 	add.w	r2, r3, #8
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800eba0:	bf00      	nop
 800eba2:	370c      	adds	r7, #12
 800eba4:	46bd      	mov	sp, r7
 800eba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebaa:	4770      	bx	lr

0800ebac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ebac:	b480      	push	{r7}
 800ebae:	b083      	sub	sp, #12
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ebba:	bf00      	nop
 800ebbc:	370c      	adds	r7, #12
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr

0800ebc6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ebc6:	b480      	push	{r7}
 800ebc8:	b085      	sub	sp, #20
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	6078      	str	r0, [r7, #4]
 800ebce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	685b      	ldr	r3, [r3, #4]
 800ebd4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	68fa      	ldr	r2, [r7, #12]
 800ebda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	689a      	ldr	r2, [r3, #8]
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	689b      	ldr	r3, [r3, #8]
 800ebe8:	683a      	ldr	r2, [r7, #0]
 800ebea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	683a      	ldr	r2, [r7, #0]
 800ebf0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	687a      	ldr	r2, [r7, #4]
 800ebf6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	1c5a      	adds	r2, r3, #1
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	601a      	str	r2, [r3, #0]
}
 800ec02:	bf00      	nop
 800ec04:	3714      	adds	r7, #20
 800ec06:	46bd      	mov	sp, r7
 800ec08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0c:	4770      	bx	lr

0800ec0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ec0e:	b480      	push	{r7}
 800ec10:	b085      	sub	sp, #20
 800ec12:	af00      	add	r7, sp, #0
 800ec14:	6078      	str	r0, [r7, #4]
 800ec16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ec1e:	68bb      	ldr	r3, [r7, #8]
 800ec20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec24:	d103      	bne.n	800ec2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	691b      	ldr	r3, [r3, #16]
 800ec2a:	60fb      	str	r3, [r7, #12]
 800ec2c:	e00c      	b.n	800ec48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	3308      	adds	r3, #8
 800ec32:	60fb      	str	r3, [r7, #12]
 800ec34:	e002      	b.n	800ec3c <vListInsert+0x2e>
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	685b      	ldr	r3, [r3, #4]
 800ec3a:	60fb      	str	r3, [r7, #12]
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	685b      	ldr	r3, [r3, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	68ba      	ldr	r2, [r7, #8]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d2f6      	bcs.n	800ec36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	685a      	ldr	r2, [r3, #4]
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	685b      	ldr	r3, [r3, #4]
 800ec54:	683a      	ldr	r2, [r7, #0]
 800ec56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	68fa      	ldr	r2, [r7, #12]
 800ec5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	683a      	ldr	r2, [r7, #0]
 800ec62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	1c5a      	adds	r2, r3, #1
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	601a      	str	r2, [r3, #0]
}
 800ec74:	bf00      	nop
 800ec76:	3714      	adds	r7, #20
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7e:	4770      	bx	lr

0800ec80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ec80:	b480      	push	{r7}
 800ec82:	b085      	sub	sp, #20
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	691b      	ldr	r3, [r3, #16]
 800ec8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	685b      	ldr	r3, [r3, #4]
 800ec92:	687a      	ldr	r2, [r7, #4]
 800ec94:	6892      	ldr	r2, [r2, #8]
 800ec96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	689b      	ldr	r3, [r3, #8]
 800ec9c:	687a      	ldr	r2, [r7, #4]
 800ec9e:	6852      	ldr	r2, [r2, #4]
 800eca0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	685b      	ldr	r3, [r3, #4]
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	d103      	bne.n	800ecb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	689a      	ldr	r2, [r3, #8]
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	1e5a      	subs	r2, r3, #1
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
}
 800ecc8:	4618      	mov	r0, r3
 800ecca:	3714      	adds	r7, #20
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr

0800ecd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d10b      	bne.n	800ed00 <xQueueGenericReset+0x2c>
	__asm volatile
 800ece8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecec:	f383 8811 	msr	BASEPRI, r3
 800ecf0:	f3bf 8f6f 	isb	sy
 800ecf4:	f3bf 8f4f 	dsb	sy
 800ecf8:	60bb      	str	r3, [r7, #8]
}
 800ecfa:	bf00      	nop
 800ecfc:	bf00      	nop
 800ecfe:	e7fd      	b.n	800ecfc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ed00:	f002 fb7a 	bl	80113f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	681a      	ldr	r2, [r3, #0]
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed0c:	68f9      	ldr	r1, [r7, #12]
 800ed0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ed10:	fb01 f303 	mul.w	r3, r1, r3
 800ed14:	441a      	add	r2, r3
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	681a      	ldr	r2, [r3, #0]
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	681a      	ldr	r2, [r3, #0]
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed30:	3b01      	subs	r3, #1
 800ed32:	68f9      	ldr	r1, [r7, #12]
 800ed34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ed36:	fb01 f303 	mul.w	r3, r1, r3
 800ed3a:	441a      	add	r2, r3
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	22ff      	movs	r2, #255	@ 0xff
 800ed44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	22ff      	movs	r2, #255	@ 0xff
 800ed4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d114      	bne.n	800ed80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	691b      	ldr	r3, [r3, #16]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d01a      	beq.n	800ed94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	3310      	adds	r3, #16
 800ed62:	4618      	mov	r0, r3
 800ed64:	f001 fa00 	bl	8010168 <xTaskRemoveFromEventList>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d012      	beq.n	800ed94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ed6e:	4b0d      	ldr	r3, [pc, #52]	@ (800eda4 <xQueueGenericReset+0xd0>)
 800ed70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed74:	601a      	str	r2, [r3, #0]
 800ed76:	f3bf 8f4f 	dsb	sy
 800ed7a:	f3bf 8f6f 	isb	sy
 800ed7e:	e009      	b.n	800ed94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	3310      	adds	r3, #16
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7ff fef1 	bl	800eb6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	3324      	adds	r3, #36	@ 0x24
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f7ff feec 	bl	800eb6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ed94:	f002 fb62 	bl	801145c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ed98:	2301      	movs	r3, #1
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3710      	adds	r7, #16
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}
 800eda2:	bf00      	nop
 800eda4:	e000ed04 	.word	0xe000ed04

0800eda8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b08e      	sub	sp, #56	@ 0x38
 800edac:	af02      	add	r7, sp, #8
 800edae:	60f8      	str	r0, [r7, #12]
 800edb0:	60b9      	str	r1, [r7, #8]
 800edb2:	607a      	str	r2, [r7, #4]
 800edb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d10b      	bne.n	800edd4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800edbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edc0:	f383 8811 	msr	BASEPRI, r3
 800edc4:	f3bf 8f6f 	isb	sy
 800edc8:	f3bf 8f4f 	dsb	sy
 800edcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800edce:	bf00      	nop
 800edd0:	bf00      	nop
 800edd2:	e7fd      	b.n	800edd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d10b      	bne.n	800edf2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800edda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edde:	f383 8811 	msr	BASEPRI, r3
 800ede2:	f3bf 8f6f 	isb	sy
 800ede6:	f3bf 8f4f 	dsb	sy
 800edea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800edec:	bf00      	nop
 800edee:	bf00      	nop
 800edf0:	e7fd      	b.n	800edee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d002      	beq.n	800edfe <xQueueGenericCreateStatic+0x56>
 800edf8:	68bb      	ldr	r3, [r7, #8]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d001      	beq.n	800ee02 <xQueueGenericCreateStatic+0x5a>
 800edfe:	2301      	movs	r3, #1
 800ee00:	e000      	b.n	800ee04 <xQueueGenericCreateStatic+0x5c>
 800ee02:	2300      	movs	r3, #0
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d10b      	bne.n	800ee20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ee08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee0c:	f383 8811 	msr	BASEPRI, r3
 800ee10:	f3bf 8f6f 	isb	sy
 800ee14:	f3bf 8f4f 	dsb	sy
 800ee18:	623b      	str	r3, [r7, #32]
}
 800ee1a:	bf00      	nop
 800ee1c:	bf00      	nop
 800ee1e:	e7fd      	b.n	800ee1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d102      	bne.n	800ee2c <xQueueGenericCreateStatic+0x84>
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d101      	bne.n	800ee30 <xQueueGenericCreateStatic+0x88>
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	e000      	b.n	800ee32 <xQueueGenericCreateStatic+0x8a>
 800ee30:	2300      	movs	r3, #0
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d10b      	bne.n	800ee4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ee36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee3a:	f383 8811 	msr	BASEPRI, r3
 800ee3e:	f3bf 8f6f 	isb	sy
 800ee42:	f3bf 8f4f 	dsb	sy
 800ee46:	61fb      	str	r3, [r7, #28]
}
 800ee48:	bf00      	nop
 800ee4a:	bf00      	nop
 800ee4c:	e7fd      	b.n	800ee4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ee4e:	2350      	movs	r3, #80	@ 0x50
 800ee50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	2b50      	cmp	r3, #80	@ 0x50
 800ee56:	d00b      	beq.n	800ee70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ee58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee5c:	f383 8811 	msr	BASEPRI, r3
 800ee60:	f3bf 8f6f 	isb	sy
 800ee64:	f3bf 8f4f 	dsb	sy
 800ee68:	61bb      	str	r3, [r7, #24]
}
 800ee6a:	bf00      	nop
 800ee6c:	bf00      	nop
 800ee6e:	e7fd      	b.n	800ee6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ee70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ee76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d00d      	beq.n	800ee98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ee7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee7e:	2201      	movs	r2, #1
 800ee80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ee84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ee88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee8a:	9300      	str	r3, [sp, #0]
 800ee8c:	4613      	mov	r3, r2
 800ee8e:	687a      	ldr	r2, [r7, #4]
 800ee90:	68b9      	ldr	r1, [r7, #8]
 800ee92:	68f8      	ldr	r0, [r7, #12]
 800ee94:	f000 f840 	bl	800ef18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ee98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3730      	adds	r7, #48	@ 0x30
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}

0800eea2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eea2:	b580      	push	{r7, lr}
 800eea4:	b08a      	sub	sp, #40	@ 0x28
 800eea6:	af02      	add	r7, sp, #8
 800eea8:	60f8      	str	r0, [r7, #12]
 800eeaa:	60b9      	str	r1, [r7, #8]
 800eeac:	4613      	mov	r3, r2
 800eeae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d10b      	bne.n	800eece <xQueueGenericCreate+0x2c>
	__asm volatile
 800eeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeba:	f383 8811 	msr	BASEPRI, r3
 800eebe:	f3bf 8f6f 	isb	sy
 800eec2:	f3bf 8f4f 	dsb	sy
 800eec6:	613b      	str	r3, [r7, #16]
}
 800eec8:	bf00      	nop
 800eeca:	bf00      	nop
 800eecc:	e7fd      	b.n	800eeca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	68ba      	ldr	r2, [r7, #8]
 800eed2:	fb02 f303 	mul.w	r3, r2, r3
 800eed6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800eed8:	69fb      	ldr	r3, [r7, #28]
 800eeda:	3350      	adds	r3, #80	@ 0x50
 800eedc:	4618      	mov	r0, r3
 800eede:	f002 fbad 	bl	801163c <pvPortMalloc>
 800eee2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800eee4:	69bb      	ldr	r3, [r7, #24]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d011      	beq.n	800ef0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800eeea:	69bb      	ldr	r3, [r7, #24]
 800eeec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	3350      	adds	r3, #80	@ 0x50
 800eef2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800eef4:	69bb      	ldr	r3, [r7, #24]
 800eef6:	2200      	movs	r2, #0
 800eef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eefc:	79fa      	ldrb	r2, [r7, #7]
 800eefe:	69bb      	ldr	r3, [r7, #24]
 800ef00:	9300      	str	r3, [sp, #0]
 800ef02:	4613      	mov	r3, r2
 800ef04:	697a      	ldr	r2, [r7, #20]
 800ef06:	68b9      	ldr	r1, [r7, #8]
 800ef08:	68f8      	ldr	r0, [r7, #12]
 800ef0a:	f000 f805 	bl	800ef18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ef0e:	69bb      	ldr	r3, [r7, #24]
	}
 800ef10:	4618      	mov	r0, r3
 800ef12:	3720      	adds	r7, #32
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}

0800ef18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b084      	sub	sp, #16
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	60f8      	str	r0, [r7, #12]
 800ef20:	60b9      	str	r1, [r7, #8]
 800ef22:	607a      	str	r2, [r7, #4]
 800ef24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d103      	bne.n	800ef34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ef2c:	69bb      	ldr	r3, [r7, #24]
 800ef2e:	69ba      	ldr	r2, [r7, #24]
 800ef30:	601a      	str	r2, [r3, #0]
 800ef32:	e002      	b.n	800ef3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	687a      	ldr	r2, [r7, #4]
 800ef38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ef3a:	69bb      	ldr	r3, [r7, #24]
 800ef3c:	68fa      	ldr	r2, [r7, #12]
 800ef3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ef40:	69bb      	ldr	r3, [r7, #24]
 800ef42:	68ba      	ldr	r2, [r7, #8]
 800ef44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ef46:	2101      	movs	r1, #1
 800ef48:	69b8      	ldr	r0, [r7, #24]
 800ef4a:	f7ff fec3 	bl	800ecd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ef4e:	69bb      	ldr	r3, [r7, #24]
 800ef50:	78fa      	ldrb	r2, [r7, #3]
 800ef52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ef56:	bf00      	nop
 800ef58:	3710      	adds	r7, #16
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bd80      	pop	{r7, pc}
	...

0800ef60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b08e      	sub	sp, #56	@ 0x38
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	60f8      	str	r0, [r7, #12]
 800ef68:	60b9      	str	r1, [r7, #8]
 800ef6a:	607a      	str	r2, [r7, #4]
 800ef6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ef76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d10b      	bne.n	800ef94 <xQueueGenericSend+0x34>
	__asm volatile
 800ef7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef80:	f383 8811 	msr	BASEPRI, r3
 800ef84:	f3bf 8f6f 	isb	sy
 800ef88:	f3bf 8f4f 	dsb	sy
 800ef8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ef8e:	bf00      	nop
 800ef90:	bf00      	nop
 800ef92:	e7fd      	b.n	800ef90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d103      	bne.n	800efa2 <xQueueGenericSend+0x42>
 800ef9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d101      	bne.n	800efa6 <xQueueGenericSend+0x46>
 800efa2:	2301      	movs	r3, #1
 800efa4:	e000      	b.n	800efa8 <xQueueGenericSend+0x48>
 800efa6:	2300      	movs	r3, #0
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d10b      	bne.n	800efc4 <xQueueGenericSend+0x64>
	__asm volatile
 800efac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efb0:	f383 8811 	msr	BASEPRI, r3
 800efb4:	f3bf 8f6f 	isb	sy
 800efb8:	f3bf 8f4f 	dsb	sy
 800efbc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800efbe:	bf00      	nop
 800efc0:	bf00      	nop
 800efc2:	e7fd      	b.n	800efc0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	2b02      	cmp	r3, #2
 800efc8:	d103      	bne.n	800efd2 <xQueueGenericSend+0x72>
 800efca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d101      	bne.n	800efd6 <xQueueGenericSend+0x76>
 800efd2:	2301      	movs	r3, #1
 800efd4:	e000      	b.n	800efd8 <xQueueGenericSend+0x78>
 800efd6:	2300      	movs	r3, #0
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d10b      	bne.n	800eff4 <xQueueGenericSend+0x94>
	__asm volatile
 800efdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efe0:	f383 8811 	msr	BASEPRI, r3
 800efe4:	f3bf 8f6f 	isb	sy
 800efe8:	f3bf 8f4f 	dsb	sy
 800efec:	623b      	str	r3, [r7, #32]
}
 800efee:	bf00      	nop
 800eff0:	bf00      	nop
 800eff2:	e7fd      	b.n	800eff0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eff4:	f001 fa8e 	bl	8010514 <xTaskGetSchedulerState>
 800eff8:	4603      	mov	r3, r0
 800effa:	2b00      	cmp	r3, #0
 800effc:	d102      	bne.n	800f004 <xQueueGenericSend+0xa4>
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d101      	bne.n	800f008 <xQueueGenericSend+0xa8>
 800f004:	2301      	movs	r3, #1
 800f006:	e000      	b.n	800f00a <xQueueGenericSend+0xaa>
 800f008:	2300      	movs	r3, #0
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d10b      	bne.n	800f026 <xQueueGenericSend+0xc6>
	__asm volatile
 800f00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f012:	f383 8811 	msr	BASEPRI, r3
 800f016:	f3bf 8f6f 	isb	sy
 800f01a:	f3bf 8f4f 	dsb	sy
 800f01e:	61fb      	str	r3, [r7, #28]
}
 800f020:	bf00      	nop
 800f022:	bf00      	nop
 800f024:	e7fd      	b.n	800f022 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f026:	f002 f9e7 	bl	80113f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f032:	429a      	cmp	r2, r3
 800f034:	d302      	bcc.n	800f03c <xQueueGenericSend+0xdc>
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	2b02      	cmp	r3, #2
 800f03a:	d129      	bne.n	800f090 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f03c:	683a      	ldr	r2, [r7, #0]
 800f03e:	68b9      	ldr	r1, [r7, #8]
 800f040:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f042:	f000 fa91 	bl	800f568 <prvCopyDataToQueue>
 800f046:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f04a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d010      	beq.n	800f072 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f052:	3324      	adds	r3, #36	@ 0x24
 800f054:	4618      	mov	r0, r3
 800f056:	f001 f887 	bl	8010168 <xTaskRemoveFromEventList>
 800f05a:	4603      	mov	r3, r0
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d013      	beq.n	800f088 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f060:	4b3f      	ldr	r3, [pc, #252]	@ (800f160 <xQueueGenericSend+0x200>)
 800f062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f066:	601a      	str	r2, [r3, #0]
 800f068:	f3bf 8f4f 	dsb	sy
 800f06c:	f3bf 8f6f 	isb	sy
 800f070:	e00a      	b.n	800f088 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f074:	2b00      	cmp	r3, #0
 800f076:	d007      	beq.n	800f088 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f078:	4b39      	ldr	r3, [pc, #228]	@ (800f160 <xQueueGenericSend+0x200>)
 800f07a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f07e:	601a      	str	r2, [r3, #0]
 800f080:	f3bf 8f4f 	dsb	sy
 800f084:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f088:	f002 f9e8 	bl	801145c <vPortExitCritical>
				return pdPASS;
 800f08c:	2301      	movs	r3, #1
 800f08e:	e063      	b.n	800f158 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d103      	bne.n	800f09e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f096:	f002 f9e1 	bl	801145c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f09a:	2300      	movs	r3, #0
 800f09c:	e05c      	b.n	800f158 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f09e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d106      	bne.n	800f0b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f0a4:	f107 0314 	add.w	r3, r7, #20
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f001 f8c1 	bl	8010230 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f0ae:	2301      	movs	r3, #1
 800f0b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f0b2:	f002 f9d3 	bl	801145c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f0b6:	f000 fe29 	bl	800fd0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f0ba:	f002 f99d 	bl	80113f8 <vPortEnterCritical>
 800f0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f0c4:	b25b      	sxtb	r3, r3
 800f0c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ca:	d103      	bne.n	800f0d4 <xQueueGenericSend+0x174>
 800f0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f0da:	b25b      	sxtb	r3, r3
 800f0dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0e0:	d103      	bne.n	800f0ea <xQueueGenericSend+0x18a>
 800f0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f0ea:	f002 f9b7 	bl	801145c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f0ee:	1d3a      	adds	r2, r7, #4
 800f0f0:	f107 0314 	add.w	r3, r7, #20
 800f0f4:	4611      	mov	r1, r2
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	f001 f8b0 	bl	801025c <xTaskCheckForTimeOut>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d124      	bne.n	800f14c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f102:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f104:	f000 fb28 	bl	800f758 <prvIsQueueFull>
 800f108:	4603      	mov	r3, r0
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d018      	beq.n	800f140 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f110:	3310      	adds	r3, #16
 800f112:	687a      	ldr	r2, [r7, #4]
 800f114:	4611      	mov	r1, r2
 800f116:	4618      	mov	r0, r3
 800f118:	f000 ffd4 	bl	80100c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f11c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f11e:	f000 fab3 	bl	800f688 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f122:	f000 fe01 	bl	800fd28 <xTaskResumeAll>
 800f126:	4603      	mov	r3, r0
 800f128:	2b00      	cmp	r3, #0
 800f12a:	f47f af7c 	bne.w	800f026 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f12e:	4b0c      	ldr	r3, [pc, #48]	@ (800f160 <xQueueGenericSend+0x200>)
 800f130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f134:	601a      	str	r2, [r3, #0]
 800f136:	f3bf 8f4f 	dsb	sy
 800f13a:	f3bf 8f6f 	isb	sy
 800f13e:	e772      	b.n	800f026 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f140:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f142:	f000 faa1 	bl	800f688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f146:	f000 fdef 	bl	800fd28 <xTaskResumeAll>
 800f14a:	e76c      	b.n	800f026 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f14c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f14e:	f000 fa9b 	bl	800f688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f152:	f000 fde9 	bl	800fd28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f156:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3738      	adds	r7, #56	@ 0x38
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}
 800f160:	e000ed04 	.word	0xe000ed04

0800f164 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b090      	sub	sp, #64	@ 0x40
 800f168:	af00      	add	r7, sp, #0
 800f16a:	60f8      	str	r0, [r7, #12]
 800f16c:	60b9      	str	r1, [r7, #8]
 800f16e:	607a      	str	r2, [r7, #4]
 800f170:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d10b      	bne.n	800f194 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f180:	f383 8811 	msr	BASEPRI, r3
 800f184:	f3bf 8f6f 	isb	sy
 800f188:	f3bf 8f4f 	dsb	sy
 800f18c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f18e:	bf00      	nop
 800f190:	bf00      	nop
 800f192:	e7fd      	b.n	800f190 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f194:	68bb      	ldr	r3, [r7, #8]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d103      	bne.n	800f1a2 <xQueueGenericSendFromISR+0x3e>
 800f19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f19c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d101      	bne.n	800f1a6 <xQueueGenericSendFromISR+0x42>
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	e000      	b.n	800f1a8 <xQueueGenericSendFromISR+0x44>
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d10b      	bne.n	800f1c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b0:	f383 8811 	msr	BASEPRI, r3
 800f1b4:	f3bf 8f6f 	isb	sy
 800f1b8:	f3bf 8f4f 	dsb	sy
 800f1bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f1be:	bf00      	nop
 800f1c0:	bf00      	nop
 800f1c2:	e7fd      	b.n	800f1c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	2b02      	cmp	r3, #2
 800f1c8:	d103      	bne.n	800f1d2 <xQueueGenericSendFromISR+0x6e>
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d101      	bne.n	800f1d6 <xQueueGenericSendFromISR+0x72>
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	e000      	b.n	800f1d8 <xQueueGenericSendFromISR+0x74>
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d10b      	bne.n	800f1f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f1dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1e0:	f383 8811 	msr	BASEPRI, r3
 800f1e4:	f3bf 8f6f 	isb	sy
 800f1e8:	f3bf 8f4f 	dsb	sy
 800f1ec:	623b      	str	r3, [r7, #32]
}
 800f1ee:	bf00      	nop
 800f1f0:	bf00      	nop
 800f1f2:	e7fd      	b.n	800f1f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f1f4:	f002 f9e0 	bl	80115b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f1f8:	f3ef 8211 	mrs	r2, BASEPRI
 800f1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f200:	f383 8811 	msr	BASEPRI, r3
 800f204:	f3bf 8f6f 	isb	sy
 800f208:	f3bf 8f4f 	dsb	sy
 800f20c:	61fa      	str	r2, [r7, #28]
 800f20e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f210:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f212:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f216:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f21a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d302      	bcc.n	800f226 <xQueueGenericSendFromISR+0xc2>
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	2b02      	cmp	r3, #2
 800f224:	d12f      	bne.n	800f286 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f228:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f22c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f234:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f236:	683a      	ldr	r2, [r7, #0]
 800f238:	68b9      	ldr	r1, [r7, #8]
 800f23a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f23c:	f000 f994 	bl	800f568 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f240:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f244:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f248:	d112      	bne.n	800f270 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f24c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d016      	beq.n	800f280 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f254:	3324      	adds	r3, #36	@ 0x24
 800f256:	4618      	mov	r0, r3
 800f258:	f000 ff86 	bl	8010168 <xTaskRemoveFromEventList>
 800f25c:	4603      	mov	r3, r0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d00e      	beq.n	800f280 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d00b      	beq.n	800f280 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2201      	movs	r2, #1
 800f26c:	601a      	str	r2, [r3, #0]
 800f26e:	e007      	b.n	800f280 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f270:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f274:	3301      	adds	r3, #1
 800f276:	b2db      	uxtb	r3, r3
 800f278:	b25a      	sxtb	r2, r3
 800f27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f27c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f280:	2301      	movs	r3, #1
 800f282:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f284:	e001      	b.n	800f28a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f286:	2300      	movs	r3, #0
 800f288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f28a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f28c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f294:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f298:	4618      	mov	r0, r3
 800f29a:	3740      	adds	r7, #64	@ 0x40
 800f29c:	46bd      	mov	sp, r7
 800f29e:	bd80      	pop	{r7, pc}

0800f2a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b08c      	sub	sp, #48	@ 0x30
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	60f8      	str	r0, [r7, #12]
 800f2a8:	60b9      	str	r1, [r7, #8]
 800f2aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d10b      	bne.n	800f2d2 <xQueueReceive+0x32>
	__asm volatile
 800f2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2be:	f383 8811 	msr	BASEPRI, r3
 800f2c2:	f3bf 8f6f 	isb	sy
 800f2c6:	f3bf 8f4f 	dsb	sy
 800f2ca:	623b      	str	r3, [r7, #32]
}
 800f2cc:	bf00      	nop
 800f2ce:	bf00      	nop
 800f2d0:	e7fd      	b.n	800f2ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f2d2:	68bb      	ldr	r3, [r7, #8]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d103      	bne.n	800f2e0 <xQueueReceive+0x40>
 800f2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d101      	bne.n	800f2e4 <xQueueReceive+0x44>
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	e000      	b.n	800f2e6 <xQueueReceive+0x46>
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d10b      	bne.n	800f302 <xQueueReceive+0x62>
	__asm volatile
 800f2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2ee:	f383 8811 	msr	BASEPRI, r3
 800f2f2:	f3bf 8f6f 	isb	sy
 800f2f6:	f3bf 8f4f 	dsb	sy
 800f2fa:	61fb      	str	r3, [r7, #28]
}
 800f2fc:	bf00      	nop
 800f2fe:	bf00      	nop
 800f300:	e7fd      	b.n	800f2fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f302:	f001 f907 	bl	8010514 <xTaskGetSchedulerState>
 800f306:	4603      	mov	r3, r0
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d102      	bne.n	800f312 <xQueueReceive+0x72>
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d101      	bne.n	800f316 <xQueueReceive+0x76>
 800f312:	2301      	movs	r3, #1
 800f314:	e000      	b.n	800f318 <xQueueReceive+0x78>
 800f316:	2300      	movs	r3, #0
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d10b      	bne.n	800f334 <xQueueReceive+0x94>
	__asm volatile
 800f31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f320:	f383 8811 	msr	BASEPRI, r3
 800f324:	f3bf 8f6f 	isb	sy
 800f328:	f3bf 8f4f 	dsb	sy
 800f32c:	61bb      	str	r3, [r7, #24]
}
 800f32e:	bf00      	nop
 800f330:	bf00      	nop
 800f332:	e7fd      	b.n	800f330 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f334:	f002 f860 	bl	80113f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f33a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f33c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f340:	2b00      	cmp	r3, #0
 800f342:	d01f      	beq.n	800f384 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f344:	68b9      	ldr	r1, [r7, #8]
 800f346:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f348:	f000 f978 	bl	800f63c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34e:	1e5a      	subs	r2, r3, #1
 800f350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f352:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f356:	691b      	ldr	r3, [r3, #16]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d00f      	beq.n	800f37c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f35c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f35e:	3310      	adds	r3, #16
 800f360:	4618      	mov	r0, r3
 800f362:	f000 ff01 	bl	8010168 <xTaskRemoveFromEventList>
 800f366:	4603      	mov	r3, r0
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d007      	beq.n	800f37c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f36c:	4b3c      	ldr	r3, [pc, #240]	@ (800f460 <xQueueReceive+0x1c0>)
 800f36e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f372:	601a      	str	r2, [r3, #0]
 800f374:	f3bf 8f4f 	dsb	sy
 800f378:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f37c:	f002 f86e 	bl	801145c <vPortExitCritical>
				return pdPASS;
 800f380:	2301      	movs	r3, #1
 800f382:	e069      	b.n	800f458 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d103      	bne.n	800f392 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f38a:	f002 f867 	bl	801145c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f38e:	2300      	movs	r3, #0
 800f390:	e062      	b.n	800f458 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f394:	2b00      	cmp	r3, #0
 800f396:	d106      	bne.n	800f3a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f398:	f107 0310 	add.w	r3, r7, #16
 800f39c:	4618      	mov	r0, r3
 800f39e:	f000 ff47 	bl	8010230 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f3a6:	f002 f859 	bl	801145c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f3aa:	f000 fcaf 	bl	800fd0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f3ae:	f002 f823 	bl	80113f8 <vPortEnterCritical>
 800f3b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f3b8:	b25b      	sxtb	r3, r3
 800f3ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3be:	d103      	bne.n	800f3c8 <xQueueReceive+0x128>
 800f3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f3c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f3ce:	b25b      	sxtb	r3, r3
 800f3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3d4:	d103      	bne.n	800f3de <xQueueReceive+0x13e>
 800f3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d8:	2200      	movs	r2, #0
 800f3da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f3de:	f002 f83d 	bl	801145c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f3e2:	1d3a      	adds	r2, r7, #4
 800f3e4:	f107 0310 	add.w	r3, r7, #16
 800f3e8:	4611      	mov	r1, r2
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	f000 ff36 	bl	801025c <xTaskCheckForTimeOut>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d123      	bne.n	800f43e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f3f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f3f8:	f000 f998 	bl	800f72c <prvIsQueueEmpty>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d017      	beq.n	800f432 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f404:	3324      	adds	r3, #36	@ 0x24
 800f406:	687a      	ldr	r2, [r7, #4]
 800f408:	4611      	mov	r1, r2
 800f40a:	4618      	mov	r0, r3
 800f40c:	f000 fe5a 	bl	80100c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f410:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f412:	f000 f939 	bl	800f688 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f416:	f000 fc87 	bl	800fd28 <xTaskResumeAll>
 800f41a:	4603      	mov	r3, r0
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d189      	bne.n	800f334 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f420:	4b0f      	ldr	r3, [pc, #60]	@ (800f460 <xQueueReceive+0x1c0>)
 800f422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f426:	601a      	str	r2, [r3, #0]
 800f428:	f3bf 8f4f 	dsb	sy
 800f42c:	f3bf 8f6f 	isb	sy
 800f430:	e780      	b.n	800f334 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f434:	f000 f928 	bl	800f688 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f438:	f000 fc76 	bl	800fd28 <xTaskResumeAll>
 800f43c:	e77a      	b.n	800f334 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f43e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f440:	f000 f922 	bl	800f688 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f444:	f000 fc70 	bl	800fd28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f448:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f44a:	f000 f96f 	bl	800f72c <prvIsQueueEmpty>
 800f44e:	4603      	mov	r3, r0
 800f450:	2b00      	cmp	r3, #0
 800f452:	f43f af6f 	beq.w	800f334 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f456:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3730      	adds	r7, #48	@ 0x30
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}
 800f460:	e000ed04 	.word	0xe000ed04

0800f464 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f464:	b580      	push	{r7, lr}
 800f466:	b08e      	sub	sp, #56	@ 0x38
 800f468:	af00      	add	r7, sp, #0
 800f46a:	60f8      	str	r0, [r7, #12]
 800f46c:	60b9      	str	r1, [r7, #8]
 800f46e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f476:	2b00      	cmp	r3, #0
 800f478:	d10b      	bne.n	800f492 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f47e:	f383 8811 	msr	BASEPRI, r3
 800f482:	f3bf 8f6f 	isb	sy
 800f486:	f3bf 8f4f 	dsb	sy
 800f48a:	623b      	str	r3, [r7, #32]
}
 800f48c:	bf00      	nop
 800f48e:	bf00      	nop
 800f490:	e7fd      	b.n	800f48e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f492:	68bb      	ldr	r3, [r7, #8]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d103      	bne.n	800f4a0 <xQueueReceiveFromISR+0x3c>
 800f498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f49a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d101      	bne.n	800f4a4 <xQueueReceiveFromISR+0x40>
 800f4a0:	2301      	movs	r3, #1
 800f4a2:	e000      	b.n	800f4a6 <xQueueReceiveFromISR+0x42>
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d10b      	bne.n	800f4c2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4ae:	f383 8811 	msr	BASEPRI, r3
 800f4b2:	f3bf 8f6f 	isb	sy
 800f4b6:	f3bf 8f4f 	dsb	sy
 800f4ba:	61fb      	str	r3, [r7, #28]
}
 800f4bc:	bf00      	nop
 800f4be:	bf00      	nop
 800f4c0:	e7fd      	b.n	800f4be <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f4c2:	f002 f879 	bl	80115b8 <vPortValidateInterruptPriority>
	__asm volatile
 800f4c6:	f3ef 8211 	mrs	r2, BASEPRI
 800f4ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4ce:	f383 8811 	msr	BASEPRI, r3
 800f4d2:	f3bf 8f6f 	isb	sy
 800f4d6:	f3bf 8f4f 	dsb	sy
 800f4da:	61ba      	str	r2, [r7, #24]
 800f4dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f4de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f4e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d02f      	beq.n	800f54e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f4f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f4f8:	68b9      	ldr	r1, [r7, #8]
 800f4fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4fc:	f000 f89e 	bl	800f63c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f502:	1e5a      	subs	r2, r3, #1
 800f504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f506:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f508:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f50c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f510:	d112      	bne.n	800f538 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f514:	691b      	ldr	r3, [r3, #16]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d016      	beq.n	800f548 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51c:	3310      	adds	r3, #16
 800f51e:	4618      	mov	r0, r3
 800f520:	f000 fe22 	bl	8010168 <xTaskRemoveFromEventList>
 800f524:	4603      	mov	r3, r0
 800f526:	2b00      	cmp	r3, #0
 800f528:	d00e      	beq.n	800f548 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d00b      	beq.n	800f548 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2201      	movs	r2, #1
 800f534:	601a      	str	r2, [r3, #0]
 800f536:	e007      	b.n	800f548 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f538:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f53c:	3301      	adds	r3, #1
 800f53e:	b2db      	uxtb	r3, r3
 800f540:	b25a      	sxtb	r2, r3
 800f542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f548:	2301      	movs	r3, #1
 800f54a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f54c:	e001      	b.n	800f552 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f54e:	2300      	movs	r3, #0
 800f550:	637b      	str	r3, [r7, #52]	@ 0x34
 800f552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f554:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	f383 8811 	msr	BASEPRI, r3
}
 800f55c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f55e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f560:	4618      	mov	r0, r3
 800f562:	3738      	adds	r7, #56	@ 0x38
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}

0800f568 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b086      	sub	sp, #24
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f574:	2300      	movs	r3, #0
 800f576:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f57c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f582:	2b00      	cmp	r3, #0
 800f584:	d10d      	bne.n	800f5a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d14d      	bne.n	800f62a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	689b      	ldr	r3, [r3, #8]
 800f592:	4618      	mov	r0, r3
 800f594:	f000 ffdc 	bl	8010550 <xTaskPriorityDisinherit>
 800f598:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	2200      	movs	r2, #0
 800f59e:	609a      	str	r2, [r3, #8]
 800f5a0:	e043      	b.n	800f62a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d119      	bne.n	800f5dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	6858      	ldr	r0, [r3, #4]
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5b0:	461a      	mov	r2, r3
 800f5b2:	68b9      	ldr	r1, [r7, #8]
 800f5b4:	f002 fe4b 	bl	801224e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	685a      	ldr	r2, [r3, #4]
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5c0:	441a      	add	r2, r3
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	685a      	ldr	r2, [r3, #4]
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	689b      	ldr	r3, [r3, #8]
 800f5ce:	429a      	cmp	r2, r3
 800f5d0:	d32b      	bcc.n	800f62a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	681a      	ldr	r2, [r3, #0]
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	605a      	str	r2, [r3, #4]
 800f5da:	e026      	b.n	800f62a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	68d8      	ldr	r0, [r3, #12]
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5e4:	461a      	mov	r2, r3
 800f5e6:	68b9      	ldr	r1, [r7, #8]
 800f5e8:	f002 fe31 	bl	801224e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	68da      	ldr	r2, [r3, #12]
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5f4:	425b      	negs	r3, r3
 800f5f6:	441a      	add	r2, r3
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	68da      	ldr	r2, [r3, #12]
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	429a      	cmp	r2, r3
 800f606:	d207      	bcs.n	800f618 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	689a      	ldr	r2, [r3, #8]
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f610:	425b      	negs	r3, r3
 800f612:	441a      	add	r2, r3
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2b02      	cmp	r3, #2
 800f61c:	d105      	bne.n	800f62a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f61e:	693b      	ldr	r3, [r7, #16]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d002      	beq.n	800f62a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	3b01      	subs	r3, #1
 800f628:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	1c5a      	adds	r2, r3, #1
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f632:	697b      	ldr	r3, [r7, #20]
}
 800f634:	4618      	mov	r0, r3
 800f636:	3718      	adds	r7, #24
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b082      	sub	sp, #8
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d018      	beq.n	800f680 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	68da      	ldr	r2, [r3, #12]
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f656:	441a      	add	r2, r3
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	68da      	ldr	r2, [r3, #12]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	689b      	ldr	r3, [r3, #8]
 800f664:	429a      	cmp	r2, r3
 800f666:	d303      	bcc.n	800f670 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681a      	ldr	r2, [r3, #0]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	68d9      	ldr	r1, [r3, #12]
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f678:	461a      	mov	r2, r3
 800f67a:	6838      	ldr	r0, [r7, #0]
 800f67c:	f002 fde7 	bl	801224e <memcpy>
	}
}
 800f680:	bf00      	nop
 800f682:	3708      	adds	r7, #8
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}

0800f688 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f690:	f001 feb2 	bl	80113f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f69a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f69c:	e011      	b.n	800f6c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d012      	beq.n	800f6cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	3324      	adds	r3, #36	@ 0x24
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f000 fd5c 	bl	8010168 <xTaskRemoveFromEventList>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d001      	beq.n	800f6ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f6b6:	f000 fe35 	bl	8010324 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f6ba:	7bfb      	ldrb	r3, [r7, #15]
 800f6bc:	3b01      	subs	r3, #1
 800f6be:	b2db      	uxtb	r3, r3
 800f6c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f6c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	dce9      	bgt.n	800f69e <prvUnlockQueue+0x16>
 800f6ca:	e000      	b.n	800f6ce <prvUnlockQueue+0x46>
					break;
 800f6cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	22ff      	movs	r2, #255	@ 0xff
 800f6d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f6d6:	f001 fec1 	bl	801145c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f6da:	f001 fe8d 	bl	80113f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f6e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f6e6:	e011      	b.n	800f70c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	691b      	ldr	r3, [r3, #16]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d012      	beq.n	800f716 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	3310      	adds	r3, #16
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	f000 fd37 	bl	8010168 <xTaskRemoveFromEventList>
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d001      	beq.n	800f704 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f700:	f000 fe10 	bl	8010324 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f704:	7bbb      	ldrb	r3, [r7, #14]
 800f706:	3b01      	subs	r3, #1
 800f708:	b2db      	uxtb	r3, r3
 800f70a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f70c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f710:	2b00      	cmp	r3, #0
 800f712:	dce9      	bgt.n	800f6e8 <prvUnlockQueue+0x60>
 800f714:	e000      	b.n	800f718 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f716:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	22ff      	movs	r2, #255	@ 0xff
 800f71c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f720:	f001 fe9c 	bl	801145c <vPortExitCritical>
}
 800f724:	bf00      	nop
 800f726:	3710      	adds	r7, #16
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b084      	sub	sp, #16
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f734:	f001 fe60 	bl	80113f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d102      	bne.n	800f746 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f740:	2301      	movs	r3, #1
 800f742:	60fb      	str	r3, [r7, #12]
 800f744:	e001      	b.n	800f74a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f746:	2300      	movs	r3, #0
 800f748:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f74a:	f001 fe87 	bl	801145c <vPortExitCritical>

	return xReturn;
 800f74e:	68fb      	ldr	r3, [r7, #12]
}
 800f750:	4618      	mov	r0, r3
 800f752:	3710      	adds	r7, #16
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}

0800f758 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b084      	sub	sp, #16
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f760:	f001 fe4a 	bl	80113f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f76c:	429a      	cmp	r2, r3
 800f76e:	d102      	bne.n	800f776 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f770:	2301      	movs	r3, #1
 800f772:	60fb      	str	r3, [r7, #12]
 800f774:	e001      	b.n	800f77a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f776:	2300      	movs	r3, #0
 800f778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f77a:	f001 fe6f 	bl	801145c <vPortExitCritical>

	return xReturn;
 800f77e:	68fb      	ldr	r3, [r7, #12]
}
 800f780:	4618      	mov	r0, r3
 800f782:	3710      	adds	r7, #16
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}

0800f788 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f788:	b480      	push	{r7}
 800f78a:	b085      	sub	sp, #20
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
 800f790:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f792:	2300      	movs	r3, #0
 800f794:	60fb      	str	r3, [r7, #12]
 800f796:	e014      	b.n	800f7c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f798:	4a0f      	ldr	r2, [pc, #60]	@ (800f7d8 <vQueueAddToRegistry+0x50>)
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d10b      	bne.n	800f7bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f7a4:	490c      	ldr	r1, [pc, #48]	@ (800f7d8 <vQueueAddToRegistry+0x50>)
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	683a      	ldr	r2, [r7, #0]
 800f7aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f7ae:	4a0a      	ldr	r2, [pc, #40]	@ (800f7d8 <vQueueAddToRegistry+0x50>)
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	00db      	lsls	r3, r3, #3
 800f7b4:	4413      	add	r3, r2
 800f7b6:	687a      	ldr	r2, [r7, #4]
 800f7b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f7ba:	e006      	b.n	800f7ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	60fb      	str	r3, [r7, #12]
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	2b07      	cmp	r3, #7
 800f7c6:	d9e7      	bls.n	800f798 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f7c8:	bf00      	nop
 800f7ca:	bf00      	nop
 800f7cc:	3714      	adds	r7, #20
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d4:	4770      	bx	lr
 800f7d6:	bf00      	nop
 800f7d8:	20001b64 	.word	0x20001b64

0800f7dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b086      	sub	sp, #24
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	60f8      	str	r0, [r7, #12]
 800f7e4:	60b9      	str	r1, [r7, #8]
 800f7e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f7ec:	f001 fe04 	bl	80113f8 <vPortEnterCritical>
 800f7f0:	697b      	ldr	r3, [r7, #20]
 800f7f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f7f6:	b25b      	sxtb	r3, r3
 800f7f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7fc:	d103      	bne.n	800f806 <vQueueWaitForMessageRestricted+0x2a>
 800f7fe:	697b      	ldr	r3, [r7, #20]
 800f800:	2200      	movs	r2, #0
 800f802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f806:	697b      	ldr	r3, [r7, #20]
 800f808:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f80c:	b25b      	sxtb	r3, r3
 800f80e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f812:	d103      	bne.n	800f81c <vQueueWaitForMessageRestricted+0x40>
 800f814:	697b      	ldr	r3, [r7, #20]
 800f816:	2200      	movs	r2, #0
 800f818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f81c:	f001 fe1e 	bl	801145c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f824:	2b00      	cmp	r3, #0
 800f826:	d106      	bne.n	800f836 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f828:	697b      	ldr	r3, [r7, #20]
 800f82a:	3324      	adds	r3, #36	@ 0x24
 800f82c:	687a      	ldr	r2, [r7, #4]
 800f82e:	68b9      	ldr	r1, [r7, #8]
 800f830:	4618      	mov	r0, r3
 800f832:	f000 fc6d 	bl	8010110 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f836:	6978      	ldr	r0, [r7, #20]
 800f838:	f7ff ff26 	bl	800f688 <prvUnlockQueue>
	}
 800f83c:	bf00      	nop
 800f83e:	3718      	adds	r7, #24
 800f840:	46bd      	mov	sp, r7
 800f842:	bd80      	pop	{r7, pc}

0800f844 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f844:	b580      	push	{r7, lr}
 800f846:	b08e      	sub	sp, #56	@ 0x38
 800f848:	af04      	add	r7, sp, #16
 800f84a:	60f8      	str	r0, [r7, #12]
 800f84c:	60b9      	str	r1, [r7, #8]
 800f84e:	607a      	str	r2, [r7, #4]
 800f850:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f854:	2b00      	cmp	r3, #0
 800f856:	d10b      	bne.n	800f870 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f85c:	f383 8811 	msr	BASEPRI, r3
 800f860:	f3bf 8f6f 	isb	sy
 800f864:	f3bf 8f4f 	dsb	sy
 800f868:	623b      	str	r3, [r7, #32]
}
 800f86a:	bf00      	nop
 800f86c:	bf00      	nop
 800f86e:	e7fd      	b.n	800f86c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f872:	2b00      	cmp	r3, #0
 800f874:	d10b      	bne.n	800f88e <xTaskCreateStatic+0x4a>
	__asm volatile
 800f876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f87a:	f383 8811 	msr	BASEPRI, r3
 800f87e:	f3bf 8f6f 	isb	sy
 800f882:	f3bf 8f4f 	dsb	sy
 800f886:	61fb      	str	r3, [r7, #28]
}
 800f888:	bf00      	nop
 800f88a:	bf00      	nop
 800f88c:	e7fd      	b.n	800f88a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f88e:	23a8      	movs	r3, #168	@ 0xa8
 800f890:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f892:	693b      	ldr	r3, [r7, #16]
 800f894:	2ba8      	cmp	r3, #168	@ 0xa8
 800f896:	d00b      	beq.n	800f8b0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f89c:	f383 8811 	msr	BASEPRI, r3
 800f8a0:	f3bf 8f6f 	isb	sy
 800f8a4:	f3bf 8f4f 	dsb	sy
 800f8a8:	61bb      	str	r3, [r7, #24]
}
 800f8aa:	bf00      	nop
 800f8ac:	bf00      	nop
 800f8ae:	e7fd      	b.n	800f8ac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f8b0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d01e      	beq.n	800f8f6 <xTaskCreateStatic+0xb2>
 800f8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d01b      	beq.n	800f8f6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f8c6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8ca:	2202      	movs	r2, #2
 800f8cc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	9303      	str	r3, [sp, #12]
 800f8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8d6:	9302      	str	r3, [sp, #8]
 800f8d8:	f107 0314 	add.w	r3, r7, #20
 800f8dc:	9301      	str	r3, [sp, #4]
 800f8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e0:	9300      	str	r3, [sp, #0]
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	687a      	ldr	r2, [r7, #4]
 800f8e6:	68b9      	ldr	r1, [r7, #8]
 800f8e8:	68f8      	ldr	r0, [r7, #12]
 800f8ea:	f000 f851 	bl	800f990 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f8ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f8f0:	f000 f8f6 	bl	800fae0 <prvAddNewTaskToReadyList>
 800f8f4:	e001      	b.n	800f8fa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f8fa:	697b      	ldr	r3, [r7, #20]
	}
 800f8fc:	4618      	mov	r0, r3
 800f8fe:	3728      	adds	r7, #40	@ 0x28
 800f900:	46bd      	mov	sp, r7
 800f902:	bd80      	pop	{r7, pc}

0800f904 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f904:	b580      	push	{r7, lr}
 800f906:	b08c      	sub	sp, #48	@ 0x30
 800f908:	af04      	add	r7, sp, #16
 800f90a:	60f8      	str	r0, [r7, #12]
 800f90c:	60b9      	str	r1, [r7, #8]
 800f90e:	603b      	str	r3, [r7, #0]
 800f910:	4613      	mov	r3, r2
 800f912:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f914:	88fb      	ldrh	r3, [r7, #6]
 800f916:	009b      	lsls	r3, r3, #2
 800f918:	4618      	mov	r0, r3
 800f91a:	f001 fe8f 	bl	801163c <pvPortMalloc>
 800f91e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f920:	697b      	ldr	r3, [r7, #20]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d00e      	beq.n	800f944 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f926:	20a8      	movs	r0, #168	@ 0xa8
 800f928:	f001 fe88 	bl	801163c <pvPortMalloc>
 800f92c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f92e:	69fb      	ldr	r3, [r7, #28]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d003      	beq.n	800f93c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f934:	69fb      	ldr	r3, [r7, #28]
 800f936:	697a      	ldr	r2, [r7, #20]
 800f938:	631a      	str	r2, [r3, #48]	@ 0x30
 800f93a:	e005      	b.n	800f948 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f93c:	6978      	ldr	r0, [r7, #20]
 800f93e:	f001 ff4b 	bl	80117d8 <vPortFree>
 800f942:	e001      	b.n	800f948 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f944:	2300      	movs	r3, #0
 800f946:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f948:	69fb      	ldr	r3, [r7, #28]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d017      	beq.n	800f97e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f94e:	69fb      	ldr	r3, [r7, #28]
 800f950:	2200      	movs	r2, #0
 800f952:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f956:	88fa      	ldrh	r2, [r7, #6]
 800f958:	2300      	movs	r3, #0
 800f95a:	9303      	str	r3, [sp, #12]
 800f95c:	69fb      	ldr	r3, [r7, #28]
 800f95e:	9302      	str	r3, [sp, #8]
 800f960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f962:	9301      	str	r3, [sp, #4]
 800f964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f966:	9300      	str	r3, [sp, #0]
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	68b9      	ldr	r1, [r7, #8]
 800f96c:	68f8      	ldr	r0, [r7, #12]
 800f96e:	f000 f80f 	bl	800f990 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f972:	69f8      	ldr	r0, [r7, #28]
 800f974:	f000 f8b4 	bl	800fae0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f978:	2301      	movs	r3, #1
 800f97a:	61bb      	str	r3, [r7, #24]
 800f97c:	e002      	b.n	800f984 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f97e:	f04f 33ff 	mov.w	r3, #4294967295
 800f982:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f984:	69bb      	ldr	r3, [r7, #24]
	}
 800f986:	4618      	mov	r0, r3
 800f988:	3720      	adds	r7, #32
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}
	...

0800f990 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b088      	sub	sp, #32
 800f994:	af00      	add	r7, sp, #0
 800f996:	60f8      	str	r0, [r7, #12]
 800f998:	60b9      	str	r1, [r7, #8]
 800f99a:	607a      	str	r2, [r7, #4]
 800f99c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9a0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	009b      	lsls	r3, r3, #2
 800f9a6:	461a      	mov	r2, r3
 800f9a8:	21a5      	movs	r1, #165	@ 0xa5
 800f9aa:	f002 faf1 	bl	8011f90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f9b8:	3b01      	subs	r3, #1
 800f9ba:	009b      	lsls	r3, r3, #2
 800f9bc:	4413      	add	r3, r2
 800f9be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f9c0:	69bb      	ldr	r3, [r7, #24]
 800f9c2:	f023 0307 	bic.w	r3, r3, #7
 800f9c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f9c8:	69bb      	ldr	r3, [r7, #24]
 800f9ca:	f003 0307 	and.w	r3, r3, #7
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d00b      	beq.n	800f9ea <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9d6:	f383 8811 	msr	BASEPRI, r3
 800f9da:	f3bf 8f6f 	isb	sy
 800f9de:	f3bf 8f4f 	dsb	sy
 800f9e2:	617b      	str	r3, [r7, #20]
}
 800f9e4:	bf00      	nop
 800f9e6:	bf00      	nop
 800f9e8:	e7fd      	b.n	800f9e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f9ea:	68bb      	ldr	r3, [r7, #8]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d01f      	beq.n	800fa30 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	61fb      	str	r3, [r7, #28]
 800f9f4:	e012      	b.n	800fa1c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f9f6:	68ba      	ldr	r2, [r7, #8]
 800f9f8:	69fb      	ldr	r3, [r7, #28]
 800f9fa:	4413      	add	r3, r2
 800f9fc:	7819      	ldrb	r1, [r3, #0]
 800f9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa00:	69fb      	ldr	r3, [r7, #28]
 800fa02:	4413      	add	r3, r2
 800fa04:	3334      	adds	r3, #52	@ 0x34
 800fa06:	460a      	mov	r2, r1
 800fa08:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fa0a:	68ba      	ldr	r2, [r7, #8]
 800fa0c:	69fb      	ldr	r3, [r7, #28]
 800fa0e:	4413      	add	r3, r2
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d006      	beq.n	800fa24 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fa16:	69fb      	ldr	r3, [r7, #28]
 800fa18:	3301      	adds	r3, #1
 800fa1a:	61fb      	str	r3, [r7, #28]
 800fa1c:	69fb      	ldr	r3, [r7, #28]
 800fa1e:	2b0f      	cmp	r3, #15
 800fa20:	d9e9      	bls.n	800f9f6 <prvInitialiseNewTask+0x66>
 800fa22:	e000      	b.n	800fa26 <prvInitialiseNewTask+0x96>
			{
				break;
 800fa24:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fa26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa28:	2200      	movs	r2, #0
 800fa2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fa2e:	e003      	b.n	800fa38 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fa30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa32:	2200      	movs	r2, #0
 800fa34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fa38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa3a:	2b37      	cmp	r3, #55	@ 0x37
 800fa3c:	d901      	bls.n	800fa42 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fa3e:	2337      	movs	r3, #55	@ 0x37
 800fa40:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fa42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa46:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa4c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa50:	2200      	movs	r2, #0
 800fa52:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fa54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa56:	3304      	adds	r3, #4
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f7ff f8a7 	bl	800ebac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fa5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa60:	3318      	adds	r3, #24
 800fa62:	4618      	mov	r0, r3
 800fa64:	f7ff f8a2 	bl	800ebac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa6c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa70:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fa74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa76:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa7c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa80:	2200      	movs	r2, #0
 800fa82:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fa86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa88:	2200      	movs	r2, #0
 800fa8a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800fa8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa90:	3354      	adds	r3, #84	@ 0x54
 800fa92:	224c      	movs	r2, #76	@ 0x4c
 800fa94:	2100      	movs	r1, #0
 800fa96:	4618      	mov	r0, r3
 800fa98:	f002 fa7a 	bl	8011f90 <memset>
 800fa9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa9e:	4a0d      	ldr	r2, [pc, #52]	@ (800fad4 <prvInitialiseNewTask+0x144>)
 800faa0:	659a      	str	r2, [r3, #88]	@ 0x58
 800faa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faa4:	4a0c      	ldr	r2, [pc, #48]	@ (800fad8 <prvInitialiseNewTask+0x148>)
 800faa6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800faa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faaa:	4a0c      	ldr	r2, [pc, #48]	@ (800fadc <prvInitialiseNewTask+0x14c>)
 800faac:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800faae:	683a      	ldr	r2, [r7, #0]
 800fab0:	68f9      	ldr	r1, [r7, #12]
 800fab2:	69b8      	ldr	r0, [r7, #24]
 800fab4:	f001 fb72 	bl	801119c <pxPortInitialiseStack>
 800fab8:	4602      	mov	r2, r0
 800faba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fabc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d002      	beq.n	800faca <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fac8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800faca:	bf00      	nop
 800facc:	3720      	adds	r7, #32
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}
 800fad2:	bf00      	nop
 800fad4:	20006078 	.word	0x20006078
 800fad8:	200060e0 	.word	0x200060e0
 800fadc:	20006148 	.word	0x20006148

0800fae0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b082      	sub	sp, #8
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fae8:	f001 fc86 	bl	80113f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800faec:	4b2d      	ldr	r3, [pc, #180]	@ (800fba4 <prvAddNewTaskToReadyList+0xc4>)
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	3301      	adds	r3, #1
 800faf2:	4a2c      	ldr	r2, [pc, #176]	@ (800fba4 <prvAddNewTaskToReadyList+0xc4>)
 800faf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800faf6:	4b2c      	ldr	r3, [pc, #176]	@ (800fba8 <prvAddNewTaskToReadyList+0xc8>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d109      	bne.n	800fb12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fafe:	4a2a      	ldr	r2, [pc, #168]	@ (800fba8 <prvAddNewTaskToReadyList+0xc8>)
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fb04:	4b27      	ldr	r3, [pc, #156]	@ (800fba4 <prvAddNewTaskToReadyList+0xc4>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	2b01      	cmp	r3, #1
 800fb0a:	d110      	bne.n	800fb2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fb0c:	f000 fc2e 	bl	801036c <prvInitialiseTaskLists>
 800fb10:	e00d      	b.n	800fb2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fb12:	4b26      	ldr	r3, [pc, #152]	@ (800fbac <prvAddNewTaskToReadyList+0xcc>)
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d109      	bne.n	800fb2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fb1a:	4b23      	ldr	r3, [pc, #140]	@ (800fba8 <prvAddNewTaskToReadyList+0xc8>)
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb24:	429a      	cmp	r2, r3
 800fb26:	d802      	bhi.n	800fb2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fb28:	4a1f      	ldr	r2, [pc, #124]	@ (800fba8 <prvAddNewTaskToReadyList+0xc8>)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fb2e:	4b20      	ldr	r3, [pc, #128]	@ (800fbb0 <prvAddNewTaskToReadyList+0xd0>)
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	3301      	adds	r3, #1
 800fb34:	4a1e      	ldr	r2, [pc, #120]	@ (800fbb0 <prvAddNewTaskToReadyList+0xd0>)
 800fb36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fb38:	4b1d      	ldr	r3, [pc, #116]	@ (800fbb0 <prvAddNewTaskToReadyList+0xd0>)
 800fb3a:	681a      	ldr	r2, [r3, #0]
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb44:	4b1b      	ldr	r3, [pc, #108]	@ (800fbb4 <prvAddNewTaskToReadyList+0xd4>)
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	429a      	cmp	r2, r3
 800fb4a:	d903      	bls.n	800fb54 <prvAddNewTaskToReadyList+0x74>
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb50:	4a18      	ldr	r2, [pc, #96]	@ (800fbb4 <prvAddNewTaskToReadyList+0xd4>)
 800fb52:	6013      	str	r3, [r2, #0]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb58:	4613      	mov	r3, r2
 800fb5a:	009b      	lsls	r3, r3, #2
 800fb5c:	4413      	add	r3, r2
 800fb5e:	009b      	lsls	r3, r3, #2
 800fb60:	4a15      	ldr	r2, [pc, #84]	@ (800fbb8 <prvAddNewTaskToReadyList+0xd8>)
 800fb62:	441a      	add	r2, r3
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	3304      	adds	r3, #4
 800fb68:	4619      	mov	r1, r3
 800fb6a:	4610      	mov	r0, r2
 800fb6c:	f7ff f82b 	bl	800ebc6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fb70:	f001 fc74 	bl	801145c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fb74:	4b0d      	ldr	r3, [pc, #52]	@ (800fbac <prvAddNewTaskToReadyList+0xcc>)
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d00e      	beq.n	800fb9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fb7c:	4b0a      	ldr	r3, [pc, #40]	@ (800fba8 <prvAddNewTaskToReadyList+0xc8>)
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb86:	429a      	cmp	r2, r3
 800fb88:	d207      	bcs.n	800fb9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fb8a:	4b0c      	ldr	r3, [pc, #48]	@ (800fbbc <prvAddNewTaskToReadyList+0xdc>)
 800fb8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb90:	601a      	str	r2, [r3, #0]
 800fb92:	f3bf 8f4f 	dsb	sy
 800fb96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb9a:	bf00      	nop
 800fb9c:	3708      	adds	r7, #8
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	bd80      	pop	{r7, pc}
 800fba2:	bf00      	nop
 800fba4:	20002078 	.word	0x20002078
 800fba8:	20001ba4 	.word	0x20001ba4
 800fbac:	20002084 	.word	0x20002084
 800fbb0:	20002094 	.word	0x20002094
 800fbb4:	20002080 	.word	0x20002080
 800fbb8:	20001ba8 	.word	0x20001ba8
 800fbbc:	e000ed04 	.word	0xe000ed04

0800fbc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b084      	sub	sp, #16
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d018      	beq.n	800fc04 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fbd2:	4b14      	ldr	r3, [pc, #80]	@ (800fc24 <vTaskDelay+0x64>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d00b      	beq.n	800fbf2 <vTaskDelay+0x32>
	__asm volatile
 800fbda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbde:	f383 8811 	msr	BASEPRI, r3
 800fbe2:	f3bf 8f6f 	isb	sy
 800fbe6:	f3bf 8f4f 	dsb	sy
 800fbea:	60bb      	str	r3, [r7, #8]
}
 800fbec:	bf00      	nop
 800fbee:	bf00      	nop
 800fbf0:	e7fd      	b.n	800fbee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fbf2:	f000 f88b 	bl	800fd0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fbf6:	2100      	movs	r1, #0
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f000 ff21 	bl	8010a40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fbfe:	f000 f893 	bl	800fd28 <xTaskResumeAll>
 800fc02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d107      	bne.n	800fc1a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fc0a:	4b07      	ldr	r3, [pc, #28]	@ (800fc28 <vTaskDelay+0x68>)
 800fc0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc10:	601a      	str	r2, [r3, #0]
 800fc12:	f3bf 8f4f 	dsb	sy
 800fc16:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fc1a:	bf00      	nop
 800fc1c:	3710      	adds	r7, #16
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}
 800fc22:	bf00      	nop
 800fc24:	200020a0 	.word	0x200020a0
 800fc28:	e000ed04 	.word	0xe000ed04

0800fc2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fc2c:	b580      	push	{r7, lr}
 800fc2e:	b08a      	sub	sp, #40	@ 0x28
 800fc30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fc32:	2300      	movs	r3, #0
 800fc34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fc36:	2300      	movs	r3, #0
 800fc38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fc3a:	463a      	mov	r2, r7
 800fc3c:	1d39      	adds	r1, r7, #4
 800fc3e:	f107 0308 	add.w	r3, r7, #8
 800fc42:	4618      	mov	r0, r3
 800fc44:	f7fe ff5e 	bl	800eb04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fc48:	6839      	ldr	r1, [r7, #0]
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	68ba      	ldr	r2, [r7, #8]
 800fc4e:	9202      	str	r2, [sp, #8]
 800fc50:	9301      	str	r3, [sp, #4]
 800fc52:	2300      	movs	r3, #0
 800fc54:	9300      	str	r3, [sp, #0]
 800fc56:	2300      	movs	r3, #0
 800fc58:	460a      	mov	r2, r1
 800fc5a:	4924      	ldr	r1, [pc, #144]	@ (800fcec <vTaskStartScheduler+0xc0>)
 800fc5c:	4824      	ldr	r0, [pc, #144]	@ (800fcf0 <vTaskStartScheduler+0xc4>)
 800fc5e:	f7ff fdf1 	bl	800f844 <xTaskCreateStatic>
 800fc62:	4603      	mov	r3, r0
 800fc64:	4a23      	ldr	r2, [pc, #140]	@ (800fcf4 <vTaskStartScheduler+0xc8>)
 800fc66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fc68:	4b22      	ldr	r3, [pc, #136]	@ (800fcf4 <vTaskStartScheduler+0xc8>)
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d002      	beq.n	800fc76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fc70:	2301      	movs	r3, #1
 800fc72:	617b      	str	r3, [r7, #20]
 800fc74:	e001      	b.n	800fc7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fc76:	2300      	movs	r3, #0
 800fc78:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fc7a:	697b      	ldr	r3, [r7, #20]
 800fc7c:	2b01      	cmp	r3, #1
 800fc7e:	d102      	bne.n	800fc86 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fc80:	f000 ff32 	bl	8010ae8 <xTimerCreateTimerTask>
 800fc84:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fc86:	697b      	ldr	r3, [r7, #20]
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	d11b      	bne.n	800fcc4 <vTaskStartScheduler+0x98>
	__asm volatile
 800fc8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc90:	f383 8811 	msr	BASEPRI, r3
 800fc94:	f3bf 8f6f 	isb	sy
 800fc98:	f3bf 8f4f 	dsb	sy
 800fc9c:	613b      	str	r3, [r7, #16]
}
 800fc9e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fca0:	4b15      	ldr	r3, [pc, #84]	@ (800fcf8 <vTaskStartScheduler+0xcc>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	3354      	adds	r3, #84	@ 0x54
 800fca6:	4a15      	ldr	r2, [pc, #84]	@ (800fcfc <vTaskStartScheduler+0xd0>)
 800fca8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fcaa:	4b15      	ldr	r3, [pc, #84]	@ (800fd00 <vTaskStartScheduler+0xd4>)
 800fcac:	f04f 32ff 	mov.w	r2, #4294967295
 800fcb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fcb2:	4b14      	ldr	r3, [pc, #80]	@ (800fd04 <vTaskStartScheduler+0xd8>)
 800fcb4:	2201      	movs	r2, #1
 800fcb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fcb8:	4b13      	ldr	r3, [pc, #76]	@ (800fd08 <vTaskStartScheduler+0xdc>)
 800fcba:	2200      	movs	r2, #0
 800fcbc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fcbe:	f001 faf7 	bl	80112b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fcc2:	e00f      	b.n	800fce4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fcc4:	697b      	ldr	r3, [r7, #20]
 800fcc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcca:	d10b      	bne.n	800fce4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800fccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcd0:	f383 8811 	msr	BASEPRI, r3
 800fcd4:	f3bf 8f6f 	isb	sy
 800fcd8:	f3bf 8f4f 	dsb	sy
 800fcdc:	60fb      	str	r3, [r7, #12]
}
 800fcde:	bf00      	nop
 800fce0:	bf00      	nop
 800fce2:	e7fd      	b.n	800fce0 <vTaskStartScheduler+0xb4>
}
 800fce4:	bf00      	nop
 800fce6:	3718      	adds	r7, #24
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}
 800fcec:	08014700 	.word	0x08014700
 800fcf0:	0801033d 	.word	0x0801033d
 800fcf4:	2000209c 	.word	0x2000209c
 800fcf8:	20001ba4 	.word	0x20001ba4
 800fcfc:	2000005c 	.word	0x2000005c
 800fd00:	20002098 	.word	0x20002098
 800fd04:	20002084 	.word	0x20002084
 800fd08:	2000207c 	.word	0x2000207c

0800fd0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fd10:	4b04      	ldr	r3, [pc, #16]	@ (800fd24 <vTaskSuspendAll+0x18>)
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	3301      	adds	r3, #1
 800fd16:	4a03      	ldr	r2, [pc, #12]	@ (800fd24 <vTaskSuspendAll+0x18>)
 800fd18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fd1a:	bf00      	nop
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr
 800fd24:	200020a0 	.word	0x200020a0

0800fd28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b084      	sub	sp, #16
 800fd2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fd32:	2300      	movs	r3, #0
 800fd34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fd36:	4b42      	ldr	r3, [pc, #264]	@ (800fe40 <xTaskResumeAll+0x118>)
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d10b      	bne.n	800fd56 <xTaskResumeAll+0x2e>
	__asm volatile
 800fd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd42:	f383 8811 	msr	BASEPRI, r3
 800fd46:	f3bf 8f6f 	isb	sy
 800fd4a:	f3bf 8f4f 	dsb	sy
 800fd4e:	603b      	str	r3, [r7, #0]
}
 800fd50:	bf00      	nop
 800fd52:	bf00      	nop
 800fd54:	e7fd      	b.n	800fd52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fd56:	f001 fb4f 	bl	80113f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fd5a:	4b39      	ldr	r3, [pc, #228]	@ (800fe40 <xTaskResumeAll+0x118>)
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	3b01      	subs	r3, #1
 800fd60:	4a37      	ldr	r2, [pc, #220]	@ (800fe40 <xTaskResumeAll+0x118>)
 800fd62:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fd64:	4b36      	ldr	r3, [pc, #216]	@ (800fe40 <xTaskResumeAll+0x118>)
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d162      	bne.n	800fe32 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fd6c:	4b35      	ldr	r3, [pc, #212]	@ (800fe44 <xTaskResumeAll+0x11c>)
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d05e      	beq.n	800fe32 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fd74:	e02f      	b.n	800fdd6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd76:	4b34      	ldr	r3, [pc, #208]	@ (800fe48 <xTaskResumeAll+0x120>)
 800fd78:	68db      	ldr	r3, [r3, #12]
 800fd7a:	68db      	ldr	r3, [r3, #12]
 800fd7c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	3318      	adds	r3, #24
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7fe ff7c 	bl	800ec80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	3304      	adds	r3, #4
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f7fe ff77 	bl	800ec80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd96:	4b2d      	ldr	r3, [pc, #180]	@ (800fe4c <xTaskResumeAll+0x124>)
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d903      	bls.n	800fda6 <xTaskResumeAll+0x7e>
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fda2:	4a2a      	ldr	r2, [pc, #168]	@ (800fe4c <xTaskResumeAll+0x124>)
 800fda4:	6013      	str	r3, [r2, #0]
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdaa:	4613      	mov	r3, r2
 800fdac:	009b      	lsls	r3, r3, #2
 800fdae:	4413      	add	r3, r2
 800fdb0:	009b      	lsls	r3, r3, #2
 800fdb2:	4a27      	ldr	r2, [pc, #156]	@ (800fe50 <xTaskResumeAll+0x128>)
 800fdb4:	441a      	add	r2, r3
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	3304      	adds	r3, #4
 800fdba:	4619      	mov	r1, r3
 800fdbc:	4610      	mov	r0, r2
 800fdbe:	f7fe ff02 	bl	800ebc6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdc6:	4b23      	ldr	r3, [pc, #140]	@ (800fe54 <xTaskResumeAll+0x12c>)
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	d302      	bcc.n	800fdd6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800fdd0:	4b21      	ldr	r3, [pc, #132]	@ (800fe58 <xTaskResumeAll+0x130>)
 800fdd2:	2201      	movs	r2, #1
 800fdd4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fdd6:	4b1c      	ldr	r3, [pc, #112]	@ (800fe48 <xTaskResumeAll+0x120>)
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d1cb      	bne.n	800fd76 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d001      	beq.n	800fde8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fde4:	f000 fb66 	bl	80104b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fde8:	4b1c      	ldr	r3, [pc, #112]	@ (800fe5c <xTaskResumeAll+0x134>)
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d010      	beq.n	800fe16 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fdf4:	f000 f846 	bl	800fe84 <xTaskIncrementTick>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d002      	beq.n	800fe04 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800fdfe:	4b16      	ldr	r3, [pc, #88]	@ (800fe58 <xTaskResumeAll+0x130>)
 800fe00:	2201      	movs	r2, #1
 800fe02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	3b01      	subs	r3, #1
 800fe08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d1f1      	bne.n	800fdf4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800fe10:	4b12      	ldr	r3, [pc, #72]	@ (800fe5c <xTaskResumeAll+0x134>)
 800fe12:	2200      	movs	r2, #0
 800fe14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fe16:	4b10      	ldr	r3, [pc, #64]	@ (800fe58 <xTaskResumeAll+0x130>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d009      	beq.n	800fe32 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fe1e:	2301      	movs	r3, #1
 800fe20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fe22:	4b0f      	ldr	r3, [pc, #60]	@ (800fe60 <xTaskResumeAll+0x138>)
 800fe24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe28:	601a      	str	r2, [r3, #0]
 800fe2a:	f3bf 8f4f 	dsb	sy
 800fe2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fe32:	f001 fb13 	bl	801145c <vPortExitCritical>

	return xAlreadyYielded;
 800fe36:	68bb      	ldr	r3, [r7, #8]
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3710      	adds	r7, #16
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}
 800fe40:	200020a0 	.word	0x200020a0
 800fe44:	20002078 	.word	0x20002078
 800fe48:	20002038 	.word	0x20002038
 800fe4c:	20002080 	.word	0x20002080
 800fe50:	20001ba8 	.word	0x20001ba8
 800fe54:	20001ba4 	.word	0x20001ba4
 800fe58:	2000208c 	.word	0x2000208c
 800fe5c:	20002088 	.word	0x20002088
 800fe60:	e000ed04 	.word	0xe000ed04

0800fe64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fe64:	b480      	push	{r7}
 800fe66:	b083      	sub	sp, #12
 800fe68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fe6a:	4b05      	ldr	r3, [pc, #20]	@ (800fe80 <xTaskGetTickCount+0x1c>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fe70:	687b      	ldr	r3, [r7, #4]
}
 800fe72:	4618      	mov	r0, r3
 800fe74:	370c      	adds	r7, #12
 800fe76:	46bd      	mov	sp, r7
 800fe78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7c:	4770      	bx	lr
 800fe7e:	bf00      	nop
 800fe80:	2000207c 	.word	0x2000207c

0800fe84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b086      	sub	sp, #24
 800fe88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fe8e:	4b4f      	ldr	r3, [pc, #316]	@ (800ffcc <xTaskIncrementTick+0x148>)
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	f040 8090 	bne.w	800ffb8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fe98:	4b4d      	ldr	r3, [pc, #308]	@ (800ffd0 <xTaskIncrementTick+0x14c>)
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	3301      	adds	r3, #1
 800fe9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fea0:	4a4b      	ldr	r2, [pc, #300]	@ (800ffd0 <xTaskIncrementTick+0x14c>)
 800fea2:	693b      	ldr	r3, [r7, #16]
 800fea4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fea6:	693b      	ldr	r3, [r7, #16]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d121      	bne.n	800fef0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800feac:	4b49      	ldr	r3, [pc, #292]	@ (800ffd4 <xTaskIncrementTick+0x150>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d00b      	beq.n	800fece <xTaskIncrementTick+0x4a>
	__asm volatile
 800feb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feba:	f383 8811 	msr	BASEPRI, r3
 800febe:	f3bf 8f6f 	isb	sy
 800fec2:	f3bf 8f4f 	dsb	sy
 800fec6:	603b      	str	r3, [r7, #0]
}
 800fec8:	bf00      	nop
 800feca:	bf00      	nop
 800fecc:	e7fd      	b.n	800feca <xTaskIncrementTick+0x46>
 800fece:	4b41      	ldr	r3, [pc, #260]	@ (800ffd4 <xTaskIncrementTick+0x150>)
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	60fb      	str	r3, [r7, #12]
 800fed4:	4b40      	ldr	r3, [pc, #256]	@ (800ffd8 <xTaskIncrementTick+0x154>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	4a3e      	ldr	r2, [pc, #248]	@ (800ffd4 <xTaskIncrementTick+0x150>)
 800feda:	6013      	str	r3, [r2, #0]
 800fedc:	4a3e      	ldr	r2, [pc, #248]	@ (800ffd8 <xTaskIncrementTick+0x154>)
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	6013      	str	r3, [r2, #0]
 800fee2:	4b3e      	ldr	r3, [pc, #248]	@ (800ffdc <xTaskIncrementTick+0x158>)
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	3301      	adds	r3, #1
 800fee8:	4a3c      	ldr	r2, [pc, #240]	@ (800ffdc <xTaskIncrementTick+0x158>)
 800feea:	6013      	str	r3, [r2, #0]
 800feec:	f000 fae2 	bl	80104b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fef0:	4b3b      	ldr	r3, [pc, #236]	@ (800ffe0 <xTaskIncrementTick+0x15c>)
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	693a      	ldr	r2, [r7, #16]
 800fef6:	429a      	cmp	r2, r3
 800fef8:	d349      	bcc.n	800ff8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fefa:	4b36      	ldr	r3, [pc, #216]	@ (800ffd4 <xTaskIncrementTick+0x150>)
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d104      	bne.n	800ff0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff04:	4b36      	ldr	r3, [pc, #216]	@ (800ffe0 <xTaskIncrementTick+0x15c>)
 800ff06:	f04f 32ff 	mov.w	r2, #4294967295
 800ff0a:	601a      	str	r2, [r3, #0]
					break;
 800ff0c:	e03f      	b.n	800ff8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff0e:	4b31      	ldr	r3, [pc, #196]	@ (800ffd4 <xTaskIncrementTick+0x150>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	68db      	ldr	r3, [r3, #12]
 800ff14:	68db      	ldr	r3, [r3, #12]
 800ff16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	685b      	ldr	r3, [r3, #4]
 800ff1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ff1e:	693a      	ldr	r2, [r7, #16]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	429a      	cmp	r2, r3
 800ff24:	d203      	bcs.n	800ff2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ff26:	4a2e      	ldr	r2, [pc, #184]	@ (800ffe0 <xTaskIncrementTick+0x15c>)
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ff2c:	e02f      	b.n	800ff8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	3304      	adds	r3, #4
 800ff32:	4618      	mov	r0, r3
 800ff34:	f7fe fea4 	bl	800ec80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ff38:	68bb      	ldr	r3, [r7, #8]
 800ff3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d004      	beq.n	800ff4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ff40:	68bb      	ldr	r3, [r7, #8]
 800ff42:	3318      	adds	r3, #24
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fe fe9b 	bl	800ec80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff4e:	4b25      	ldr	r3, [pc, #148]	@ (800ffe4 <xTaskIncrementTick+0x160>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d903      	bls.n	800ff5e <xTaskIncrementTick+0xda>
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff5a:	4a22      	ldr	r2, [pc, #136]	@ (800ffe4 <xTaskIncrementTick+0x160>)
 800ff5c:	6013      	str	r3, [r2, #0]
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff62:	4613      	mov	r3, r2
 800ff64:	009b      	lsls	r3, r3, #2
 800ff66:	4413      	add	r3, r2
 800ff68:	009b      	lsls	r3, r3, #2
 800ff6a:	4a1f      	ldr	r2, [pc, #124]	@ (800ffe8 <xTaskIncrementTick+0x164>)
 800ff6c:	441a      	add	r2, r3
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	3304      	adds	r3, #4
 800ff72:	4619      	mov	r1, r3
 800ff74:	4610      	mov	r0, r2
 800ff76:	f7fe fe26 	bl	800ebc6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff7e:	4b1b      	ldr	r3, [pc, #108]	@ (800ffec <xTaskIncrementTick+0x168>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff84:	429a      	cmp	r2, r3
 800ff86:	d3b8      	bcc.n	800fefa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ff88:	2301      	movs	r3, #1
 800ff8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ff8c:	e7b5      	b.n	800fefa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ff8e:	4b17      	ldr	r3, [pc, #92]	@ (800ffec <xTaskIncrementTick+0x168>)
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff94:	4914      	ldr	r1, [pc, #80]	@ (800ffe8 <xTaskIncrementTick+0x164>)
 800ff96:	4613      	mov	r3, r2
 800ff98:	009b      	lsls	r3, r3, #2
 800ff9a:	4413      	add	r3, r2
 800ff9c:	009b      	lsls	r3, r3, #2
 800ff9e:	440b      	add	r3, r1
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	2b01      	cmp	r3, #1
 800ffa4:	d901      	bls.n	800ffaa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ffaa:	4b11      	ldr	r3, [pc, #68]	@ (800fff0 <xTaskIncrementTick+0x16c>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d007      	beq.n	800ffc2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	617b      	str	r3, [r7, #20]
 800ffb6:	e004      	b.n	800ffc2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ffb8:	4b0e      	ldr	r3, [pc, #56]	@ (800fff4 <xTaskIncrementTick+0x170>)
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	3301      	adds	r3, #1
 800ffbe:	4a0d      	ldr	r2, [pc, #52]	@ (800fff4 <xTaskIncrementTick+0x170>)
 800ffc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ffc2:	697b      	ldr	r3, [r7, #20]
}
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	3718      	adds	r7, #24
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	bd80      	pop	{r7, pc}
 800ffcc:	200020a0 	.word	0x200020a0
 800ffd0:	2000207c 	.word	0x2000207c
 800ffd4:	20002030 	.word	0x20002030
 800ffd8:	20002034 	.word	0x20002034
 800ffdc:	20002090 	.word	0x20002090
 800ffe0:	20002098 	.word	0x20002098
 800ffe4:	20002080 	.word	0x20002080
 800ffe8:	20001ba8 	.word	0x20001ba8
 800ffec:	20001ba4 	.word	0x20001ba4
 800fff0:	2000208c 	.word	0x2000208c
 800fff4:	20002088 	.word	0x20002088

0800fff8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fff8:	b480      	push	{r7}
 800fffa:	b085      	sub	sp, #20
 800fffc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fffe:	4b2b      	ldr	r3, [pc, #172]	@ (80100ac <vTaskSwitchContext+0xb4>)
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d003      	beq.n	801000e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010006:	4b2a      	ldr	r3, [pc, #168]	@ (80100b0 <vTaskSwitchContext+0xb8>)
 8010008:	2201      	movs	r2, #1
 801000a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801000c:	e047      	b.n	801009e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801000e:	4b28      	ldr	r3, [pc, #160]	@ (80100b0 <vTaskSwitchContext+0xb8>)
 8010010:	2200      	movs	r2, #0
 8010012:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010014:	4b27      	ldr	r3, [pc, #156]	@ (80100b4 <vTaskSwitchContext+0xbc>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	60fb      	str	r3, [r7, #12]
 801001a:	e011      	b.n	8010040 <vTaskSwitchContext+0x48>
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d10b      	bne.n	801003a <vTaskSwitchContext+0x42>
	__asm volatile
 8010022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010026:	f383 8811 	msr	BASEPRI, r3
 801002a:	f3bf 8f6f 	isb	sy
 801002e:	f3bf 8f4f 	dsb	sy
 8010032:	607b      	str	r3, [r7, #4]
}
 8010034:	bf00      	nop
 8010036:	bf00      	nop
 8010038:	e7fd      	b.n	8010036 <vTaskSwitchContext+0x3e>
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	3b01      	subs	r3, #1
 801003e:	60fb      	str	r3, [r7, #12]
 8010040:	491d      	ldr	r1, [pc, #116]	@ (80100b8 <vTaskSwitchContext+0xc0>)
 8010042:	68fa      	ldr	r2, [r7, #12]
 8010044:	4613      	mov	r3, r2
 8010046:	009b      	lsls	r3, r3, #2
 8010048:	4413      	add	r3, r2
 801004a:	009b      	lsls	r3, r3, #2
 801004c:	440b      	add	r3, r1
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d0e3      	beq.n	801001c <vTaskSwitchContext+0x24>
 8010054:	68fa      	ldr	r2, [r7, #12]
 8010056:	4613      	mov	r3, r2
 8010058:	009b      	lsls	r3, r3, #2
 801005a:	4413      	add	r3, r2
 801005c:	009b      	lsls	r3, r3, #2
 801005e:	4a16      	ldr	r2, [pc, #88]	@ (80100b8 <vTaskSwitchContext+0xc0>)
 8010060:	4413      	add	r3, r2
 8010062:	60bb      	str	r3, [r7, #8]
 8010064:	68bb      	ldr	r3, [r7, #8]
 8010066:	685b      	ldr	r3, [r3, #4]
 8010068:	685a      	ldr	r2, [r3, #4]
 801006a:	68bb      	ldr	r3, [r7, #8]
 801006c:	605a      	str	r2, [r3, #4]
 801006e:	68bb      	ldr	r3, [r7, #8]
 8010070:	685a      	ldr	r2, [r3, #4]
 8010072:	68bb      	ldr	r3, [r7, #8]
 8010074:	3308      	adds	r3, #8
 8010076:	429a      	cmp	r2, r3
 8010078:	d104      	bne.n	8010084 <vTaskSwitchContext+0x8c>
 801007a:	68bb      	ldr	r3, [r7, #8]
 801007c:	685b      	ldr	r3, [r3, #4]
 801007e:	685a      	ldr	r2, [r3, #4]
 8010080:	68bb      	ldr	r3, [r7, #8]
 8010082:	605a      	str	r2, [r3, #4]
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	685b      	ldr	r3, [r3, #4]
 8010088:	68db      	ldr	r3, [r3, #12]
 801008a:	4a0c      	ldr	r2, [pc, #48]	@ (80100bc <vTaskSwitchContext+0xc4>)
 801008c:	6013      	str	r3, [r2, #0]
 801008e:	4a09      	ldr	r2, [pc, #36]	@ (80100b4 <vTaskSwitchContext+0xbc>)
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010094:	4b09      	ldr	r3, [pc, #36]	@ (80100bc <vTaskSwitchContext+0xc4>)
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	3354      	adds	r3, #84	@ 0x54
 801009a:	4a09      	ldr	r2, [pc, #36]	@ (80100c0 <vTaskSwitchContext+0xc8>)
 801009c:	6013      	str	r3, [r2, #0]
}
 801009e:	bf00      	nop
 80100a0:	3714      	adds	r7, #20
 80100a2:	46bd      	mov	sp, r7
 80100a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a8:	4770      	bx	lr
 80100aa:	bf00      	nop
 80100ac:	200020a0 	.word	0x200020a0
 80100b0:	2000208c 	.word	0x2000208c
 80100b4:	20002080 	.word	0x20002080
 80100b8:	20001ba8 	.word	0x20001ba8
 80100bc:	20001ba4 	.word	0x20001ba4
 80100c0:	2000005c 	.word	0x2000005c

080100c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b084      	sub	sp, #16
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d10b      	bne.n	80100ec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80100d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100d8:	f383 8811 	msr	BASEPRI, r3
 80100dc:	f3bf 8f6f 	isb	sy
 80100e0:	f3bf 8f4f 	dsb	sy
 80100e4:	60fb      	str	r3, [r7, #12]
}
 80100e6:	bf00      	nop
 80100e8:	bf00      	nop
 80100ea:	e7fd      	b.n	80100e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80100ec:	4b07      	ldr	r3, [pc, #28]	@ (801010c <vTaskPlaceOnEventList+0x48>)
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	3318      	adds	r3, #24
 80100f2:	4619      	mov	r1, r3
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f7fe fd8a 	bl	800ec0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80100fa:	2101      	movs	r1, #1
 80100fc:	6838      	ldr	r0, [r7, #0]
 80100fe:	f000 fc9f 	bl	8010a40 <prvAddCurrentTaskToDelayedList>
}
 8010102:	bf00      	nop
 8010104:	3710      	adds	r7, #16
 8010106:	46bd      	mov	sp, r7
 8010108:	bd80      	pop	{r7, pc}
 801010a:	bf00      	nop
 801010c:	20001ba4 	.word	0x20001ba4

08010110 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010110:	b580      	push	{r7, lr}
 8010112:	b086      	sub	sp, #24
 8010114:	af00      	add	r7, sp, #0
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	60b9      	str	r1, [r7, #8]
 801011a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d10b      	bne.n	801013a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010126:	f383 8811 	msr	BASEPRI, r3
 801012a:	f3bf 8f6f 	isb	sy
 801012e:	f3bf 8f4f 	dsb	sy
 8010132:	617b      	str	r3, [r7, #20]
}
 8010134:	bf00      	nop
 8010136:	bf00      	nop
 8010138:	e7fd      	b.n	8010136 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801013a:	4b0a      	ldr	r3, [pc, #40]	@ (8010164 <vTaskPlaceOnEventListRestricted+0x54>)
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	3318      	adds	r3, #24
 8010140:	4619      	mov	r1, r3
 8010142:	68f8      	ldr	r0, [r7, #12]
 8010144:	f7fe fd3f 	bl	800ebc6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d002      	beq.n	8010154 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801014e:	f04f 33ff 	mov.w	r3, #4294967295
 8010152:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010154:	6879      	ldr	r1, [r7, #4]
 8010156:	68b8      	ldr	r0, [r7, #8]
 8010158:	f000 fc72 	bl	8010a40 <prvAddCurrentTaskToDelayedList>
	}
 801015c:	bf00      	nop
 801015e:	3718      	adds	r7, #24
 8010160:	46bd      	mov	sp, r7
 8010162:	bd80      	pop	{r7, pc}
 8010164:	20001ba4 	.word	0x20001ba4

08010168 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b086      	sub	sp, #24
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	68db      	ldr	r3, [r3, #12]
 8010174:	68db      	ldr	r3, [r3, #12]
 8010176:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010178:	693b      	ldr	r3, [r7, #16]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d10b      	bne.n	8010196 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801017e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010182:	f383 8811 	msr	BASEPRI, r3
 8010186:	f3bf 8f6f 	isb	sy
 801018a:	f3bf 8f4f 	dsb	sy
 801018e:	60fb      	str	r3, [r7, #12]
}
 8010190:	bf00      	nop
 8010192:	bf00      	nop
 8010194:	e7fd      	b.n	8010192 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010196:	693b      	ldr	r3, [r7, #16]
 8010198:	3318      	adds	r3, #24
 801019a:	4618      	mov	r0, r3
 801019c:	f7fe fd70 	bl	800ec80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101a0:	4b1d      	ldr	r3, [pc, #116]	@ (8010218 <xTaskRemoveFromEventList+0xb0>)
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d11d      	bne.n	80101e4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80101a8:	693b      	ldr	r3, [r7, #16]
 80101aa:	3304      	adds	r3, #4
 80101ac:	4618      	mov	r0, r3
 80101ae:	f7fe fd67 	bl	800ec80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80101b2:	693b      	ldr	r3, [r7, #16]
 80101b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101b6:	4b19      	ldr	r3, [pc, #100]	@ (801021c <xTaskRemoveFromEventList+0xb4>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	429a      	cmp	r2, r3
 80101bc:	d903      	bls.n	80101c6 <xTaskRemoveFromEventList+0x5e>
 80101be:	693b      	ldr	r3, [r7, #16]
 80101c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101c2:	4a16      	ldr	r2, [pc, #88]	@ (801021c <xTaskRemoveFromEventList+0xb4>)
 80101c4:	6013      	str	r3, [r2, #0]
 80101c6:	693b      	ldr	r3, [r7, #16]
 80101c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101ca:	4613      	mov	r3, r2
 80101cc:	009b      	lsls	r3, r3, #2
 80101ce:	4413      	add	r3, r2
 80101d0:	009b      	lsls	r3, r3, #2
 80101d2:	4a13      	ldr	r2, [pc, #76]	@ (8010220 <xTaskRemoveFromEventList+0xb8>)
 80101d4:	441a      	add	r2, r3
 80101d6:	693b      	ldr	r3, [r7, #16]
 80101d8:	3304      	adds	r3, #4
 80101da:	4619      	mov	r1, r3
 80101dc:	4610      	mov	r0, r2
 80101de:	f7fe fcf2 	bl	800ebc6 <vListInsertEnd>
 80101e2:	e005      	b.n	80101f0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80101e4:	693b      	ldr	r3, [r7, #16]
 80101e6:	3318      	adds	r3, #24
 80101e8:	4619      	mov	r1, r3
 80101ea:	480e      	ldr	r0, [pc, #56]	@ (8010224 <xTaskRemoveFromEventList+0xbc>)
 80101ec:	f7fe fceb 	bl	800ebc6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80101f0:	693b      	ldr	r3, [r7, #16]
 80101f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101f4:	4b0c      	ldr	r3, [pc, #48]	@ (8010228 <xTaskRemoveFromEventList+0xc0>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101fa:	429a      	cmp	r2, r3
 80101fc:	d905      	bls.n	801020a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80101fe:	2301      	movs	r3, #1
 8010200:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010202:	4b0a      	ldr	r3, [pc, #40]	@ (801022c <xTaskRemoveFromEventList+0xc4>)
 8010204:	2201      	movs	r2, #1
 8010206:	601a      	str	r2, [r3, #0]
 8010208:	e001      	b.n	801020e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801020a:	2300      	movs	r3, #0
 801020c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801020e:	697b      	ldr	r3, [r7, #20]
}
 8010210:	4618      	mov	r0, r3
 8010212:	3718      	adds	r7, #24
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}
 8010218:	200020a0 	.word	0x200020a0
 801021c:	20002080 	.word	0x20002080
 8010220:	20001ba8 	.word	0x20001ba8
 8010224:	20002038 	.word	0x20002038
 8010228:	20001ba4 	.word	0x20001ba4
 801022c:	2000208c 	.word	0x2000208c

08010230 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010230:	b480      	push	{r7}
 8010232:	b083      	sub	sp, #12
 8010234:	af00      	add	r7, sp, #0
 8010236:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010238:	4b06      	ldr	r3, [pc, #24]	@ (8010254 <vTaskInternalSetTimeOutState+0x24>)
 801023a:	681a      	ldr	r2, [r3, #0]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010240:	4b05      	ldr	r3, [pc, #20]	@ (8010258 <vTaskInternalSetTimeOutState+0x28>)
 8010242:	681a      	ldr	r2, [r3, #0]
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	605a      	str	r2, [r3, #4]
}
 8010248:	bf00      	nop
 801024a:	370c      	adds	r7, #12
 801024c:	46bd      	mov	sp, r7
 801024e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010252:	4770      	bx	lr
 8010254:	20002090 	.word	0x20002090
 8010258:	2000207c 	.word	0x2000207c

0801025c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b088      	sub	sp, #32
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d10b      	bne.n	8010284 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801026c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010270:	f383 8811 	msr	BASEPRI, r3
 8010274:	f3bf 8f6f 	isb	sy
 8010278:	f3bf 8f4f 	dsb	sy
 801027c:	613b      	str	r3, [r7, #16]
}
 801027e:	bf00      	nop
 8010280:	bf00      	nop
 8010282:	e7fd      	b.n	8010280 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d10b      	bne.n	80102a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801028a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801028e:	f383 8811 	msr	BASEPRI, r3
 8010292:	f3bf 8f6f 	isb	sy
 8010296:	f3bf 8f4f 	dsb	sy
 801029a:	60fb      	str	r3, [r7, #12]
}
 801029c:	bf00      	nop
 801029e:	bf00      	nop
 80102a0:	e7fd      	b.n	801029e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80102a2:	f001 f8a9 	bl	80113f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80102a6:	4b1d      	ldr	r3, [pc, #116]	@ (801031c <xTaskCheckForTimeOut+0xc0>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	69ba      	ldr	r2, [r7, #24]
 80102b2:	1ad3      	subs	r3, r2, r3
 80102b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102be:	d102      	bne.n	80102c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80102c0:	2300      	movs	r3, #0
 80102c2:	61fb      	str	r3, [r7, #28]
 80102c4:	e023      	b.n	801030e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681a      	ldr	r2, [r3, #0]
 80102ca:	4b15      	ldr	r3, [pc, #84]	@ (8010320 <xTaskCheckForTimeOut+0xc4>)
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	429a      	cmp	r2, r3
 80102d0:	d007      	beq.n	80102e2 <xTaskCheckForTimeOut+0x86>
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	685b      	ldr	r3, [r3, #4]
 80102d6:	69ba      	ldr	r2, [r7, #24]
 80102d8:	429a      	cmp	r2, r3
 80102da:	d302      	bcc.n	80102e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80102dc:	2301      	movs	r3, #1
 80102de:	61fb      	str	r3, [r7, #28]
 80102e0:	e015      	b.n	801030e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	697a      	ldr	r2, [r7, #20]
 80102e8:	429a      	cmp	r2, r3
 80102ea:	d20b      	bcs.n	8010304 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	681a      	ldr	r2, [r3, #0]
 80102f0:	697b      	ldr	r3, [r7, #20]
 80102f2:	1ad2      	subs	r2, r2, r3
 80102f4:	683b      	ldr	r3, [r7, #0]
 80102f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80102f8:	6878      	ldr	r0, [r7, #4]
 80102fa:	f7ff ff99 	bl	8010230 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80102fe:	2300      	movs	r3, #0
 8010300:	61fb      	str	r3, [r7, #28]
 8010302:	e004      	b.n	801030e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010304:	683b      	ldr	r3, [r7, #0]
 8010306:	2200      	movs	r2, #0
 8010308:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801030a:	2301      	movs	r3, #1
 801030c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801030e:	f001 f8a5 	bl	801145c <vPortExitCritical>

	return xReturn;
 8010312:	69fb      	ldr	r3, [r7, #28]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3720      	adds	r7, #32
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}
 801031c:	2000207c 	.word	0x2000207c
 8010320:	20002090 	.word	0x20002090

08010324 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010324:	b480      	push	{r7}
 8010326:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010328:	4b03      	ldr	r3, [pc, #12]	@ (8010338 <vTaskMissedYield+0x14>)
 801032a:	2201      	movs	r2, #1
 801032c:	601a      	str	r2, [r3, #0]
}
 801032e:	bf00      	nop
 8010330:	46bd      	mov	sp, r7
 8010332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010336:	4770      	bx	lr
 8010338:	2000208c 	.word	0x2000208c

0801033c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b082      	sub	sp, #8
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010344:	f000 f852 	bl	80103ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010348:	4b06      	ldr	r3, [pc, #24]	@ (8010364 <prvIdleTask+0x28>)
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	2b01      	cmp	r3, #1
 801034e:	d9f9      	bls.n	8010344 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010350:	4b05      	ldr	r3, [pc, #20]	@ (8010368 <prvIdleTask+0x2c>)
 8010352:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010356:	601a      	str	r2, [r3, #0]
 8010358:	f3bf 8f4f 	dsb	sy
 801035c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010360:	e7f0      	b.n	8010344 <prvIdleTask+0x8>
 8010362:	bf00      	nop
 8010364:	20001ba8 	.word	0x20001ba8
 8010368:	e000ed04 	.word	0xe000ed04

0801036c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801036c:	b580      	push	{r7, lr}
 801036e:	b082      	sub	sp, #8
 8010370:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010372:	2300      	movs	r3, #0
 8010374:	607b      	str	r3, [r7, #4]
 8010376:	e00c      	b.n	8010392 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	4613      	mov	r3, r2
 801037c:	009b      	lsls	r3, r3, #2
 801037e:	4413      	add	r3, r2
 8010380:	009b      	lsls	r3, r3, #2
 8010382:	4a12      	ldr	r2, [pc, #72]	@ (80103cc <prvInitialiseTaskLists+0x60>)
 8010384:	4413      	add	r3, r2
 8010386:	4618      	mov	r0, r3
 8010388:	f7fe fbf0 	bl	800eb6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	3301      	adds	r3, #1
 8010390:	607b      	str	r3, [r7, #4]
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	2b37      	cmp	r3, #55	@ 0x37
 8010396:	d9ef      	bls.n	8010378 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010398:	480d      	ldr	r0, [pc, #52]	@ (80103d0 <prvInitialiseTaskLists+0x64>)
 801039a:	f7fe fbe7 	bl	800eb6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801039e:	480d      	ldr	r0, [pc, #52]	@ (80103d4 <prvInitialiseTaskLists+0x68>)
 80103a0:	f7fe fbe4 	bl	800eb6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80103a4:	480c      	ldr	r0, [pc, #48]	@ (80103d8 <prvInitialiseTaskLists+0x6c>)
 80103a6:	f7fe fbe1 	bl	800eb6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80103aa:	480c      	ldr	r0, [pc, #48]	@ (80103dc <prvInitialiseTaskLists+0x70>)
 80103ac:	f7fe fbde 	bl	800eb6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80103b0:	480b      	ldr	r0, [pc, #44]	@ (80103e0 <prvInitialiseTaskLists+0x74>)
 80103b2:	f7fe fbdb 	bl	800eb6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80103b6:	4b0b      	ldr	r3, [pc, #44]	@ (80103e4 <prvInitialiseTaskLists+0x78>)
 80103b8:	4a05      	ldr	r2, [pc, #20]	@ (80103d0 <prvInitialiseTaskLists+0x64>)
 80103ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80103bc:	4b0a      	ldr	r3, [pc, #40]	@ (80103e8 <prvInitialiseTaskLists+0x7c>)
 80103be:	4a05      	ldr	r2, [pc, #20]	@ (80103d4 <prvInitialiseTaskLists+0x68>)
 80103c0:	601a      	str	r2, [r3, #0]
}
 80103c2:	bf00      	nop
 80103c4:	3708      	adds	r7, #8
 80103c6:	46bd      	mov	sp, r7
 80103c8:	bd80      	pop	{r7, pc}
 80103ca:	bf00      	nop
 80103cc:	20001ba8 	.word	0x20001ba8
 80103d0:	20002008 	.word	0x20002008
 80103d4:	2000201c 	.word	0x2000201c
 80103d8:	20002038 	.word	0x20002038
 80103dc:	2000204c 	.word	0x2000204c
 80103e0:	20002064 	.word	0x20002064
 80103e4:	20002030 	.word	0x20002030
 80103e8:	20002034 	.word	0x20002034

080103ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b082      	sub	sp, #8
 80103f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80103f2:	e019      	b.n	8010428 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80103f4:	f001 f800 	bl	80113f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103f8:	4b10      	ldr	r3, [pc, #64]	@ (801043c <prvCheckTasksWaitingTermination+0x50>)
 80103fa:	68db      	ldr	r3, [r3, #12]
 80103fc:	68db      	ldr	r3, [r3, #12]
 80103fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	3304      	adds	r3, #4
 8010404:	4618      	mov	r0, r3
 8010406:	f7fe fc3b 	bl	800ec80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801040a:	4b0d      	ldr	r3, [pc, #52]	@ (8010440 <prvCheckTasksWaitingTermination+0x54>)
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	3b01      	subs	r3, #1
 8010410:	4a0b      	ldr	r2, [pc, #44]	@ (8010440 <prvCheckTasksWaitingTermination+0x54>)
 8010412:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010414:	4b0b      	ldr	r3, [pc, #44]	@ (8010444 <prvCheckTasksWaitingTermination+0x58>)
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	3b01      	subs	r3, #1
 801041a:	4a0a      	ldr	r2, [pc, #40]	@ (8010444 <prvCheckTasksWaitingTermination+0x58>)
 801041c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801041e:	f001 f81d 	bl	801145c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f000 f810 	bl	8010448 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010428:	4b06      	ldr	r3, [pc, #24]	@ (8010444 <prvCheckTasksWaitingTermination+0x58>)
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d1e1      	bne.n	80103f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010430:	bf00      	nop
 8010432:	bf00      	nop
 8010434:	3708      	adds	r7, #8
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}
 801043a:	bf00      	nop
 801043c:	2000204c 	.word	0x2000204c
 8010440:	20002078 	.word	0x20002078
 8010444:	20002060 	.word	0x20002060

08010448 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010448:	b580      	push	{r7, lr}
 801044a:	b084      	sub	sp, #16
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	3354      	adds	r3, #84	@ 0x54
 8010454:	4618      	mov	r0, r3
 8010456:	f001 fe39 	bl	80120cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010460:	2b00      	cmp	r3, #0
 8010462:	d108      	bne.n	8010476 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010468:	4618      	mov	r0, r3
 801046a:	f001 f9b5 	bl	80117d8 <vPortFree>
				vPortFree( pxTCB );
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f001 f9b2 	bl	80117d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010474:	e019      	b.n	80104aa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801047c:	2b01      	cmp	r3, #1
 801047e:	d103      	bne.n	8010488 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010480:	6878      	ldr	r0, [r7, #4]
 8010482:	f001 f9a9 	bl	80117d8 <vPortFree>
	}
 8010486:	e010      	b.n	80104aa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801048e:	2b02      	cmp	r3, #2
 8010490:	d00b      	beq.n	80104aa <prvDeleteTCB+0x62>
	__asm volatile
 8010492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010496:	f383 8811 	msr	BASEPRI, r3
 801049a:	f3bf 8f6f 	isb	sy
 801049e:	f3bf 8f4f 	dsb	sy
 80104a2:	60fb      	str	r3, [r7, #12]
}
 80104a4:	bf00      	nop
 80104a6:	bf00      	nop
 80104a8:	e7fd      	b.n	80104a6 <prvDeleteTCB+0x5e>
	}
 80104aa:	bf00      	nop
 80104ac:	3710      	adds	r7, #16
 80104ae:	46bd      	mov	sp, r7
 80104b0:	bd80      	pop	{r7, pc}
	...

080104b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104ba:	4b0c      	ldr	r3, [pc, #48]	@ (80104ec <prvResetNextTaskUnblockTime+0x38>)
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d104      	bne.n	80104ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80104c4:	4b0a      	ldr	r3, [pc, #40]	@ (80104f0 <prvResetNextTaskUnblockTime+0x3c>)
 80104c6:	f04f 32ff 	mov.w	r2, #4294967295
 80104ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80104cc:	e008      	b.n	80104e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104ce:	4b07      	ldr	r3, [pc, #28]	@ (80104ec <prvResetNextTaskUnblockTime+0x38>)
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	68db      	ldr	r3, [r3, #12]
 80104d4:	68db      	ldr	r3, [r3, #12]
 80104d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	685b      	ldr	r3, [r3, #4]
 80104dc:	4a04      	ldr	r2, [pc, #16]	@ (80104f0 <prvResetNextTaskUnblockTime+0x3c>)
 80104de:	6013      	str	r3, [r2, #0]
}
 80104e0:	bf00      	nop
 80104e2:	370c      	adds	r7, #12
 80104e4:	46bd      	mov	sp, r7
 80104e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ea:	4770      	bx	lr
 80104ec:	20002030 	.word	0x20002030
 80104f0:	20002098 	.word	0x20002098

080104f4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80104fa:	4b05      	ldr	r3, [pc, #20]	@ (8010510 <xTaskGetCurrentTaskHandle+0x1c>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010500:	687b      	ldr	r3, [r7, #4]
	}
 8010502:	4618      	mov	r0, r3
 8010504:	370c      	adds	r7, #12
 8010506:	46bd      	mov	sp, r7
 8010508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050c:	4770      	bx	lr
 801050e:	bf00      	nop
 8010510:	20001ba4 	.word	0x20001ba4

08010514 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010514:	b480      	push	{r7}
 8010516:	b083      	sub	sp, #12
 8010518:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801051a:	4b0b      	ldr	r3, [pc, #44]	@ (8010548 <xTaskGetSchedulerState+0x34>)
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d102      	bne.n	8010528 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010522:	2301      	movs	r3, #1
 8010524:	607b      	str	r3, [r7, #4]
 8010526:	e008      	b.n	801053a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010528:	4b08      	ldr	r3, [pc, #32]	@ (801054c <xTaskGetSchedulerState+0x38>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d102      	bne.n	8010536 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010530:	2302      	movs	r3, #2
 8010532:	607b      	str	r3, [r7, #4]
 8010534:	e001      	b.n	801053a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010536:	2300      	movs	r3, #0
 8010538:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801053a:	687b      	ldr	r3, [r7, #4]
	}
 801053c:	4618      	mov	r0, r3
 801053e:	370c      	adds	r7, #12
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr
 8010548:	20002084 	.word	0x20002084
 801054c:	200020a0 	.word	0x200020a0

08010550 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010550:	b580      	push	{r7, lr}
 8010552:	b086      	sub	sp, #24
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801055c:	2300      	movs	r3, #0
 801055e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	2b00      	cmp	r3, #0
 8010564:	d058      	beq.n	8010618 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010566:	4b2f      	ldr	r3, [pc, #188]	@ (8010624 <xTaskPriorityDisinherit+0xd4>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	693a      	ldr	r2, [r7, #16]
 801056c:	429a      	cmp	r2, r3
 801056e:	d00b      	beq.n	8010588 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010574:	f383 8811 	msr	BASEPRI, r3
 8010578:	f3bf 8f6f 	isb	sy
 801057c:	f3bf 8f4f 	dsb	sy
 8010580:	60fb      	str	r3, [r7, #12]
}
 8010582:	bf00      	nop
 8010584:	bf00      	nop
 8010586:	e7fd      	b.n	8010584 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801058c:	2b00      	cmp	r3, #0
 801058e:	d10b      	bne.n	80105a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010594:	f383 8811 	msr	BASEPRI, r3
 8010598:	f3bf 8f6f 	isb	sy
 801059c:	f3bf 8f4f 	dsb	sy
 80105a0:	60bb      	str	r3, [r7, #8]
}
 80105a2:	bf00      	nop
 80105a4:	bf00      	nop
 80105a6:	e7fd      	b.n	80105a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105ac:	1e5a      	subs	r2, r3, #1
 80105ae:	693b      	ldr	r3, [r7, #16]
 80105b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80105ba:	429a      	cmp	r2, r3
 80105bc:	d02c      	beq.n	8010618 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d128      	bne.n	8010618 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105c6:	693b      	ldr	r3, [r7, #16]
 80105c8:	3304      	adds	r3, #4
 80105ca:	4618      	mov	r0, r3
 80105cc:	f7fe fb58 	bl	800ec80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80105d0:	693b      	ldr	r3, [r7, #16]
 80105d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80105d4:	693b      	ldr	r3, [r7, #16]
 80105d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80105e0:	693b      	ldr	r3, [r7, #16]
 80105e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105e8:	4b0f      	ldr	r3, [pc, #60]	@ (8010628 <xTaskPriorityDisinherit+0xd8>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	429a      	cmp	r2, r3
 80105ee:	d903      	bls.n	80105f8 <xTaskPriorityDisinherit+0xa8>
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105f4:	4a0c      	ldr	r2, [pc, #48]	@ (8010628 <xTaskPriorityDisinherit+0xd8>)
 80105f6:	6013      	str	r3, [r2, #0]
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105fc:	4613      	mov	r3, r2
 80105fe:	009b      	lsls	r3, r3, #2
 8010600:	4413      	add	r3, r2
 8010602:	009b      	lsls	r3, r3, #2
 8010604:	4a09      	ldr	r2, [pc, #36]	@ (801062c <xTaskPriorityDisinherit+0xdc>)
 8010606:	441a      	add	r2, r3
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	3304      	adds	r3, #4
 801060c:	4619      	mov	r1, r3
 801060e:	4610      	mov	r0, r2
 8010610:	f7fe fad9 	bl	800ebc6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010614:	2301      	movs	r3, #1
 8010616:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010618:	697b      	ldr	r3, [r7, #20]
	}
 801061a:	4618      	mov	r0, r3
 801061c:	3718      	adds	r7, #24
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}
 8010622:	bf00      	nop
 8010624:	20001ba4 	.word	0x20001ba4
 8010628:	20002080 	.word	0x20002080
 801062c:	20001ba8 	.word	0x20001ba8

08010630 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010630:	b580      	push	{r7, lr}
 8010632:	b086      	sub	sp, #24
 8010634:	af00      	add	r7, sp, #0
 8010636:	60f8      	str	r0, [r7, #12]
 8010638:	60b9      	str	r1, [r7, #8]
 801063a:	607a      	str	r2, [r7, #4]
 801063c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801063e:	f000 fedb 	bl	80113f8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010642:	4b29      	ldr	r3, [pc, #164]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801064a:	b2db      	uxtb	r3, r3
 801064c:	2b02      	cmp	r3, #2
 801064e:	d01c      	beq.n	801068a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010650:	4b25      	ldr	r3, [pc, #148]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010658:	68fa      	ldr	r2, [r7, #12]
 801065a:	43d2      	mvns	r2, r2
 801065c:	400a      	ands	r2, r1
 801065e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010662:	4b21      	ldr	r3, [pc, #132]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	2201      	movs	r2, #1
 8010668:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d00b      	beq.n	801068a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010672:	2101      	movs	r1, #1
 8010674:	6838      	ldr	r0, [r7, #0]
 8010676:	f000 f9e3 	bl	8010a40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801067a:	4b1c      	ldr	r3, [pc, #112]	@ (80106ec <xTaskNotifyWait+0xbc>)
 801067c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010680:	601a      	str	r2, [r3, #0]
 8010682:	f3bf 8f4f 	dsb	sy
 8010686:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801068a:	f000 fee7 	bl	801145c <vPortExitCritical>

		taskENTER_CRITICAL();
 801068e:	f000 feb3 	bl	80113f8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d005      	beq.n	80106a4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010698:	4b13      	ldr	r3, [pc, #76]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80106a4:	4b10      	ldr	r3, [pc, #64]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80106ac:	b2db      	uxtb	r3, r3
 80106ae:	2b02      	cmp	r3, #2
 80106b0:	d002      	beq.n	80106b8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80106b2:	2300      	movs	r3, #0
 80106b4:	617b      	str	r3, [r7, #20]
 80106b6:	e00a      	b.n	80106ce <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80106b8:	4b0b      	ldr	r3, [pc, #44]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80106c0:	68ba      	ldr	r2, [r7, #8]
 80106c2:	43d2      	mvns	r2, r2
 80106c4:	400a      	ands	r2, r1
 80106c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80106ca:	2301      	movs	r3, #1
 80106cc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80106ce:	4b06      	ldr	r3, [pc, #24]	@ (80106e8 <xTaskNotifyWait+0xb8>)
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	2200      	movs	r2, #0
 80106d4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80106d8:	f000 fec0 	bl	801145c <vPortExitCritical>

		return xReturn;
 80106dc:	697b      	ldr	r3, [r7, #20]
	}
 80106de:	4618      	mov	r0, r3
 80106e0:	3718      	adds	r7, #24
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
 80106e6:	bf00      	nop
 80106e8:	20001ba4 	.word	0x20001ba4
 80106ec:	e000ed04 	.word	0xe000ed04

080106f0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b08a      	sub	sp, #40	@ 0x28
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	60f8      	str	r0, [r7, #12]
 80106f8:	60b9      	str	r1, [r7, #8]
 80106fa:	603b      	str	r3, [r7, #0]
 80106fc:	4613      	mov	r3, r2
 80106fe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010700:	2301      	movs	r3, #1
 8010702:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d10b      	bne.n	8010722 <xTaskGenericNotify+0x32>
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	61bb      	str	r3, [r7, #24]
}
 801071c:	bf00      	nop
 801071e:	bf00      	nop
 8010720:	e7fd      	b.n	801071e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8010726:	f000 fe67 	bl	80113f8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d004      	beq.n	801073a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010730:	6a3b      	ldr	r3, [r7, #32]
 8010732:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010736:	683b      	ldr	r3, [r7, #0]
 8010738:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801073a:	6a3b      	ldr	r3, [r7, #32]
 801073c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010740:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010742:	6a3b      	ldr	r3, [r7, #32]
 8010744:	2202      	movs	r2, #2
 8010746:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801074a:	79fb      	ldrb	r3, [r7, #7]
 801074c:	2b04      	cmp	r3, #4
 801074e:	d82e      	bhi.n	80107ae <xTaskGenericNotify+0xbe>
 8010750:	a201      	add	r2, pc, #4	@ (adr r2, 8010758 <xTaskGenericNotify+0x68>)
 8010752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010756:	bf00      	nop
 8010758:	080107d3 	.word	0x080107d3
 801075c:	0801076d 	.word	0x0801076d
 8010760:	0801077f 	.word	0x0801077f
 8010764:	0801078f 	.word	0x0801078f
 8010768:	08010799 	.word	0x08010799
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801076c:	6a3b      	ldr	r3, [r7, #32]
 801076e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010772:	68bb      	ldr	r3, [r7, #8]
 8010774:	431a      	orrs	r2, r3
 8010776:	6a3b      	ldr	r3, [r7, #32]
 8010778:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801077c:	e02c      	b.n	80107d8 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801077e:	6a3b      	ldr	r3, [r7, #32]
 8010780:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010784:	1c5a      	adds	r2, r3, #1
 8010786:	6a3b      	ldr	r3, [r7, #32]
 8010788:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801078c:	e024      	b.n	80107d8 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801078e:	6a3b      	ldr	r3, [r7, #32]
 8010790:	68ba      	ldr	r2, [r7, #8]
 8010792:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010796:	e01f      	b.n	80107d8 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010798:	7ffb      	ldrb	r3, [r7, #31]
 801079a:	2b02      	cmp	r3, #2
 801079c:	d004      	beq.n	80107a8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801079e:	6a3b      	ldr	r3, [r7, #32]
 80107a0:	68ba      	ldr	r2, [r7, #8]
 80107a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80107a6:	e017      	b.n	80107d8 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80107a8:	2300      	movs	r3, #0
 80107aa:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80107ac:	e014      	b.n	80107d8 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80107ae:	6a3b      	ldr	r3, [r7, #32]
 80107b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80107b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107b8:	d00d      	beq.n	80107d6 <xTaskGenericNotify+0xe6>
	__asm volatile
 80107ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107be:	f383 8811 	msr	BASEPRI, r3
 80107c2:	f3bf 8f6f 	isb	sy
 80107c6:	f3bf 8f4f 	dsb	sy
 80107ca:	617b      	str	r3, [r7, #20]
}
 80107cc:	bf00      	nop
 80107ce:	bf00      	nop
 80107d0:	e7fd      	b.n	80107ce <xTaskGenericNotify+0xde>
					break;
 80107d2:	bf00      	nop
 80107d4:	e000      	b.n	80107d8 <xTaskGenericNotify+0xe8>

					break;
 80107d6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80107d8:	7ffb      	ldrb	r3, [r7, #31]
 80107da:	2b01      	cmp	r3, #1
 80107dc:	d13b      	bne.n	8010856 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107de:	6a3b      	ldr	r3, [r7, #32]
 80107e0:	3304      	adds	r3, #4
 80107e2:	4618      	mov	r0, r3
 80107e4:	f7fe fa4c 	bl	800ec80 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80107e8:	6a3b      	ldr	r3, [r7, #32]
 80107ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107ec:	4b1d      	ldr	r3, [pc, #116]	@ (8010864 <xTaskGenericNotify+0x174>)
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	429a      	cmp	r2, r3
 80107f2:	d903      	bls.n	80107fc <xTaskGenericNotify+0x10c>
 80107f4:	6a3b      	ldr	r3, [r7, #32]
 80107f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107f8:	4a1a      	ldr	r2, [pc, #104]	@ (8010864 <xTaskGenericNotify+0x174>)
 80107fa:	6013      	str	r3, [r2, #0]
 80107fc:	6a3b      	ldr	r3, [r7, #32]
 80107fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010800:	4613      	mov	r3, r2
 8010802:	009b      	lsls	r3, r3, #2
 8010804:	4413      	add	r3, r2
 8010806:	009b      	lsls	r3, r3, #2
 8010808:	4a17      	ldr	r2, [pc, #92]	@ (8010868 <xTaskGenericNotify+0x178>)
 801080a:	441a      	add	r2, r3
 801080c:	6a3b      	ldr	r3, [r7, #32]
 801080e:	3304      	adds	r3, #4
 8010810:	4619      	mov	r1, r3
 8010812:	4610      	mov	r0, r2
 8010814:	f7fe f9d7 	bl	800ebc6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010818:	6a3b      	ldr	r3, [r7, #32]
 801081a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801081c:	2b00      	cmp	r3, #0
 801081e:	d00b      	beq.n	8010838 <xTaskGenericNotify+0x148>
	__asm volatile
 8010820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010824:	f383 8811 	msr	BASEPRI, r3
 8010828:	f3bf 8f6f 	isb	sy
 801082c:	f3bf 8f4f 	dsb	sy
 8010830:	613b      	str	r3, [r7, #16]
}
 8010832:	bf00      	nop
 8010834:	bf00      	nop
 8010836:	e7fd      	b.n	8010834 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010838:	6a3b      	ldr	r3, [r7, #32]
 801083a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801083c:	4b0b      	ldr	r3, [pc, #44]	@ (801086c <xTaskGenericNotify+0x17c>)
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010842:	429a      	cmp	r2, r3
 8010844:	d907      	bls.n	8010856 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8010846:	4b0a      	ldr	r3, [pc, #40]	@ (8010870 <xTaskGenericNotify+0x180>)
 8010848:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801084c:	601a      	str	r2, [r3, #0]
 801084e:	f3bf 8f4f 	dsb	sy
 8010852:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010856:	f000 fe01 	bl	801145c <vPortExitCritical>

		return xReturn;
 801085a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 801085c:	4618      	mov	r0, r3
 801085e:	3728      	adds	r7, #40	@ 0x28
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}
 8010864:	20002080 	.word	0x20002080
 8010868:	20001ba8 	.word	0x20001ba8
 801086c:	20001ba4 	.word	0x20001ba4
 8010870:	e000ed04 	.word	0xe000ed04

08010874 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010874:	b580      	push	{r7, lr}
 8010876:	b08e      	sub	sp, #56	@ 0x38
 8010878:	af00      	add	r7, sp, #0
 801087a:	60f8      	str	r0, [r7, #12]
 801087c:	60b9      	str	r1, [r7, #8]
 801087e:	603b      	str	r3, [r7, #0]
 8010880:	4613      	mov	r3, r2
 8010882:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010884:	2301      	movs	r3, #1
 8010886:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d10b      	bne.n	80108a6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 801088e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010892:	f383 8811 	msr	BASEPRI, r3
 8010896:	f3bf 8f6f 	isb	sy
 801089a:	f3bf 8f4f 	dsb	sy
 801089e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80108a0:	bf00      	nop
 80108a2:	bf00      	nop
 80108a4:	e7fd      	b.n	80108a2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80108a6:	f000 fe87 	bl	80115b8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80108ae:	f3ef 8211 	mrs	r2, BASEPRI
 80108b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108b6:	f383 8811 	msr	BASEPRI, r3
 80108ba:	f3bf 8f6f 	isb	sy
 80108be:	f3bf 8f4f 	dsb	sy
 80108c2:	623a      	str	r2, [r7, #32]
 80108c4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80108c6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80108c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d004      	beq.n	80108da <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80108d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80108da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108dc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80108e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80108e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e6:	2202      	movs	r2, #2
 80108e8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80108ec:	79fb      	ldrb	r3, [r7, #7]
 80108ee:	2b04      	cmp	r3, #4
 80108f0:	d82e      	bhi.n	8010950 <xTaskGenericNotifyFromISR+0xdc>
 80108f2:	a201      	add	r2, pc, #4	@ (adr r2, 80108f8 <xTaskGenericNotifyFromISR+0x84>)
 80108f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108f8:	08010975 	.word	0x08010975
 80108fc:	0801090d 	.word	0x0801090d
 8010900:	0801091f 	.word	0x0801091f
 8010904:	0801092f 	.word	0x0801092f
 8010908:	08010939 	.word	0x08010939
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801090c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801090e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010912:	68bb      	ldr	r3, [r7, #8]
 8010914:	431a      	orrs	r2, r3
 8010916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010918:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801091c:	e02d      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801091e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010920:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010924:	1c5a      	adds	r2, r3, #1
 8010926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010928:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801092c:	e025      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801092e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010930:	68ba      	ldr	r2, [r7, #8]
 8010932:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010936:	e020      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010938:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801093c:	2b02      	cmp	r3, #2
 801093e:	d004      	beq.n	801094a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010942:	68ba      	ldr	r2, [r7, #8]
 8010944:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010948:	e017      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801094a:	2300      	movs	r3, #0
 801094c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801094e:	e014      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010952:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010956:	f1b3 3fff 	cmp.w	r3, #4294967295
 801095a:	d00d      	beq.n	8010978 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 801095c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010960:	f383 8811 	msr	BASEPRI, r3
 8010964:	f3bf 8f6f 	isb	sy
 8010968:	f3bf 8f4f 	dsb	sy
 801096c:	61bb      	str	r3, [r7, #24]
}
 801096e:	bf00      	nop
 8010970:	bf00      	nop
 8010972:	e7fd      	b.n	8010970 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8010974:	bf00      	nop
 8010976:	e000      	b.n	801097a <xTaskGenericNotifyFromISR+0x106>
					break;
 8010978:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801097a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801097e:	2b01      	cmp	r3, #1
 8010980:	d147      	bne.n	8010a12 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010986:	2b00      	cmp	r3, #0
 8010988:	d00b      	beq.n	80109a2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 801098a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801098e:	f383 8811 	msr	BASEPRI, r3
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	f3bf 8f4f 	dsb	sy
 801099a:	617b      	str	r3, [r7, #20]
}
 801099c:	bf00      	nop
 801099e:	bf00      	nop
 80109a0:	e7fd      	b.n	801099e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109a2:	4b21      	ldr	r3, [pc, #132]	@ (8010a28 <xTaskGenericNotifyFromISR+0x1b4>)
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d11d      	bne.n	80109e6 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109ac:	3304      	adds	r3, #4
 80109ae:	4618      	mov	r0, r3
 80109b0:	f7fe f966 	bl	800ec80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80109b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109b8:	4b1c      	ldr	r3, [pc, #112]	@ (8010a2c <xTaskGenericNotifyFromISR+0x1b8>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	429a      	cmp	r2, r3
 80109be:	d903      	bls.n	80109c8 <xTaskGenericNotifyFromISR+0x154>
 80109c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109c4:	4a19      	ldr	r2, [pc, #100]	@ (8010a2c <xTaskGenericNotifyFromISR+0x1b8>)
 80109c6:	6013      	str	r3, [r2, #0]
 80109c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109cc:	4613      	mov	r3, r2
 80109ce:	009b      	lsls	r3, r3, #2
 80109d0:	4413      	add	r3, r2
 80109d2:	009b      	lsls	r3, r3, #2
 80109d4:	4a16      	ldr	r2, [pc, #88]	@ (8010a30 <xTaskGenericNotifyFromISR+0x1bc>)
 80109d6:	441a      	add	r2, r3
 80109d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109da:	3304      	adds	r3, #4
 80109dc:	4619      	mov	r1, r3
 80109de:	4610      	mov	r0, r2
 80109e0:	f7fe f8f1 	bl	800ebc6 <vListInsertEnd>
 80109e4:	e005      	b.n	80109f2 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80109e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e8:	3318      	adds	r3, #24
 80109ea:	4619      	mov	r1, r3
 80109ec:	4811      	ldr	r0, [pc, #68]	@ (8010a34 <xTaskGenericNotifyFromISR+0x1c0>)
 80109ee:	f7fe f8ea 	bl	800ebc6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80109f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109f6:	4b10      	ldr	r3, [pc, #64]	@ (8010a38 <xTaskGenericNotifyFromISR+0x1c4>)
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109fc:	429a      	cmp	r2, r3
 80109fe:	d908      	bls.n	8010a12 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d002      	beq.n	8010a0c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a08:	2201      	movs	r2, #1
 8010a0a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8010a3c <xTaskGenericNotifyFromISR+0x1c8>)
 8010a0e:	2201      	movs	r2, #1
 8010a10:	601a      	str	r2, [r3, #0]
 8010a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a14:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	f383 8811 	msr	BASEPRI, r3
}
 8010a1c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8010a20:	4618      	mov	r0, r3
 8010a22:	3738      	adds	r7, #56	@ 0x38
 8010a24:	46bd      	mov	sp, r7
 8010a26:	bd80      	pop	{r7, pc}
 8010a28:	200020a0 	.word	0x200020a0
 8010a2c:	20002080 	.word	0x20002080
 8010a30:	20001ba8 	.word	0x20001ba8
 8010a34:	20002038 	.word	0x20002038
 8010a38:	20001ba4 	.word	0x20001ba4
 8010a3c:	2000208c 	.word	0x2000208c

08010a40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b084      	sub	sp, #16
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010a4a:	4b21      	ldr	r3, [pc, #132]	@ (8010ad0 <prvAddCurrentTaskToDelayedList+0x90>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a50:	4b20      	ldr	r3, [pc, #128]	@ (8010ad4 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	3304      	adds	r3, #4
 8010a56:	4618      	mov	r0, r3
 8010a58:	f7fe f912 	bl	800ec80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a62:	d10a      	bne.n	8010a7a <prvAddCurrentTaskToDelayedList+0x3a>
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d007      	beq.n	8010a7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8010ad4 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	3304      	adds	r3, #4
 8010a70:	4619      	mov	r1, r3
 8010a72:	4819      	ldr	r0, [pc, #100]	@ (8010ad8 <prvAddCurrentTaskToDelayedList+0x98>)
 8010a74:	f7fe f8a7 	bl	800ebc6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010a78:	e026      	b.n	8010ac8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010a7a:	68fa      	ldr	r2, [r7, #12]
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	4413      	add	r3, r2
 8010a80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010a82:	4b14      	ldr	r3, [pc, #80]	@ (8010ad4 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	68ba      	ldr	r2, [r7, #8]
 8010a88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010a8a:	68ba      	ldr	r2, [r7, #8]
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	429a      	cmp	r2, r3
 8010a90:	d209      	bcs.n	8010aa6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a92:	4b12      	ldr	r3, [pc, #72]	@ (8010adc <prvAddCurrentTaskToDelayedList+0x9c>)
 8010a94:	681a      	ldr	r2, [r3, #0]
 8010a96:	4b0f      	ldr	r3, [pc, #60]	@ (8010ad4 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	3304      	adds	r3, #4
 8010a9c:	4619      	mov	r1, r3
 8010a9e:	4610      	mov	r0, r2
 8010aa0:	f7fe f8b5 	bl	800ec0e <vListInsert>
}
 8010aa4:	e010      	b.n	8010ac8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8010ae0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010aa8:	681a      	ldr	r2, [r3, #0]
 8010aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8010ad4 <prvAddCurrentTaskToDelayedList+0x94>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	3304      	adds	r3, #4
 8010ab0:	4619      	mov	r1, r3
 8010ab2:	4610      	mov	r0, r2
 8010ab4:	f7fe f8ab 	bl	800ec0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8010ae4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	68ba      	ldr	r2, [r7, #8]
 8010abe:	429a      	cmp	r2, r3
 8010ac0:	d202      	bcs.n	8010ac8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010ac2:	4a08      	ldr	r2, [pc, #32]	@ (8010ae4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010ac4:	68bb      	ldr	r3, [r7, #8]
 8010ac6:	6013      	str	r3, [r2, #0]
}
 8010ac8:	bf00      	nop
 8010aca:	3710      	adds	r7, #16
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}
 8010ad0:	2000207c 	.word	0x2000207c
 8010ad4:	20001ba4 	.word	0x20001ba4
 8010ad8:	20002064 	.word	0x20002064
 8010adc:	20002034 	.word	0x20002034
 8010ae0:	20002030 	.word	0x20002030
 8010ae4:	20002098 	.word	0x20002098

08010ae8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b08a      	sub	sp, #40	@ 0x28
 8010aec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010aee:	2300      	movs	r3, #0
 8010af0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010af2:	f000 fb13 	bl	801111c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010af6:	4b1d      	ldr	r3, [pc, #116]	@ (8010b6c <xTimerCreateTimerTask+0x84>)
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d021      	beq.n	8010b42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010afe:	2300      	movs	r3, #0
 8010b00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010b02:	2300      	movs	r3, #0
 8010b04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010b06:	1d3a      	adds	r2, r7, #4
 8010b08:	f107 0108 	add.w	r1, r7, #8
 8010b0c:	f107 030c 	add.w	r3, r7, #12
 8010b10:	4618      	mov	r0, r3
 8010b12:	f7fe f811 	bl	800eb38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010b16:	6879      	ldr	r1, [r7, #4]
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	68fa      	ldr	r2, [r7, #12]
 8010b1c:	9202      	str	r2, [sp, #8]
 8010b1e:	9301      	str	r3, [sp, #4]
 8010b20:	2302      	movs	r3, #2
 8010b22:	9300      	str	r3, [sp, #0]
 8010b24:	2300      	movs	r3, #0
 8010b26:	460a      	mov	r2, r1
 8010b28:	4911      	ldr	r1, [pc, #68]	@ (8010b70 <xTimerCreateTimerTask+0x88>)
 8010b2a:	4812      	ldr	r0, [pc, #72]	@ (8010b74 <xTimerCreateTimerTask+0x8c>)
 8010b2c:	f7fe fe8a 	bl	800f844 <xTaskCreateStatic>
 8010b30:	4603      	mov	r3, r0
 8010b32:	4a11      	ldr	r2, [pc, #68]	@ (8010b78 <xTimerCreateTimerTask+0x90>)
 8010b34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010b36:	4b10      	ldr	r3, [pc, #64]	@ (8010b78 <xTimerCreateTimerTask+0x90>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d001      	beq.n	8010b42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010b3e:	2301      	movs	r3, #1
 8010b40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010b42:	697b      	ldr	r3, [r7, #20]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d10b      	bne.n	8010b60 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b4c:	f383 8811 	msr	BASEPRI, r3
 8010b50:	f3bf 8f6f 	isb	sy
 8010b54:	f3bf 8f4f 	dsb	sy
 8010b58:	613b      	str	r3, [r7, #16]
}
 8010b5a:	bf00      	nop
 8010b5c:	bf00      	nop
 8010b5e:	e7fd      	b.n	8010b5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010b60:	697b      	ldr	r3, [r7, #20]
}
 8010b62:	4618      	mov	r0, r3
 8010b64:	3718      	adds	r7, #24
 8010b66:	46bd      	mov	sp, r7
 8010b68:	bd80      	pop	{r7, pc}
 8010b6a:	bf00      	nop
 8010b6c:	200020d4 	.word	0x200020d4
 8010b70:	08014708 	.word	0x08014708
 8010b74:	08010cb5 	.word	0x08010cb5
 8010b78:	200020d8 	.word	0x200020d8

08010b7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b08a      	sub	sp, #40	@ 0x28
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	60f8      	str	r0, [r7, #12]
 8010b84:	60b9      	str	r1, [r7, #8]
 8010b86:	607a      	str	r2, [r7, #4]
 8010b88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d10b      	bne.n	8010bac <xTimerGenericCommand+0x30>
	__asm volatile
 8010b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b98:	f383 8811 	msr	BASEPRI, r3
 8010b9c:	f3bf 8f6f 	isb	sy
 8010ba0:	f3bf 8f4f 	dsb	sy
 8010ba4:	623b      	str	r3, [r7, #32]
}
 8010ba6:	bf00      	nop
 8010ba8:	bf00      	nop
 8010baa:	e7fd      	b.n	8010ba8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010bac:	4b19      	ldr	r3, [pc, #100]	@ (8010c14 <xTimerGenericCommand+0x98>)
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d02a      	beq.n	8010c0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010bb4:	68bb      	ldr	r3, [r7, #8]
 8010bb6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010bc0:	68bb      	ldr	r3, [r7, #8]
 8010bc2:	2b05      	cmp	r3, #5
 8010bc4:	dc18      	bgt.n	8010bf8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010bc6:	f7ff fca5 	bl	8010514 <xTaskGetSchedulerState>
 8010bca:	4603      	mov	r3, r0
 8010bcc:	2b02      	cmp	r3, #2
 8010bce:	d109      	bne.n	8010be4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010bd0:	4b10      	ldr	r3, [pc, #64]	@ (8010c14 <xTimerGenericCommand+0x98>)
 8010bd2:	6818      	ldr	r0, [r3, #0]
 8010bd4:	f107 0110 	add.w	r1, r7, #16
 8010bd8:	2300      	movs	r3, #0
 8010bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010bdc:	f7fe f9c0 	bl	800ef60 <xQueueGenericSend>
 8010be0:	6278      	str	r0, [r7, #36]	@ 0x24
 8010be2:	e012      	b.n	8010c0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010be4:	4b0b      	ldr	r3, [pc, #44]	@ (8010c14 <xTimerGenericCommand+0x98>)
 8010be6:	6818      	ldr	r0, [r3, #0]
 8010be8:	f107 0110 	add.w	r1, r7, #16
 8010bec:	2300      	movs	r3, #0
 8010bee:	2200      	movs	r2, #0
 8010bf0:	f7fe f9b6 	bl	800ef60 <xQueueGenericSend>
 8010bf4:	6278      	str	r0, [r7, #36]	@ 0x24
 8010bf6:	e008      	b.n	8010c0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010bf8:	4b06      	ldr	r3, [pc, #24]	@ (8010c14 <xTimerGenericCommand+0x98>)
 8010bfa:	6818      	ldr	r0, [r3, #0]
 8010bfc:	f107 0110 	add.w	r1, r7, #16
 8010c00:	2300      	movs	r3, #0
 8010c02:	683a      	ldr	r2, [r7, #0]
 8010c04:	f7fe faae 	bl	800f164 <xQueueGenericSendFromISR>
 8010c08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3728      	adds	r7, #40	@ 0x28
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}
 8010c14:	200020d4 	.word	0x200020d4

08010c18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b088      	sub	sp, #32
 8010c1c:	af02      	add	r7, sp, #8
 8010c1e:	6078      	str	r0, [r7, #4]
 8010c20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c22:	4b23      	ldr	r3, [pc, #140]	@ (8010cb0 <prvProcessExpiredTimer+0x98>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	68db      	ldr	r3, [r3, #12]
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010c2c:	697b      	ldr	r3, [r7, #20]
 8010c2e:	3304      	adds	r3, #4
 8010c30:	4618      	mov	r0, r3
 8010c32:	f7fe f825 	bl	800ec80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c36:	697b      	ldr	r3, [r7, #20]
 8010c38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010c3c:	f003 0304 	and.w	r3, r3, #4
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d023      	beq.n	8010c8c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010c44:	697b      	ldr	r3, [r7, #20]
 8010c46:	699a      	ldr	r2, [r3, #24]
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	18d1      	adds	r1, r2, r3
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	683a      	ldr	r2, [r7, #0]
 8010c50:	6978      	ldr	r0, [r7, #20]
 8010c52:	f000 f8d5 	bl	8010e00 <prvInsertTimerInActiveList>
 8010c56:	4603      	mov	r3, r0
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d020      	beq.n	8010c9e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	9300      	str	r3, [sp, #0]
 8010c60:	2300      	movs	r3, #0
 8010c62:	687a      	ldr	r2, [r7, #4]
 8010c64:	2100      	movs	r1, #0
 8010c66:	6978      	ldr	r0, [r7, #20]
 8010c68:	f7ff ff88 	bl	8010b7c <xTimerGenericCommand>
 8010c6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010c6e:	693b      	ldr	r3, [r7, #16]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d114      	bne.n	8010c9e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c78:	f383 8811 	msr	BASEPRI, r3
 8010c7c:	f3bf 8f6f 	isb	sy
 8010c80:	f3bf 8f4f 	dsb	sy
 8010c84:	60fb      	str	r3, [r7, #12]
}
 8010c86:	bf00      	nop
 8010c88:	bf00      	nop
 8010c8a:	e7fd      	b.n	8010c88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010c8c:	697b      	ldr	r3, [r7, #20]
 8010c8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010c92:	f023 0301 	bic.w	r3, r3, #1
 8010c96:	b2da      	uxtb	r2, r3
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	6a1b      	ldr	r3, [r3, #32]
 8010ca2:	6978      	ldr	r0, [r7, #20]
 8010ca4:	4798      	blx	r3
}
 8010ca6:	bf00      	nop
 8010ca8:	3718      	adds	r7, #24
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	200020cc 	.word	0x200020cc

08010cb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b084      	sub	sp, #16
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010cbc:	f107 0308 	add.w	r3, r7, #8
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f000 f859 	bl	8010d78 <prvGetNextExpireTime>
 8010cc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010cc8:	68bb      	ldr	r3, [r7, #8]
 8010cca:	4619      	mov	r1, r3
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f000 f805 	bl	8010cdc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010cd2:	f000 f8d7 	bl	8010e84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010cd6:	bf00      	nop
 8010cd8:	e7f0      	b.n	8010cbc <prvTimerTask+0x8>
	...

08010cdc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
 8010ce4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010ce6:	f7ff f811 	bl	800fd0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010cea:	f107 0308 	add.w	r3, r7, #8
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f000 f866 	bl	8010dc0 <prvSampleTimeNow>
 8010cf4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010cf6:	68bb      	ldr	r3, [r7, #8]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d130      	bne.n	8010d5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d10a      	bne.n	8010d18 <prvProcessTimerOrBlockTask+0x3c>
 8010d02:	687a      	ldr	r2, [r7, #4]
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	429a      	cmp	r2, r3
 8010d08:	d806      	bhi.n	8010d18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010d0a:	f7ff f80d 	bl	800fd28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010d0e:	68f9      	ldr	r1, [r7, #12]
 8010d10:	6878      	ldr	r0, [r7, #4]
 8010d12:	f7ff ff81 	bl	8010c18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010d16:	e024      	b.n	8010d62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d008      	beq.n	8010d30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010d1e:	4b13      	ldr	r3, [pc, #76]	@ (8010d6c <prvProcessTimerOrBlockTask+0x90>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d101      	bne.n	8010d2c <prvProcessTimerOrBlockTask+0x50>
 8010d28:	2301      	movs	r3, #1
 8010d2a:	e000      	b.n	8010d2e <prvProcessTimerOrBlockTask+0x52>
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010d30:	4b0f      	ldr	r3, [pc, #60]	@ (8010d70 <prvProcessTimerOrBlockTask+0x94>)
 8010d32:	6818      	ldr	r0, [r3, #0]
 8010d34:	687a      	ldr	r2, [r7, #4]
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	1ad3      	subs	r3, r2, r3
 8010d3a:	683a      	ldr	r2, [r7, #0]
 8010d3c:	4619      	mov	r1, r3
 8010d3e:	f7fe fd4d 	bl	800f7dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010d42:	f7fe fff1 	bl	800fd28 <xTaskResumeAll>
 8010d46:	4603      	mov	r3, r0
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d10a      	bne.n	8010d62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010d4c:	4b09      	ldr	r3, [pc, #36]	@ (8010d74 <prvProcessTimerOrBlockTask+0x98>)
 8010d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d52:	601a      	str	r2, [r3, #0]
 8010d54:	f3bf 8f4f 	dsb	sy
 8010d58:	f3bf 8f6f 	isb	sy
}
 8010d5c:	e001      	b.n	8010d62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010d5e:	f7fe ffe3 	bl	800fd28 <xTaskResumeAll>
}
 8010d62:	bf00      	nop
 8010d64:	3710      	adds	r7, #16
 8010d66:	46bd      	mov	sp, r7
 8010d68:	bd80      	pop	{r7, pc}
 8010d6a:	bf00      	nop
 8010d6c:	200020d0 	.word	0x200020d0
 8010d70:	200020d4 	.word	0x200020d4
 8010d74:	e000ed04 	.word	0xe000ed04

08010d78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010d78:	b480      	push	{r7}
 8010d7a:	b085      	sub	sp, #20
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010d80:	4b0e      	ldr	r3, [pc, #56]	@ (8010dbc <prvGetNextExpireTime+0x44>)
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d101      	bne.n	8010d8e <prvGetNextExpireTime+0x16>
 8010d8a:	2201      	movs	r2, #1
 8010d8c:	e000      	b.n	8010d90 <prvGetNextExpireTime+0x18>
 8010d8e:	2200      	movs	r2, #0
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d105      	bne.n	8010da8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010d9c:	4b07      	ldr	r3, [pc, #28]	@ (8010dbc <prvGetNextExpireTime+0x44>)
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	68db      	ldr	r3, [r3, #12]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	60fb      	str	r3, [r7, #12]
 8010da6:	e001      	b.n	8010dac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010da8:	2300      	movs	r3, #0
 8010daa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010dac:	68fb      	ldr	r3, [r7, #12]
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3714      	adds	r7, #20
 8010db2:	46bd      	mov	sp, r7
 8010db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db8:	4770      	bx	lr
 8010dba:	bf00      	nop
 8010dbc:	200020cc 	.word	0x200020cc

08010dc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b084      	sub	sp, #16
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010dc8:	f7ff f84c 	bl	800fe64 <xTaskGetTickCount>
 8010dcc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010dce:	4b0b      	ldr	r3, [pc, #44]	@ (8010dfc <prvSampleTimeNow+0x3c>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	68fa      	ldr	r2, [r7, #12]
 8010dd4:	429a      	cmp	r2, r3
 8010dd6:	d205      	bcs.n	8010de4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010dd8:	f000 f93a 	bl	8011050 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	2201      	movs	r2, #1
 8010de0:	601a      	str	r2, [r3, #0]
 8010de2:	e002      	b.n	8010dea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	2200      	movs	r2, #0
 8010de8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010dea:	4a04      	ldr	r2, [pc, #16]	@ (8010dfc <prvSampleTimeNow+0x3c>)
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010df0:	68fb      	ldr	r3, [r7, #12]
}
 8010df2:	4618      	mov	r0, r3
 8010df4:	3710      	adds	r7, #16
 8010df6:	46bd      	mov	sp, r7
 8010df8:	bd80      	pop	{r7, pc}
 8010dfa:	bf00      	nop
 8010dfc:	200020dc 	.word	0x200020dc

08010e00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b086      	sub	sp, #24
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	60f8      	str	r0, [r7, #12]
 8010e08:	60b9      	str	r1, [r7, #8]
 8010e0a:	607a      	str	r2, [r7, #4]
 8010e0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	68ba      	ldr	r2, [r7, #8]
 8010e16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	68fa      	ldr	r2, [r7, #12]
 8010e1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010e1e:	68ba      	ldr	r2, [r7, #8]
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d812      	bhi.n	8010e4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e26:	687a      	ldr	r2, [r7, #4]
 8010e28:	683b      	ldr	r3, [r7, #0]
 8010e2a:	1ad2      	subs	r2, r2, r3
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	699b      	ldr	r3, [r3, #24]
 8010e30:	429a      	cmp	r2, r3
 8010e32:	d302      	bcc.n	8010e3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010e34:	2301      	movs	r3, #1
 8010e36:	617b      	str	r3, [r7, #20]
 8010e38:	e01b      	b.n	8010e72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010e3a:	4b10      	ldr	r3, [pc, #64]	@ (8010e7c <prvInsertTimerInActiveList+0x7c>)
 8010e3c:	681a      	ldr	r2, [r3, #0]
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	3304      	adds	r3, #4
 8010e42:	4619      	mov	r1, r3
 8010e44:	4610      	mov	r0, r2
 8010e46:	f7fd fee2 	bl	800ec0e <vListInsert>
 8010e4a:	e012      	b.n	8010e72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010e4c:	687a      	ldr	r2, [r7, #4]
 8010e4e:	683b      	ldr	r3, [r7, #0]
 8010e50:	429a      	cmp	r2, r3
 8010e52:	d206      	bcs.n	8010e62 <prvInsertTimerInActiveList+0x62>
 8010e54:	68ba      	ldr	r2, [r7, #8]
 8010e56:	683b      	ldr	r3, [r7, #0]
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	d302      	bcc.n	8010e62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	617b      	str	r3, [r7, #20]
 8010e60:	e007      	b.n	8010e72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010e62:	4b07      	ldr	r3, [pc, #28]	@ (8010e80 <prvInsertTimerInActiveList+0x80>)
 8010e64:	681a      	ldr	r2, [r3, #0]
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	3304      	adds	r3, #4
 8010e6a:	4619      	mov	r1, r3
 8010e6c:	4610      	mov	r0, r2
 8010e6e:	f7fd fece 	bl	800ec0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010e72:	697b      	ldr	r3, [r7, #20]
}
 8010e74:	4618      	mov	r0, r3
 8010e76:	3718      	adds	r7, #24
 8010e78:	46bd      	mov	sp, r7
 8010e7a:	bd80      	pop	{r7, pc}
 8010e7c:	200020d0 	.word	0x200020d0
 8010e80:	200020cc 	.word	0x200020cc

08010e84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b08e      	sub	sp, #56	@ 0x38
 8010e88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e8a:	e0ce      	b.n	801102a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	da19      	bge.n	8010ec6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010e92:	1d3b      	adds	r3, r7, #4
 8010e94:	3304      	adds	r3, #4
 8010e96:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d10b      	bne.n	8010eb6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ea2:	f383 8811 	msr	BASEPRI, r3
 8010ea6:	f3bf 8f6f 	isb	sy
 8010eaa:	f3bf 8f4f 	dsb	sy
 8010eae:	61fb      	str	r3, [r7, #28]
}
 8010eb0:	bf00      	nop
 8010eb2:	bf00      	nop
 8010eb4:	e7fd      	b.n	8010eb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ebc:	6850      	ldr	r0, [r2, #4]
 8010ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ec0:	6892      	ldr	r2, [r2, #8]
 8010ec2:	4611      	mov	r1, r2
 8010ec4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	f2c0 80ae 	blt.w	801102a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed4:	695b      	ldr	r3, [r3, #20]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d004      	beq.n	8010ee4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010edc:	3304      	adds	r3, #4
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f7fd fece 	bl	800ec80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010ee4:	463b      	mov	r3, r7
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f7ff ff6a 	bl	8010dc0 <prvSampleTimeNow>
 8010eec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	2b09      	cmp	r3, #9
 8010ef2:	f200 8097 	bhi.w	8011024 <prvProcessReceivedCommands+0x1a0>
 8010ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8010efc <prvProcessReceivedCommands+0x78>)
 8010ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010efc:	08010f25 	.word	0x08010f25
 8010f00:	08010f25 	.word	0x08010f25
 8010f04:	08010f25 	.word	0x08010f25
 8010f08:	08010f9b 	.word	0x08010f9b
 8010f0c:	08010faf 	.word	0x08010faf
 8010f10:	08010ffb 	.word	0x08010ffb
 8010f14:	08010f25 	.word	0x08010f25
 8010f18:	08010f25 	.word	0x08010f25
 8010f1c:	08010f9b 	.word	0x08010f9b
 8010f20:	08010faf 	.word	0x08010faf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f2a:	f043 0301 	orr.w	r3, r3, #1
 8010f2e:	b2da      	uxtb	r2, r3
 8010f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010f36:	68ba      	ldr	r2, [r7, #8]
 8010f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f3a:	699b      	ldr	r3, [r3, #24]
 8010f3c:	18d1      	adds	r1, r2, r3
 8010f3e:	68bb      	ldr	r3, [r7, #8]
 8010f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f44:	f7ff ff5c 	bl	8010e00 <prvInsertTimerInActiveList>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d06c      	beq.n	8011028 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f50:	6a1b      	ldr	r3, [r3, #32]
 8010f52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f5c:	f003 0304 	and.w	r3, r3, #4
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d061      	beq.n	8011028 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010f64:	68ba      	ldr	r2, [r7, #8]
 8010f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f68:	699b      	ldr	r3, [r3, #24]
 8010f6a:	441a      	add	r2, r3
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	9300      	str	r3, [sp, #0]
 8010f70:	2300      	movs	r3, #0
 8010f72:	2100      	movs	r1, #0
 8010f74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f76:	f7ff fe01 	bl	8010b7c <xTimerGenericCommand>
 8010f7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010f7c:	6a3b      	ldr	r3, [r7, #32]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d152      	bne.n	8011028 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f86:	f383 8811 	msr	BASEPRI, r3
 8010f8a:	f3bf 8f6f 	isb	sy
 8010f8e:	f3bf 8f4f 	dsb	sy
 8010f92:	61bb      	str	r3, [r7, #24]
}
 8010f94:	bf00      	nop
 8010f96:	bf00      	nop
 8010f98:	e7fd      	b.n	8010f96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010fa0:	f023 0301 	bic.w	r3, r3, #1
 8010fa4:	b2da      	uxtb	r2, r3
 8010fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010fac:	e03d      	b.n	801102a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010fb4:	f043 0301 	orr.w	r3, r3, #1
 8010fb8:	b2da      	uxtb	r2, r3
 8010fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010fc0:	68ba      	ldr	r2, [r7, #8]
 8010fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc8:	699b      	ldr	r3, [r3, #24]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d10b      	bne.n	8010fe6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fd2:	f383 8811 	msr	BASEPRI, r3
 8010fd6:	f3bf 8f6f 	isb	sy
 8010fda:	f3bf 8f4f 	dsb	sy
 8010fde:	617b      	str	r3, [r7, #20]
}
 8010fe0:	bf00      	nop
 8010fe2:	bf00      	nop
 8010fe4:	e7fd      	b.n	8010fe2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe8:	699a      	ldr	r2, [r3, #24]
 8010fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fec:	18d1      	adds	r1, r2, r3
 8010fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ff4:	f7ff ff04 	bl	8010e00 <prvInsertTimerInActiveList>
					break;
 8010ff8:	e017      	b.n	801102a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011000:	f003 0302 	and.w	r3, r3, #2
 8011004:	2b00      	cmp	r3, #0
 8011006:	d103      	bne.n	8011010 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011008:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801100a:	f000 fbe5 	bl	80117d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801100e:	e00c      	b.n	801102a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011012:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011016:	f023 0301 	bic.w	r3, r3, #1
 801101a:	b2da      	uxtb	r2, r3
 801101c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801101e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011022:	e002      	b.n	801102a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011024:	bf00      	nop
 8011026:	e000      	b.n	801102a <prvProcessReceivedCommands+0x1a6>
					break;
 8011028:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801102a:	4b08      	ldr	r3, [pc, #32]	@ (801104c <prvProcessReceivedCommands+0x1c8>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	1d39      	adds	r1, r7, #4
 8011030:	2200      	movs	r2, #0
 8011032:	4618      	mov	r0, r3
 8011034:	f7fe f934 	bl	800f2a0 <xQueueReceive>
 8011038:	4603      	mov	r3, r0
 801103a:	2b00      	cmp	r3, #0
 801103c:	f47f af26 	bne.w	8010e8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011040:	bf00      	nop
 8011042:	bf00      	nop
 8011044:	3730      	adds	r7, #48	@ 0x30
 8011046:	46bd      	mov	sp, r7
 8011048:	bd80      	pop	{r7, pc}
 801104a:	bf00      	nop
 801104c:	200020d4 	.word	0x200020d4

08011050 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b088      	sub	sp, #32
 8011054:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011056:	e049      	b.n	80110ec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011058:	4b2e      	ldr	r3, [pc, #184]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	68db      	ldr	r3, [r3, #12]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011062:	4b2c      	ldr	r3, [pc, #176]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	68db      	ldr	r3, [r3, #12]
 8011068:	68db      	ldr	r3, [r3, #12]
 801106a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801106c:	68fb      	ldr	r3, [r7, #12]
 801106e:	3304      	adds	r3, #4
 8011070:	4618      	mov	r0, r3
 8011072:	f7fd fe05 	bl	800ec80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	6a1b      	ldr	r3, [r3, #32]
 801107a:	68f8      	ldr	r0, [r7, #12]
 801107c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011084:	f003 0304 	and.w	r3, r3, #4
 8011088:	2b00      	cmp	r3, #0
 801108a:	d02f      	beq.n	80110ec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	699b      	ldr	r3, [r3, #24]
 8011090:	693a      	ldr	r2, [r7, #16]
 8011092:	4413      	add	r3, r2
 8011094:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011096:	68ba      	ldr	r2, [r7, #8]
 8011098:	693b      	ldr	r3, [r7, #16]
 801109a:	429a      	cmp	r2, r3
 801109c:	d90e      	bls.n	80110bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	68ba      	ldr	r2, [r7, #8]
 80110a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	68fa      	ldr	r2, [r7, #12]
 80110a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80110aa:	4b1a      	ldr	r3, [pc, #104]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 80110ac:	681a      	ldr	r2, [r3, #0]
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	3304      	adds	r3, #4
 80110b2:	4619      	mov	r1, r3
 80110b4:	4610      	mov	r0, r2
 80110b6:	f7fd fdaa 	bl	800ec0e <vListInsert>
 80110ba:	e017      	b.n	80110ec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80110bc:	2300      	movs	r3, #0
 80110be:	9300      	str	r3, [sp, #0]
 80110c0:	2300      	movs	r3, #0
 80110c2:	693a      	ldr	r2, [r7, #16]
 80110c4:	2100      	movs	r1, #0
 80110c6:	68f8      	ldr	r0, [r7, #12]
 80110c8:	f7ff fd58 	bl	8010b7c <xTimerGenericCommand>
 80110cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d10b      	bne.n	80110ec <prvSwitchTimerLists+0x9c>
	__asm volatile
 80110d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d8:	f383 8811 	msr	BASEPRI, r3
 80110dc:	f3bf 8f6f 	isb	sy
 80110e0:	f3bf 8f4f 	dsb	sy
 80110e4:	603b      	str	r3, [r7, #0]
}
 80110e6:	bf00      	nop
 80110e8:	bf00      	nop
 80110ea:	e7fd      	b.n	80110e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80110ec:	4b09      	ldr	r3, [pc, #36]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d1b0      	bne.n	8011058 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80110f6:	4b07      	ldr	r3, [pc, #28]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80110fc:	4b06      	ldr	r3, [pc, #24]	@ (8011118 <prvSwitchTimerLists+0xc8>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	4a04      	ldr	r2, [pc, #16]	@ (8011114 <prvSwitchTimerLists+0xc4>)
 8011102:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011104:	4a04      	ldr	r2, [pc, #16]	@ (8011118 <prvSwitchTimerLists+0xc8>)
 8011106:	697b      	ldr	r3, [r7, #20]
 8011108:	6013      	str	r3, [r2, #0]
}
 801110a:	bf00      	nop
 801110c:	3718      	adds	r7, #24
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
 8011112:	bf00      	nop
 8011114:	200020cc 	.word	0x200020cc
 8011118:	200020d0 	.word	0x200020d0

0801111c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b082      	sub	sp, #8
 8011120:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011122:	f000 f969 	bl	80113f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011126:	4b15      	ldr	r3, [pc, #84]	@ (801117c <prvCheckForValidListAndQueue+0x60>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d120      	bne.n	8011170 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801112e:	4814      	ldr	r0, [pc, #80]	@ (8011180 <prvCheckForValidListAndQueue+0x64>)
 8011130:	f7fd fd1c 	bl	800eb6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011134:	4813      	ldr	r0, [pc, #76]	@ (8011184 <prvCheckForValidListAndQueue+0x68>)
 8011136:	f7fd fd19 	bl	800eb6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801113a:	4b13      	ldr	r3, [pc, #76]	@ (8011188 <prvCheckForValidListAndQueue+0x6c>)
 801113c:	4a10      	ldr	r2, [pc, #64]	@ (8011180 <prvCheckForValidListAndQueue+0x64>)
 801113e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011140:	4b12      	ldr	r3, [pc, #72]	@ (801118c <prvCheckForValidListAndQueue+0x70>)
 8011142:	4a10      	ldr	r2, [pc, #64]	@ (8011184 <prvCheckForValidListAndQueue+0x68>)
 8011144:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011146:	2300      	movs	r3, #0
 8011148:	9300      	str	r3, [sp, #0]
 801114a:	4b11      	ldr	r3, [pc, #68]	@ (8011190 <prvCheckForValidListAndQueue+0x74>)
 801114c:	4a11      	ldr	r2, [pc, #68]	@ (8011194 <prvCheckForValidListAndQueue+0x78>)
 801114e:	2110      	movs	r1, #16
 8011150:	200a      	movs	r0, #10
 8011152:	f7fd fe29 	bl	800eda8 <xQueueGenericCreateStatic>
 8011156:	4603      	mov	r3, r0
 8011158:	4a08      	ldr	r2, [pc, #32]	@ (801117c <prvCheckForValidListAndQueue+0x60>)
 801115a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801115c:	4b07      	ldr	r3, [pc, #28]	@ (801117c <prvCheckForValidListAndQueue+0x60>)
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d005      	beq.n	8011170 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011164:	4b05      	ldr	r3, [pc, #20]	@ (801117c <prvCheckForValidListAndQueue+0x60>)
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	490b      	ldr	r1, [pc, #44]	@ (8011198 <prvCheckForValidListAndQueue+0x7c>)
 801116a:	4618      	mov	r0, r3
 801116c:	f7fe fb0c 	bl	800f788 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011170:	f000 f974 	bl	801145c <vPortExitCritical>
}
 8011174:	bf00      	nop
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}
 801117a:	bf00      	nop
 801117c:	200020d4 	.word	0x200020d4
 8011180:	200020a4 	.word	0x200020a4
 8011184:	200020b8 	.word	0x200020b8
 8011188:	200020cc 	.word	0x200020cc
 801118c:	200020d0 	.word	0x200020d0
 8011190:	20002180 	.word	0x20002180
 8011194:	200020e0 	.word	0x200020e0
 8011198:	08014710 	.word	0x08014710

0801119c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801119c:	b480      	push	{r7}
 801119e:	b085      	sub	sp, #20
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	60f8      	str	r0, [r7, #12]
 80111a4:	60b9      	str	r1, [r7, #8]
 80111a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	3b04      	subs	r3, #4
 80111ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80111b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	3b04      	subs	r3, #4
 80111ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	f023 0201 	bic.w	r2, r3, #1
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	3b04      	subs	r3, #4
 80111ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80111cc:	4a0c      	ldr	r2, [pc, #48]	@ (8011200 <pxPortInitialiseStack+0x64>)
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	3b14      	subs	r3, #20
 80111d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80111d8:	687a      	ldr	r2, [r7, #4]
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	3b04      	subs	r3, #4
 80111e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	f06f 0202 	mvn.w	r2, #2
 80111ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	3b20      	subs	r3, #32
 80111f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80111f2:	68fb      	ldr	r3, [r7, #12]
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	3714      	adds	r7, #20
 80111f8:	46bd      	mov	sp, r7
 80111fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fe:	4770      	bx	lr
 8011200:	08011205 	.word	0x08011205

08011204 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011204:	b480      	push	{r7}
 8011206:	b085      	sub	sp, #20
 8011208:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801120a:	2300      	movs	r3, #0
 801120c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801120e:	4b13      	ldr	r3, [pc, #76]	@ (801125c <prvTaskExitError+0x58>)
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011216:	d00b      	beq.n	8011230 <prvTaskExitError+0x2c>
	__asm volatile
 8011218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801121c:	f383 8811 	msr	BASEPRI, r3
 8011220:	f3bf 8f6f 	isb	sy
 8011224:	f3bf 8f4f 	dsb	sy
 8011228:	60fb      	str	r3, [r7, #12]
}
 801122a:	bf00      	nop
 801122c:	bf00      	nop
 801122e:	e7fd      	b.n	801122c <prvTaskExitError+0x28>
	__asm volatile
 8011230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011234:	f383 8811 	msr	BASEPRI, r3
 8011238:	f3bf 8f6f 	isb	sy
 801123c:	f3bf 8f4f 	dsb	sy
 8011240:	60bb      	str	r3, [r7, #8]
}
 8011242:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011244:	bf00      	nop
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d0fc      	beq.n	8011246 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801124c:	bf00      	nop
 801124e:	bf00      	nop
 8011250:	3714      	adds	r7, #20
 8011252:	46bd      	mov	sp, r7
 8011254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011258:	4770      	bx	lr
 801125a:	bf00      	nop
 801125c:	2000004c 	.word	0x2000004c

08011260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011260:	4b07      	ldr	r3, [pc, #28]	@ (8011280 <pxCurrentTCBConst2>)
 8011262:	6819      	ldr	r1, [r3, #0]
 8011264:	6808      	ldr	r0, [r1, #0]
 8011266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801126a:	f380 8809 	msr	PSP, r0
 801126e:	f3bf 8f6f 	isb	sy
 8011272:	f04f 0000 	mov.w	r0, #0
 8011276:	f380 8811 	msr	BASEPRI, r0
 801127a:	4770      	bx	lr
 801127c:	f3af 8000 	nop.w

08011280 <pxCurrentTCBConst2>:
 8011280:	20001ba4 	.word	0x20001ba4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011284:	bf00      	nop
 8011286:	bf00      	nop

08011288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011288:	4808      	ldr	r0, [pc, #32]	@ (80112ac <prvPortStartFirstTask+0x24>)
 801128a:	6800      	ldr	r0, [r0, #0]
 801128c:	6800      	ldr	r0, [r0, #0]
 801128e:	f380 8808 	msr	MSP, r0
 8011292:	f04f 0000 	mov.w	r0, #0
 8011296:	f380 8814 	msr	CONTROL, r0
 801129a:	b662      	cpsie	i
 801129c:	b661      	cpsie	f
 801129e:	f3bf 8f4f 	dsb	sy
 80112a2:	f3bf 8f6f 	isb	sy
 80112a6:	df00      	svc	0
 80112a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80112aa:	bf00      	nop
 80112ac:	e000ed08 	.word	0xe000ed08

080112b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b086      	sub	sp, #24
 80112b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80112b6:	4b47      	ldr	r3, [pc, #284]	@ (80113d4 <xPortStartScheduler+0x124>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4a47      	ldr	r2, [pc, #284]	@ (80113d8 <xPortStartScheduler+0x128>)
 80112bc:	4293      	cmp	r3, r2
 80112be:	d10b      	bne.n	80112d8 <xPortStartScheduler+0x28>
	__asm volatile
 80112c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112c4:	f383 8811 	msr	BASEPRI, r3
 80112c8:	f3bf 8f6f 	isb	sy
 80112cc:	f3bf 8f4f 	dsb	sy
 80112d0:	60fb      	str	r3, [r7, #12]
}
 80112d2:	bf00      	nop
 80112d4:	bf00      	nop
 80112d6:	e7fd      	b.n	80112d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80112d8:	4b3e      	ldr	r3, [pc, #248]	@ (80113d4 <xPortStartScheduler+0x124>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	4a3f      	ldr	r2, [pc, #252]	@ (80113dc <xPortStartScheduler+0x12c>)
 80112de:	4293      	cmp	r3, r2
 80112e0:	d10b      	bne.n	80112fa <xPortStartScheduler+0x4a>
	__asm volatile
 80112e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112e6:	f383 8811 	msr	BASEPRI, r3
 80112ea:	f3bf 8f6f 	isb	sy
 80112ee:	f3bf 8f4f 	dsb	sy
 80112f2:	613b      	str	r3, [r7, #16]
}
 80112f4:	bf00      	nop
 80112f6:	bf00      	nop
 80112f8:	e7fd      	b.n	80112f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80112fa:	4b39      	ldr	r3, [pc, #228]	@ (80113e0 <xPortStartScheduler+0x130>)
 80112fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	781b      	ldrb	r3, [r3, #0]
 8011302:	b2db      	uxtb	r3, r3
 8011304:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	22ff      	movs	r2, #255	@ 0xff
 801130a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	b2db      	uxtb	r3, r3
 8011312:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011314:	78fb      	ldrb	r3, [r7, #3]
 8011316:	b2db      	uxtb	r3, r3
 8011318:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801131c:	b2da      	uxtb	r2, r3
 801131e:	4b31      	ldr	r3, [pc, #196]	@ (80113e4 <xPortStartScheduler+0x134>)
 8011320:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011322:	4b31      	ldr	r3, [pc, #196]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011324:	2207      	movs	r2, #7
 8011326:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011328:	e009      	b.n	801133e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801132a:	4b2f      	ldr	r3, [pc, #188]	@ (80113e8 <xPortStartScheduler+0x138>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	3b01      	subs	r3, #1
 8011330:	4a2d      	ldr	r2, [pc, #180]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011332:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011334:	78fb      	ldrb	r3, [r7, #3]
 8011336:	b2db      	uxtb	r3, r3
 8011338:	005b      	lsls	r3, r3, #1
 801133a:	b2db      	uxtb	r3, r3
 801133c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801133e:	78fb      	ldrb	r3, [r7, #3]
 8011340:	b2db      	uxtb	r3, r3
 8011342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011346:	2b80      	cmp	r3, #128	@ 0x80
 8011348:	d0ef      	beq.n	801132a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801134a:	4b27      	ldr	r3, [pc, #156]	@ (80113e8 <xPortStartScheduler+0x138>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	f1c3 0307 	rsb	r3, r3, #7
 8011352:	2b04      	cmp	r3, #4
 8011354:	d00b      	beq.n	801136e <xPortStartScheduler+0xbe>
	__asm volatile
 8011356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801135a:	f383 8811 	msr	BASEPRI, r3
 801135e:	f3bf 8f6f 	isb	sy
 8011362:	f3bf 8f4f 	dsb	sy
 8011366:	60bb      	str	r3, [r7, #8]
}
 8011368:	bf00      	nop
 801136a:	bf00      	nop
 801136c:	e7fd      	b.n	801136a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801136e:	4b1e      	ldr	r3, [pc, #120]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	021b      	lsls	r3, r3, #8
 8011374:	4a1c      	ldr	r2, [pc, #112]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011378:	4b1b      	ldr	r3, [pc, #108]	@ (80113e8 <xPortStartScheduler+0x138>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011380:	4a19      	ldr	r2, [pc, #100]	@ (80113e8 <xPortStartScheduler+0x138>)
 8011382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	b2da      	uxtb	r2, r3
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801138c:	4b17      	ldr	r3, [pc, #92]	@ (80113ec <xPortStartScheduler+0x13c>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4a16      	ldr	r2, [pc, #88]	@ (80113ec <xPortStartScheduler+0x13c>)
 8011392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011398:	4b14      	ldr	r3, [pc, #80]	@ (80113ec <xPortStartScheduler+0x13c>)
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	4a13      	ldr	r2, [pc, #76]	@ (80113ec <xPortStartScheduler+0x13c>)
 801139e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80113a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80113a4:	f000 f8da 	bl	801155c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80113a8:	4b11      	ldr	r3, [pc, #68]	@ (80113f0 <xPortStartScheduler+0x140>)
 80113aa:	2200      	movs	r2, #0
 80113ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80113ae:	f000 f8f9 	bl	80115a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80113b2:	4b10      	ldr	r3, [pc, #64]	@ (80113f4 <xPortStartScheduler+0x144>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a0f      	ldr	r2, [pc, #60]	@ (80113f4 <xPortStartScheduler+0x144>)
 80113b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80113bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80113be:	f7ff ff63 	bl	8011288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80113c2:	f7fe fe19 	bl	800fff8 <vTaskSwitchContext>
	prvTaskExitError();
 80113c6:	f7ff ff1d 	bl	8011204 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80113ca:	2300      	movs	r3, #0
}
 80113cc:	4618      	mov	r0, r3
 80113ce:	3718      	adds	r7, #24
 80113d0:	46bd      	mov	sp, r7
 80113d2:	bd80      	pop	{r7, pc}
 80113d4:	e000ed00 	.word	0xe000ed00
 80113d8:	410fc271 	.word	0x410fc271
 80113dc:	410fc270 	.word	0x410fc270
 80113e0:	e000e400 	.word	0xe000e400
 80113e4:	200021d0 	.word	0x200021d0
 80113e8:	200021d4 	.word	0x200021d4
 80113ec:	e000ed20 	.word	0xe000ed20
 80113f0:	2000004c 	.word	0x2000004c
 80113f4:	e000ef34 	.word	0xe000ef34

080113f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80113f8:	b480      	push	{r7}
 80113fa:	b083      	sub	sp, #12
 80113fc:	af00      	add	r7, sp, #0
	__asm volatile
 80113fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011402:	f383 8811 	msr	BASEPRI, r3
 8011406:	f3bf 8f6f 	isb	sy
 801140a:	f3bf 8f4f 	dsb	sy
 801140e:	607b      	str	r3, [r7, #4]
}
 8011410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011412:	4b10      	ldr	r3, [pc, #64]	@ (8011454 <vPortEnterCritical+0x5c>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	3301      	adds	r3, #1
 8011418:	4a0e      	ldr	r2, [pc, #56]	@ (8011454 <vPortEnterCritical+0x5c>)
 801141a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801141c:	4b0d      	ldr	r3, [pc, #52]	@ (8011454 <vPortEnterCritical+0x5c>)
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	2b01      	cmp	r3, #1
 8011422:	d110      	bne.n	8011446 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011424:	4b0c      	ldr	r3, [pc, #48]	@ (8011458 <vPortEnterCritical+0x60>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	b2db      	uxtb	r3, r3
 801142a:	2b00      	cmp	r3, #0
 801142c:	d00b      	beq.n	8011446 <vPortEnterCritical+0x4e>
	__asm volatile
 801142e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011432:	f383 8811 	msr	BASEPRI, r3
 8011436:	f3bf 8f6f 	isb	sy
 801143a:	f3bf 8f4f 	dsb	sy
 801143e:	603b      	str	r3, [r7, #0]
}
 8011440:	bf00      	nop
 8011442:	bf00      	nop
 8011444:	e7fd      	b.n	8011442 <vPortEnterCritical+0x4a>
	}
}
 8011446:	bf00      	nop
 8011448:	370c      	adds	r7, #12
 801144a:	46bd      	mov	sp, r7
 801144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011450:	4770      	bx	lr
 8011452:	bf00      	nop
 8011454:	2000004c 	.word	0x2000004c
 8011458:	e000ed04 	.word	0xe000ed04

0801145c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801145c:	b480      	push	{r7}
 801145e:	b083      	sub	sp, #12
 8011460:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011462:	4b12      	ldr	r3, [pc, #72]	@ (80114ac <vPortExitCritical+0x50>)
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d10b      	bne.n	8011482 <vPortExitCritical+0x26>
	__asm volatile
 801146a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801146e:	f383 8811 	msr	BASEPRI, r3
 8011472:	f3bf 8f6f 	isb	sy
 8011476:	f3bf 8f4f 	dsb	sy
 801147a:	607b      	str	r3, [r7, #4]
}
 801147c:	bf00      	nop
 801147e:	bf00      	nop
 8011480:	e7fd      	b.n	801147e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011482:	4b0a      	ldr	r3, [pc, #40]	@ (80114ac <vPortExitCritical+0x50>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	3b01      	subs	r3, #1
 8011488:	4a08      	ldr	r2, [pc, #32]	@ (80114ac <vPortExitCritical+0x50>)
 801148a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801148c:	4b07      	ldr	r3, [pc, #28]	@ (80114ac <vPortExitCritical+0x50>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d105      	bne.n	80114a0 <vPortExitCritical+0x44>
 8011494:	2300      	movs	r3, #0
 8011496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011498:	683b      	ldr	r3, [r7, #0]
 801149a:	f383 8811 	msr	BASEPRI, r3
}
 801149e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80114a0:	bf00      	nop
 80114a2:	370c      	adds	r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114aa:	4770      	bx	lr
 80114ac:	2000004c 	.word	0x2000004c

080114b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80114b0:	f3ef 8009 	mrs	r0, PSP
 80114b4:	f3bf 8f6f 	isb	sy
 80114b8:	4b15      	ldr	r3, [pc, #84]	@ (8011510 <pxCurrentTCBConst>)
 80114ba:	681a      	ldr	r2, [r3, #0]
 80114bc:	f01e 0f10 	tst.w	lr, #16
 80114c0:	bf08      	it	eq
 80114c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80114c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ca:	6010      	str	r0, [r2, #0]
 80114cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80114d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80114d4:	f380 8811 	msr	BASEPRI, r0
 80114d8:	f3bf 8f4f 	dsb	sy
 80114dc:	f3bf 8f6f 	isb	sy
 80114e0:	f7fe fd8a 	bl	800fff8 <vTaskSwitchContext>
 80114e4:	f04f 0000 	mov.w	r0, #0
 80114e8:	f380 8811 	msr	BASEPRI, r0
 80114ec:	bc09      	pop	{r0, r3}
 80114ee:	6819      	ldr	r1, [r3, #0]
 80114f0:	6808      	ldr	r0, [r1, #0]
 80114f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f6:	f01e 0f10 	tst.w	lr, #16
 80114fa:	bf08      	it	eq
 80114fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011500:	f380 8809 	msr	PSP, r0
 8011504:	f3bf 8f6f 	isb	sy
 8011508:	4770      	bx	lr
 801150a:	bf00      	nop
 801150c:	f3af 8000 	nop.w

08011510 <pxCurrentTCBConst>:
 8011510:	20001ba4 	.word	0x20001ba4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011514:	bf00      	nop
 8011516:	bf00      	nop

08011518 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b082      	sub	sp, #8
 801151c:	af00      	add	r7, sp, #0
	__asm volatile
 801151e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011522:	f383 8811 	msr	BASEPRI, r3
 8011526:	f3bf 8f6f 	isb	sy
 801152a:	f3bf 8f4f 	dsb	sy
 801152e:	607b      	str	r3, [r7, #4]
}
 8011530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011532:	f7fe fca7 	bl	800fe84 <xTaskIncrementTick>
 8011536:	4603      	mov	r3, r0
 8011538:	2b00      	cmp	r3, #0
 801153a:	d003      	beq.n	8011544 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801153c:	4b06      	ldr	r3, [pc, #24]	@ (8011558 <xPortSysTickHandler+0x40>)
 801153e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011542:	601a      	str	r2, [r3, #0]
 8011544:	2300      	movs	r3, #0
 8011546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011548:	683b      	ldr	r3, [r7, #0]
 801154a:	f383 8811 	msr	BASEPRI, r3
}
 801154e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011550:	bf00      	nop
 8011552:	3708      	adds	r7, #8
 8011554:	46bd      	mov	sp, r7
 8011556:	bd80      	pop	{r7, pc}
 8011558:	e000ed04 	.word	0xe000ed04

0801155c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801155c:	b480      	push	{r7}
 801155e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011560:	4b0b      	ldr	r3, [pc, #44]	@ (8011590 <vPortSetupTimerInterrupt+0x34>)
 8011562:	2200      	movs	r2, #0
 8011564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011566:	4b0b      	ldr	r3, [pc, #44]	@ (8011594 <vPortSetupTimerInterrupt+0x38>)
 8011568:	2200      	movs	r2, #0
 801156a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801156c:	4b0a      	ldr	r3, [pc, #40]	@ (8011598 <vPortSetupTimerInterrupt+0x3c>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	4a0a      	ldr	r2, [pc, #40]	@ (801159c <vPortSetupTimerInterrupt+0x40>)
 8011572:	fba2 2303 	umull	r2, r3, r2, r3
 8011576:	099b      	lsrs	r3, r3, #6
 8011578:	4a09      	ldr	r2, [pc, #36]	@ (80115a0 <vPortSetupTimerInterrupt+0x44>)
 801157a:	3b01      	subs	r3, #1
 801157c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801157e:	4b04      	ldr	r3, [pc, #16]	@ (8011590 <vPortSetupTimerInterrupt+0x34>)
 8011580:	2207      	movs	r2, #7
 8011582:	601a      	str	r2, [r3, #0]
}
 8011584:	bf00      	nop
 8011586:	46bd      	mov	sp, r7
 8011588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158c:	4770      	bx	lr
 801158e:	bf00      	nop
 8011590:	e000e010 	.word	0xe000e010
 8011594:	e000e018 	.word	0xe000e018
 8011598:	20000008 	.word	0x20000008
 801159c:	10624dd3 	.word	0x10624dd3
 80115a0:	e000e014 	.word	0xe000e014

080115a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80115a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80115b4 <vPortEnableVFP+0x10>
 80115a8:	6801      	ldr	r1, [r0, #0]
 80115aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80115ae:	6001      	str	r1, [r0, #0]
 80115b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80115b2:	bf00      	nop
 80115b4:	e000ed88 	.word	0xe000ed88

080115b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80115b8:	b480      	push	{r7}
 80115ba:	b085      	sub	sp, #20
 80115bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80115be:	f3ef 8305 	mrs	r3, IPSR
 80115c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	2b0f      	cmp	r3, #15
 80115c8:	d915      	bls.n	80115f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80115ca:	4a18      	ldr	r2, [pc, #96]	@ (801162c <vPortValidateInterruptPriority+0x74>)
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	4413      	add	r3, r2
 80115d0:	781b      	ldrb	r3, [r3, #0]
 80115d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80115d4:	4b16      	ldr	r3, [pc, #88]	@ (8011630 <vPortValidateInterruptPriority+0x78>)
 80115d6:	781b      	ldrb	r3, [r3, #0]
 80115d8:	7afa      	ldrb	r2, [r7, #11]
 80115da:	429a      	cmp	r2, r3
 80115dc:	d20b      	bcs.n	80115f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80115de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e2:	f383 8811 	msr	BASEPRI, r3
 80115e6:	f3bf 8f6f 	isb	sy
 80115ea:	f3bf 8f4f 	dsb	sy
 80115ee:	607b      	str	r3, [r7, #4]
}
 80115f0:	bf00      	nop
 80115f2:	bf00      	nop
 80115f4:	e7fd      	b.n	80115f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80115f6:	4b0f      	ldr	r3, [pc, #60]	@ (8011634 <vPortValidateInterruptPriority+0x7c>)
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80115fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011638 <vPortValidateInterruptPriority+0x80>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	429a      	cmp	r2, r3
 8011604:	d90b      	bls.n	801161e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801160a:	f383 8811 	msr	BASEPRI, r3
 801160e:	f3bf 8f6f 	isb	sy
 8011612:	f3bf 8f4f 	dsb	sy
 8011616:	603b      	str	r3, [r7, #0]
}
 8011618:	bf00      	nop
 801161a:	bf00      	nop
 801161c:	e7fd      	b.n	801161a <vPortValidateInterruptPriority+0x62>
	}
 801161e:	bf00      	nop
 8011620:	3714      	adds	r7, #20
 8011622:	46bd      	mov	sp, r7
 8011624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011628:	4770      	bx	lr
 801162a:	bf00      	nop
 801162c:	e000e3f0 	.word	0xe000e3f0
 8011630:	200021d0 	.word	0x200021d0
 8011634:	e000ed0c 	.word	0xe000ed0c
 8011638:	200021d4 	.word	0x200021d4

0801163c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b08a      	sub	sp, #40	@ 0x28
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011644:	2300      	movs	r3, #0
 8011646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011648:	f7fe fb60 	bl	800fd0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801164c:	4b5c      	ldr	r3, [pc, #368]	@ (80117c0 <pvPortMalloc+0x184>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d101      	bne.n	8011658 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011654:	f000 f924 	bl	80118a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011658:	4b5a      	ldr	r3, [pc, #360]	@ (80117c4 <pvPortMalloc+0x188>)
 801165a:	681a      	ldr	r2, [r3, #0]
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	4013      	ands	r3, r2
 8011660:	2b00      	cmp	r3, #0
 8011662:	f040 8095 	bne.w	8011790 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d01e      	beq.n	80116aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801166c:	2208      	movs	r2, #8
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	4413      	add	r3, r2
 8011672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f003 0307 	and.w	r3, r3, #7
 801167a:	2b00      	cmp	r3, #0
 801167c:	d015      	beq.n	80116aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	f023 0307 	bic.w	r3, r3, #7
 8011684:	3308      	adds	r3, #8
 8011686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f003 0307 	and.w	r3, r3, #7
 801168e:	2b00      	cmp	r3, #0
 8011690:	d00b      	beq.n	80116aa <pvPortMalloc+0x6e>
	__asm volatile
 8011692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011696:	f383 8811 	msr	BASEPRI, r3
 801169a:	f3bf 8f6f 	isb	sy
 801169e:	f3bf 8f4f 	dsb	sy
 80116a2:	617b      	str	r3, [r7, #20]
}
 80116a4:	bf00      	nop
 80116a6:	bf00      	nop
 80116a8:	e7fd      	b.n	80116a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d06f      	beq.n	8011790 <pvPortMalloc+0x154>
 80116b0:	4b45      	ldr	r3, [pc, #276]	@ (80117c8 <pvPortMalloc+0x18c>)
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	687a      	ldr	r2, [r7, #4]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d86a      	bhi.n	8011790 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80116ba:	4b44      	ldr	r3, [pc, #272]	@ (80117cc <pvPortMalloc+0x190>)
 80116bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80116be:	4b43      	ldr	r3, [pc, #268]	@ (80117cc <pvPortMalloc+0x190>)
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116c4:	e004      	b.n	80116d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80116c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80116ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	687a      	ldr	r2, [r7, #4]
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d903      	bls.n	80116e2 <pvPortMalloc+0xa6>
 80116da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d1f1      	bne.n	80116c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80116e2:	4b37      	ldr	r3, [pc, #220]	@ (80117c0 <pvPortMalloc+0x184>)
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116e8:	429a      	cmp	r2, r3
 80116ea:	d051      	beq.n	8011790 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80116ec:	6a3b      	ldr	r3, [r7, #32]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	2208      	movs	r2, #8
 80116f2:	4413      	add	r3, r2
 80116f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80116f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	6a3b      	ldr	r3, [r7, #32]
 80116fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80116fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011700:	685a      	ldr	r2, [r3, #4]
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	1ad2      	subs	r2, r2, r3
 8011706:	2308      	movs	r3, #8
 8011708:	005b      	lsls	r3, r3, #1
 801170a:	429a      	cmp	r2, r3
 801170c:	d920      	bls.n	8011750 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801170e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	4413      	add	r3, r2
 8011714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011716:	69bb      	ldr	r3, [r7, #24]
 8011718:	f003 0307 	and.w	r3, r3, #7
 801171c:	2b00      	cmp	r3, #0
 801171e:	d00b      	beq.n	8011738 <pvPortMalloc+0xfc>
	__asm volatile
 8011720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011724:	f383 8811 	msr	BASEPRI, r3
 8011728:	f3bf 8f6f 	isb	sy
 801172c:	f3bf 8f4f 	dsb	sy
 8011730:	613b      	str	r3, [r7, #16]
}
 8011732:	bf00      	nop
 8011734:	bf00      	nop
 8011736:	e7fd      	b.n	8011734 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801173a:	685a      	ldr	r2, [r3, #4]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	1ad2      	subs	r2, r2, r3
 8011740:	69bb      	ldr	r3, [r7, #24]
 8011742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801174a:	69b8      	ldr	r0, [r7, #24]
 801174c:	f000 f90a 	bl	8011964 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011750:	4b1d      	ldr	r3, [pc, #116]	@ (80117c8 <pvPortMalloc+0x18c>)
 8011752:	681a      	ldr	r2, [r3, #0]
 8011754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011756:	685b      	ldr	r3, [r3, #4]
 8011758:	1ad3      	subs	r3, r2, r3
 801175a:	4a1b      	ldr	r2, [pc, #108]	@ (80117c8 <pvPortMalloc+0x18c>)
 801175c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801175e:	4b1a      	ldr	r3, [pc, #104]	@ (80117c8 <pvPortMalloc+0x18c>)
 8011760:	681a      	ldr	r2, [r3, #0]
 8011762:	4b1b      	ldr	r3, [pc, #108]	@ (80117d0 <pvPortMalloc+0x194>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	429a      	cmp	r2, r3
 8011768:	d203      	bcs.n	8011772 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801176a:	4b17      	ldr	r3, [pc, #92]	@ (80117c8 <pvPortMalloc+0x18c>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	4a18      	ldr	r2, [pc, #96]	@ (80117d0 <pvPortMalloc+0x194>)
 8011770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011774:	685a      	ldr	r2, [r3, #4]
 8011776:	4b13      	ldr	r3, [pc, #76]	@ (80117c4 <pvPortMalloc+0x188>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	431a      	orrs	r2, r3
 801177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801177e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011782:	2200      	movs	r2, #0
 8011784:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011786:	4b13      	ldr	r3, [pc, #76]	@ (80117d4 <pvPortMalloc+0x198>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	3301      	adds	r3, #1
 801178c:	4a11      	ldr	r2, [pc, #68]	@ (80117d4 <pvPortMalloc+0x198>)
 801178e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011790:	f7fe faca 	bl	800fd28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011794:	69fb      	ldr	r3, [r7, #28]
 8011796:	f003 0307 	and.w	r3, r3, #7
 801179a:	2b00      	cmp	r3, #0
 801179c:	d00b      	beq.n	80117b6 <pvPortMalloc+0x17a>
	__asm volatile
 801179e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	60fb      	str	r3, [r7, #12]
}
 80117b0:	bf00      	nop
 80117b2:	bf00      	nop
 80117b4:	e7fd      	b.n	80117b2 <pvPortMalloc+0x176>
	return pvReturn;
 80117b6:	69fb      	ldr	r3, [r7, #28]
}
 80117b8:	4618      	mov	r0, r3
 80117ba:	3728      	adds	r7, #40	@ 0x28
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	20006060 	.word	0x20006060
 80117c4:	20006074 	.word	0x20006074
 80117c8:	20006064 	.word	0x20006064
 80117cc:	20006058 	.word	0x20006058
 80117d0:	20006068 	.word	0x20006068
 80117d4:	2000606c 	.word	0x2000606c

080117d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b086      	sub	sp, #24
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d04f      	beq.n	801188a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80117ea:	2308      	movs	r3, #8
 80117ec:	425b      	negs	r3, r3
 80117ee:	697a      	ldr	r2, [r7, #20]
 80117f0:	4413      	add	r3, r2
 80117f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80117f4:	697b      	ldr	r3, [r7, #20]
 80117f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80117f8:	693b      	ldr	r3, [r7, #16]
 80117fa:	685a      	ldr	r2, [r3, #4]
 80117fc:	4b25      	ldr	r3, [pc, #148]	@ (8011894 <vPortFree+0xbc>)
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	4013      	ands	r3, r2
 8011802:	2b00      	cmp	r3, #0
 8011804:	d10b      	bne.n	801181e <vPortFree+0x46>
	__asm volatile
 8011806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801180a:	f383 8811 	msr	BASEPRI, r3
 801180e:	f3bf 8f6f 	isb	sy
 8011812:	f3bf 8f4f 	dsb	sy
 8011816:	60fb      	str	r3, [r7, #12]
}
 8011818:	bf00      	nop
 801181a:	bf00      	nop
 801181c:	e7fd      	b.n	801181a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d00b      	beq.n	801183e <vPortFree+0x66>
	__asm volatile
 8011826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801182a:	f383 8811 	msr	BASEPRI, r3
 801182e:	f3bf 8f6f 	isb	sy
 8011832:	f3bf 8f4f 	dsb	sy
 8011836:	60bb      	str	r3, [r7, #8]
}
 8011838:	bf00      	nop
 801183a:	bf00      	nop
 801183c:	e7fd      	b.n	801183a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	685a      	ldr	r2, [r3, #4]
 8011842:	4b14      	ldr	r3, [pc, #80]	@ (8011894 <vPortFree+0xbc>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	4013      	ands	r3, r2
 8011848:	2b00      	cmp	r3, #0
 801184a:	d01e      	beq.n	801188a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801184c:	693b      	ldr	r3, [r7, #16]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d11a      	bne.n	801188a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011854:	693b      	ldr	r3, [r7, #16]
 8011856:	685a      	ldr	r2, [r3, #4]
 8011858:	4b0e      	ldr	r3, [pc, #56]	@ (8011894 <vPortFree+0xbc>)
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	43db      	mvns	r3, r3
 801185e:	401a      	ands	r2, r3
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011864:	f7fe fa52 	bl	800fd0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011868:	693b      	ldr	r3, [r7, #16]
 801186a:	685a      	ldr	r2, [r3, #4]
 801186c:	4b0a      	ldr	r3, [pc, #40]	@ (8011898 <vPortFree+0xc0>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	4413      	add	r3, r2
 8011872:	4a09      	ldr	r2, [pc, #36]	@ (8011898 <vPortFree+0xc0>)
 8011874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011876:	6938      	ldr	r0, [r7, #16]
 8011878:	f000 f874 	bl	8011964 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801187c:	4b07      	ldr	r3, [pc, #28]	@ (801189c <vPortFree+0xc4>)
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	3301      	adds	r3, #1
 8011882:	4a06      	ldr	r2, [pc, #24]	@ (801189c <vPortFree+0xc4>)
 8011884:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011886:	f7fe fa4f 	bl	800fd28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801188a:	bf00      	nop
 801188c:	3718      	adds	r7, #24
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	20006074 	.word	0x20006074
 8011898:	20006064 	.word	0x20006064
 801189c:	20006070 	.word	0x20006070

080118a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80118a0:	b480      	push	{r7}
 80118a2:	b085      	sub	sp, #20
 80118a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80118a6:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 80118aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80118ac:	4b27      	ldr	r3, [pc, #156]	@ (801194c <prvHeapInit+0xac>)
 80118ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	f003 0307 	and.w	r3, r3, #7
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d00c      	beq.n	80118d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	3307      	adds	r3, #7
 80118be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	f023 0307 	bic.w	r3, r3, #7
 80118c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80118c8:	68ba      	ldr	r2, [r7, #8]
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	1ad3      	subs	r3, r2, r3
 80118ce:	4a1f      	ldr	r2, [pc, #124]	@ (801194c <prvHeapInit+0xac>)
 80118d0:	4413      	add	r3, r2
 80118d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80118d8:	4a1d      	ldr	r2, [pc, #116]	@ (8011950 <prvHeapInit+0xb0>)
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80118de:	4b1c      	ldr	r3, [pc, #112]	@ (8011950 <prvHeapInit+0xb0>)
 80118e0:	2200      	movs	r2, #0
 80118e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	68ba      	ldr	r2, [r7, #8]
 80118e8:	4413      	add	r3, r2
 80118ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80118ec:	2208      	movs	r2, #8
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	1a9b      	subs	r3, r3, r2
 80118f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	f023 0307 	bic.w	r3, r3, #7
 80118fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	4a15      	ldr	r2, [pc, #84]	@ (8011954 <prvHeapInit+0xb4>)
 8011900:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011902:	4b14      	ldr	r3, [pc, #80]	@ (8011954 <prvHeapInit+0xb4>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	2200      	movs	r2, #0
 8011908:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801190a:	4b12      	ldr	r3, [pc, #72]	@ (8011954 <prvHeapInit+0xb4>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	2200      	movs	r2, #0
 8011910:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	1ad2      	subs	r2, r2, r3
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011920:	4b0c      	ldr	r3, [pc, #48]	@ (8011954 <prvHeapInit+0xb4>)
 8011922:	681a      	ldr	r2, [r3, #0]
 8011924:	683b      	ldr	r3, [r7, #0]
 8011926:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	685b      	ldr	r3, [r3, #4]
 801192c:	4a0a      	ldr	r2, [pc, #40]	@ (8011958 <prvHeapInit+0xb8>)
 801192e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011930:	683b      	ldr	r3, [r7, #0]
 8011932:	685b      	ldr	r3, [r3, #4]
 8011934:	4a09      	ldr	r2, [pc, #36]	@ (801195c <prvHeapInit+0xbc>)
 8011936:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011938:	4b09      	ldr	r3, [pc, #36]	@ (8011960 <prvHeapInit+0xc0>)
 801193a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801193e:	601a      	str	r2, [r3, #0]
}
 8011940:	bf00      	nop
 8011942:	3714      	adds	r7, #20
 8011944:	46bd      	mov	sp, r7
 8011946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194a:	4770      	bx	lr
 801194c:	200021d8 	.word	0x200021d8
 8011950:	20006058 	.word	0x20006058
 8011954:	20006060 	.word	0x20006060
 8011958:	20006068 	.word	0x20006068
 801195c:	20006064 	.word	0x20006064
 8011960:	20006074 	.word	0x20006074

08011964 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011964:	b480      	push	{r7}
 8011966:	b085      	sub	sp, #20
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801196c:	4b28      	ldr	r3, [pc, #160]	@ (8011a10 <prvInsertBlockIntoFreeList+0xac>)
 801196e:	60fb      	str	r3, [r7, #12]
 8011970:	e002      	b.n	8011978 <prvInsertBlockIntoFreeList+0x14>
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	60fb      	str	r3, [r7, #12]
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	687a      	ldr	r2, [r7, #4]
 801197e:	429a      	cmp	r2, r3
 8011980:	d8f7      	bhi.n	8011972 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	68ba      	ldr	r2, [r7, #8]
 801198c:	4413      	add	r3, r2
 801198e:	687a      	ldr	r2, [r7, #4]
 8011990:	429a      	cmp	r2, r3
 8011992:	d108      	bne.n	80119a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	685a      	ldr	r2, [r3, #4]
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	685b      	ldr	r3, [r3, #4]
 801199c:	441a      	add	r2, r3
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	685b      	ldr	r3, [r3, #4]
 80119ae:	68ba      	ldr	r2, [r7, #8]
 80119b0:	441a      	add	r2, r3
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d118      	bne.n	80119ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	681a      	ldr	r2, [r3, #0]
 80119be:	4b15      	ldr	r3, [pc, #84]	@ (8011a14 <prvInsertBlockIntoFreeList+0xb0>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	429a      	cmp	r2, r3
 80119c4:	d00d      	beq.n	80119e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	685a      	ldr	r2, [r3, #4]
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	685b      	ldr	r3, [r3, #4]
 80119d0:	441a      	add	r2, r3
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	601a      	str	r2, [r3, #0]
 80119e0:	e008      	b.n	80119f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80119e2:	4b0c      	ldr	r3, [pc, #48]	@ (8011a14 <prvInsertBlockIntoFreeList+0xb0>)
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	601a      	str	r2, [r3, #0]
 80119ea:	e003      	b.n	80119f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	681a      	ldr	r2, [r3, #0]
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80119f4:	68fa      	ldr	r2, [r7, #12]
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d002      	beq.n	8011a02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	687a      	ldr	r2, [r7, #4]
 8011a00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011a02:	bf00      	nop
 8011a04:	3714      	adds	r7, #20
 8011a06:	46bd      	mov	sp, r7
 8011a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0c:	4770      	bx	lr
 8011a0e:	bf00      	nop
 8011a10:	20006058 	.word	0x20006058
 8011a14:	20006060 	.word	0x20006060

08011a18 <__assert_func>:
 8011a18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011a1a:	4614      	mov	r4, r2
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	4b09      	ldr	r3, [pc, #36]	@ (8011a44 <__assert_func+0x2c>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	4605      	mov	r5, r0
 8011a24:	68d8      	ldr	r0, [r3, #12]
 8011a26:	b14c      	cbz	r4, 8011a3c <__assert_func+0x24>
 8011a28:	4b07      	ldr	r3, [pc, #28]	@ (8011a48 <__assert_func+0x30>)
 8011a2a:	9100      	str	r1, [sp, #0]
 8011a2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011a30:	4906      	ldr	r1, [pc, #24]	@ (8011a4c <__assert_func+0x34>)
 8011a32:	462b      	mov	r3, r5
 8011a34:	f000 f8b2 	bl	8011b9c <fiprintf>
 8011a38:	f000 fc17 	bl	801226a <abort>
 8011a3c:	4b04      	ldr	r3, [pc, #16]	@ (8011a50 <__assert_func+0x38>)
 8011a3e:	461c      	mov	r4, r3
 8011a40:	e7f3      	b.n	8011a2a <__assert_func+0x12>
 8011a42:	bf00      	nop
 8011a44:	2000005c 	.word	0x2000005c
 8011a48:	08014ac3 	.word	0x08014ac3
 8011a4c:	08014ad0 	.word	0x08014ad0
 8011a50:	08014afe 	.word	0x08014afe

08011a54 <std>:
 8011a54:	2300      	movs	r3, #0
 8011a56:	b510      	push	{r4, lr}
 8011a58:	4604      	mov	r4, r0
 8011a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8011a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011a62:	6083      	str	r3, [r0, #8]
 8011a64:	8181      	strh	r1, [r0, #12]
 8011a66:	6643      	str	r3, [r0, #100]	@ 0x64
 8011a68:	81c2      	strh	r2, [r0, #14]
 8011a6a:	6183      	str	r3, [r0, #24]
 8011a6c:	4619      	mov	r1, r3
 8011a6e:	2208      	movs	r2, #8
 8011a70:	305c      	adds	r0, #92	@ 0x5c
 8011a72:	f000 fa8d 	bl	8011f90 <memset>
 8011a76:	4b0d      	ldr	r3, [pc, #52]	@ (8011aac <std+0x58>)
 8011a78:	6263      	str	r3, [r4, #36]	@ 0x24
 8011a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8011ab0 <std+0x5c>)
 8011a7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8011ab4 <std+0x60>)
 8011a80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011a82:	4b0d      	ldr	r3, [pc, #52]	@ (8011ab8 <std+0x64>)
 8011a84:	6323      	str	r3, [r4, #48]	@ 0x30
 8011a86:	4b0d      	ldr	r3, [pc, #52]	@ (8011abc <std+0x68>)
 8011a88:	6224      	str	r4, [r4, #32]
 8011a8a:	429c      	cmp	r4, r3
 8011a8c:	d006      	beq.n	8011a9c <std+0x48>
 8011a8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011a92:	4294      	cmp	r4, r2
 8011a94:	d002      	beq.n	8011a9c <std+0x48>
 8011a96:	33d0      	adds	r3, #208	@ 0xd0
 8011a98:	429c      	cmp	r4, r3
 8011a9a:	d105      	bne.n	8011aa8 <std+0x54>
 8011a9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011aa4:	f000 bbd0 	b.w	8012248 <__retarget_lock_init_recursive>
 8011aa8:	bd10      	pop	{r4, pc}
 8011aaa:	bf00      	nop
 8011aac:	08011d8d 	.word	0x08011d8d
 8011ab0:	08011daf 	.word	0x08011daf
 8011ab4:	08011de7 	.word	0x08011de7
 8011ab8:	08011e0b 	.word	0x08011e0b
 8011abc:	20006078 	.word	0x20006078

08011ac0 <stdio_exit_handler>:
 8011ac0:	4a02      	ldr	r2, [pc, #8]	@ (8011acc <stdio_exit_handler+0xc>)
 8011ac2:	4903      	ldr	r1, [pc, #12]	@ (8011ad0 <stdio_exit_handler+0x10>)
 8011ac4:	4803      	ldr	r0, [pc, #12]	@ (8011ad4 <stdio_exit_handler+0x14>)
 8011ac6:	f000 b87b 	b.w	8011bc0 <_fwalk_sglue>
 8011aca:	bf00      	nop
 8011acc:	20000050 	.word	0x20000050
 8011ad0:	08012dcd 	.word	0x08012dcd
 8011ad4:	20000060 	.word	0x20000060

08011ad8 <cleanup_stdio>:
 8011ad8:	6841      	ldr	r1, [r0, #4]
 8011ada:	4b0c      	ldr	r3, [pc, #48]	@ (8011b0c <cleanup_stdio+0x34>)
 8011adc:	4299      	cmp	r1, r3
 8011ade:	b510      	push	{r4, lr}
 8011ae0:	4604      	mov	r4, r0
 8011ae2:	d001      	beq.n	8011ae8 <cleanup_stdio+0x10>
 8011ae4:	f001 f972 	bl	8012dcc <_fflush_r>
 8011ae8:	68a1      	ldr	r1, [r4, #8]
 8011aea:	4b09      	ldr	r3, [pc, #36]	@ (8011b10 <cleanup_stdio+0x38>)
 8011aec:	4299      	cmp	r1, r3
 8011aee:	d002      	beq.n	8011af6 <cleanup_stdio+0x1e>
 8011af0:	4620      	mov	r0, r4
 8011af2:	f001 f96b 	bl	8012dcc <_fflush_r>
 8011af6:	68e1      	ldr	r1, [r4, #12]
 8011af8:	4b06      	ldr	r3, [pc, #24]	@ (8011b14 <cleanup_stdio+0x3c>)
 8011afa:	4299      	cmp	r1, r3
 8011afc:	d004      	beq.n	8011b08 <cleanup_stdio+0x30>
 8011afe:	4620      	mov	r0, r4
 8011b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b04:	f001 b962 	b.w	8012dcc <_fflush_r>
 8011b08:	bd10      	pop	{r4, pc}
 8011b0a:	bf00      	nop
 8011b0c:	20006078 	.word	0x20006078
 8011b10:	200060e0 	.word	0x200060e0
 8011b14:	20006148 	.word	0x20006148

08011b18 <global_stdio_init.part.0>:
 8011b18:	b510      	push	{r4, lr}
 8011b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8011b48 <global_stdio_init.part.0+0x30>)
 8011b1c:	4c0b      	ldr	r4, [pc, #44]	@ (8011b4c <global_stdio_init.part.0+0x34>)
 8011b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8011b50 <global_stdio_init.part.0+0x38>)
 8011b20:	601a      	str	r2, [r3, #0]
 8011b22:	4620      	mov	r0, r4
 8011b24:	2200      	movs	r2, #0
 8011b26:	2104      	movs	r1, #4
 8011b28:	f7ff ff94 	bl	8011a54 <std>
 8011b2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011b30:	2201      	movs	r2, #1
 8011b32:	2109      	movs	r1, #9
 8011b34:	f7ff ff8e 	bl	8011a54 <std>
 8011b38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011b3c:	2202      	movs	r2, #2
 8011b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b42:	2112      	movs	r1, #18
 8011b44:	f7ff bf86 	b.w	8011a54 <std>
 8011b48:	200061b0 	.word	0x200061b0
 8011b4c:	20006078 	.word	0x20006078
 8011b50:	08011ac1 	.word	0x08011ac1

08011b54 <__sfp_lock_acquire>:
 8011b54:	4801      	ldr	r0, [pc, #4]	@ (8011b5c <__sfp_lock_acquire+0x8>)
 8011b56:	f000 bb78 	b.w	801224a <__retarget_lock_acquire_recursive>
 8011b5a:	bf00      	nop
 8011b5c:	200061b9 	.word	0x200061b9

08011b60 <__sfp_lock_release>:
 8011b60:	4801      	ldr	r0, [pc, #4]	@ (8011b68 <__sfp_lock_release+0x8>)
 8011b62:	f000 bb73 	b.w	801224c <__retarget_lock_release_recursive>
 8011b66:	bf00      	nop
 8011b68:	200061b9 	.word	0x200061b9

08011b6c <__sinit>:
 8011b6c:	b510      	push	{r4, lr}
 8011b6e:	4604      	mov	r4, r0
 8011b70:	f7ff fff0 	bl	8011b54 <__sfp_lock_acquire>
 8011b74:	6a23      	ldr	r3, [r4, #32]
 8011b76:	b11b      	cbz	r3, 8011b80 <__sinit+0x14>
 8011b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b7c:	f7ff bff0 	b.w	8011b60 <__sfp_lock_release>
 8011b80:	4b04      	ldr	r3, [pc, #16]	@ (8011b94 <__sinit+0x28>)
 8011b82:	6223      	str	r3, [r4, #32]
 8011b84:	4b04      	ldr	r3, [pc, #16]	@ (8011b98 <__sinit+0x2c>)
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d1f5      	bne.n	8011b78 <__sinit+0xc>
 8011b8c:	f7ff ffc4 	bl	8011b18 <global_stdio_init.part.0>
 8011b90:	e7f2      	b.n	8011b78 <__sinit+0xc>
 8011b92:	bf00      	nop
 8011b94:	08011ad9 	.word	0x08011ad9
 8011b98:	200061b0 	.word	0x200061b0

08011b9c <fiprintf>:
 8011b9c:	b40e      	push	{r1, r2, r3}
 8011b9e:	b503      	push	{r0, r1, lr}
 8011ba0:	4601      	mov	r1, r0
 8011ba2:	ab03      	add	r3, sp, #12
 8011ba4:	4805      	ldr	r0, [pc, #20]	@ (8011bbc <fiprintf+0x20>)
 8011ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011baa:	6800      	ldr	r0, [r0, #0]
 8011bac:	9301      	str	r3, [sp, #4]
 8011bae:	f000 fde5 	bl	801277c <_vfiprintf_r>
 8011bb2:	b002      	add	sp, #8
 8011bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011bb8:	b003      	add	sp, #12
 8011bba:	4770      	bx	lr
 8011bbc:	2000005c 	.word	0x2000005c

08011bc0 <_fwalk_sglue>:
 8011bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011bc4:	4607      	mov	r7, r0
 8011bc6:	4688      	mov	r8, r1
 8011bc8:	4614      	mov	r4, r2
 8011bca:	2600      	movs	r6, #0
 8011bcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011bd0:	f1b9 0901 	subs.w	r9, r9, #1
 8011bd4:	d505      	bpl.n	8011be2 <_fwalk_sglue+0x22>
 8011bd6:	6824      	ldr	r4, [r4, #0]
 8011bd8:	2c00      	cmp	r4, #0
 8011bda:	d1f7      	bne.n	8011bcc <_fwalk_sglue+0xc>
 8011bdc:	4630      	mov	r0, r6
 8011bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011be2:	89ab      	ldrh	r3, [r5, #12]
 8011be4:	2b01      	cmp	r3, #1
 8011be6:	d907      	bls.n	8011bf8 <_fwalk_sglue+0x38>
 8011be8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011bec:	3301      	adds	r3, #1
 8011bee:	d003      	beq.n	8011bf8 <_fwalk_sglue+0x38>
 8011bf0:	4629      	mov	r1, r5
 8011bf2:	4638      	mov	r0, r7
 8011bf4:	47c0      	blx	r8
 8011bf6:	4306      	orrs	r6, r0
 8011bf8:	3568      	adds	r5, #104	@ 0x68
 8011bfa:	e7e9      	b.n	8011bd0 <_fwalk_sglue+0x10>

08011bfc <iprintf>:
 8011bfc:	b40f      	push	{r0, r1, r2, r3}
 8011bfe:	b507      	push	{r0, r1, r2, lr}
 8011c00:	4906      	ldr	r1, [pc, #24]	@ (8011c1c <iprintf+0x20>)
 8011c02:	ab04      	add	r3, sp, #16
 8011c04:	6808      	ldr	r0, [r1, #0]
 8011c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c0a:	6881      	ldr	r1, [r0, #8]
 8011c0c:	9301      	str	r3, [sp, #4]
 8011c0e:	f000 fdb5 	bl	801277c <_vfiprintf_r>
 8011c12:	b003      	add	sp, #12
 8011c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c18:	b004      	add	sp, #16
 8011c1a:	4770      	bx	lr
 8011c1c:	2000005c 	.word	0x2000005c

08011c20 <_puts_r>:
 8011c20:	6a03      	ldr	r3, [r0, #32]
 8011c22:	b570      	push	{r4, r5, r6, lr}
 8011c24:	6884      	ldr	r4, [r0, #8]
 8011c26:	4605      	mov	r5, r0
 8011c28:	460e      	mov	r6, r1
 8011c2a:	b90b      	cbnz	r3, 8011c30 <_puts_r+0x10>
 8011c2c:	f7ff ff9e 	bl	8011b6c <__sinit>
 8011c30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c32:	07db      	lsls	r3, r3, #31
 8011c34:	d405      	bmi.n	8011c42 <_puts_r+0x22>
 8011c36:	89a3      	ldrh	r3, [r4, #12]
 8011c38:	0598      	lsls	r0, r3, #22
 8011c3a:	d402      	bmi.n	8011c42 <_puts_r+0x22>
 8011c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c3e:	f000 fb04 	bl	801224a <__retarget_lock_acquire_recursive>
 8011c42:	89a3      	ldrh	r3, [r4, #12]
 8011c44:	0719      	lsls	r1, r3, #28
 8011c46:	d502      	bpl.n	8011c4e <_puts_r+0x2e>
 8011c48:	6923      	ldr	r3, [r4, #16]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d135      	bne.n	8011cba <_puts_r+0x9a>
 8011c4e:	4621      	mov	r1, r4
 8011c50:	4628      	mov	r0, r5
 8011c52:	f000 f91d 	bl	8011e90 <__swsetup_r>
 8011c56:	b380      	cbz	r0, 8011cba <_puts_r+0x9a>
 8011c58:	f04f 35ff 	mov.w	r5, #4294967295
 8011c5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c5e:	07da      	lsls	r2, r3, #31
 8011c60:	d405      	bmi.n	8011c6e <_puts_r+0x4e>
 8011c62:	89a3      	ldrh	r3, [r4, #12]
 8011c64:	059b      	lsls	r3, r3, #22
 8011c66:	d402      	bmi.n	8011c6e <_puts_r+0x4e>
 8011c68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c6a:	f000 faef 	bl	801224c <__retarget_lock_release_recursive>
 8011c6e:	4628      	mov	r0, r5
 8011c70:	bd70      	pop	{r4, r5, r6, pc}
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	da04      	bge.n	8011c80 <_puts_r+0x60>
 8011c76:	69a2      	ldr	r2, [r4, #24]
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	dc17      	bgt.n	8011cac <_puts_r+0x8c>
 8011c7c:	290a      	cmp	r1, #10
 8011c7e:	d015      	beq.n	8011cac <_puts_r+0x8c>
 8011c80:	6823      	ldr	r3, [r4, #0]
 8011c82:	1c5a      	adds	r2, r3, #1
 8011c84:	6022      	str	r2, [r4, #0]
 8011c86:	7019      	strb	r1, [r3, #0]
 8011c88:	68a3      	ldr	r3, [r4, #8]
 8011c8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011c8e:	3b01      	subs	r3, #1
 8011c90:	60a3      	str	r3, [r4, #8]
 8011c92:	2900      	cmp	r1, #0
 8011c94:	d1ed      	bne.n	8011c72 <_puts_r+0x52>
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	da11      	bge.n	8011cbe <_puts_r+0x9e>
 8011c9a:	4622      	mov	r2, r4
 8011c9c:	210a      	movs	r1, #10
 8011c9e:	4628      	mov	r0, r5
 8011ca0:	f000 f8b7 	bl	8011e12 <__swbuf_r>
 8011ca4:	3001      	adds	r0, #1
 8011ca6:	d0d7      	beq.n	8011c58 <_puts_r+0x38>
 8011ca8:	250a      	movs	r5, #10
 8011caa:	e7d7      	b.n	8011c5c <_puts_r+0x3c>
 8011cac:	4622      	mov	r2, r4
 8011cae:	4628      	mov	r0, r5
 8011cb0:	f000 f8af 	bl	8011e12 <__swbuf_r>
 8011cb4:	3001      	adds	r0, #1
 8011cb6:	d1e7      	bne.n	8011c88 <_puts_r+0x68>
 8011cb8:	e7ce      	b.n	8011c58 <_puts_r+0x38>
 8011cba:	3e01      	subs	r6, #1
 8011cbc:	e7e4      	b.n	8011c88 <_puts_r+0x68>
 8011cbe:	6823      	ldr	r3, [r4, #0]
 8011cc0:	1c5a      	adds	r2, r3, #1
 8011cc2:	6022      	str	r2, [r4, #0]
 8011cc4:	220a      	movs	r2, #10
 8011cc6:	701a      	strb	r2, [r3, #0]
 8011cc8:	e7ee      	b.n	8011ca8 <_puts_r+0x88>
	...

08011ccc <puts>:
 8011ccc:	4b02      	ldr	r3, [pc, #8]	@ (8011cd8 <puts+0xc>)
 8011cce:	4601      	mov	r1, r0
 8011cd0:	6818      	ldr	r0, [r3, #0]
 8011cd2:	f7ff bfa5 	b.w	8011c20 <_puts_r>
 8011cd6:	bf00      	nop
 8011cd8:	2000005c 	.word	0x2000005c

08011cdc <sniprintf>:
 8011cdc:	b40c      	push	{r2, r3}
 8011cde:	b530      	push	{r4, r5, lr}
 8011ce0:	4b18      	ldr	r3, [pc, #96]	@ (8011d44 <sniprintf+0x68>)
 8011ce2:	1e0c      	subs	r4, r1, #0
 8011ce4:	681d      	ldr	r5, [r3, #0]
 8011ce6:	b09d      	sub	sp, #116	@ 0x74
 8011ce8:	da08      	bge.n	8011cfc <sniprintf+0x20>
 8011cea:	238b      	movs	r3, #139	@ 0x8b
 8011cec:	602b      	str	r3, [r5, #0]
 8011cee:	f04f 30ff 	mov.w	r0, #4294967295
 8011cf2:	b01d      	add	sp, #116	@ 0x74
 8011cf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011cf8:	b002      	add	sp, #8
 8011cfa:	4770      	bx	lr
 8011cfc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011d00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011d04:	f04f 0300 	mov.w	r3, #0
 8011d08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011d0a:	bf14      	ite	ne
 8011d0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011d10:	4623      	moveq	r3, r4
 8011d12:	9304      	str	r3, [sp, #16]
 8011d14:	9307      	str	r3, [sp, #28]
 8011d16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011d1a:	9002      	str	r0, [sp, #8]
 8011d1c:	9006      	str	r0, [sp, #24]
 8011d1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011d22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011d24:	ab21      	add	r3, sp, #132	@ 0x84
 8011d26:	a902      	add	r1, sp, #8
 8011d28:	4628      	mov	r0, r5
 8011d2a:	9301      	str	r3, [sp, #4]
 8011d2c:	f000 fc00 	bl	8012530 <_svfiprintf_r>
 8011d30:	1c43      	adds	r3, r0, #1
 8011d32:	bfbc      	itt	lt
 8011d34:	238b      	movlt	r3, #139	@ 0x8b
 8011d36:	602b      	strlt	r3, [r5, #0]
 8011d38:	2c00      	cmp	r4, #0
 8011d3a:	d0da      	beq.n	8011cf2 <sniprintf+0x16>
 8011d3c:	9b02      	ldr	r3, [sp, #8]
 8011d3e:	2200      	movs	r2, #0
 8011d40:	701a      	strb	r2, [r3, #0]
 8011d42:	e7d6      	b.n	8011cf2 <sniprintf+0x16>
 8011d44:	2000005c 	.word	0x2000005c

08011d48 <siprintf>:
 8011d48:	b40e      	push	{r1, r2, r3}
 8011d4a:	b510      	push	{r4, lr}
 8011d4c:	b09d      	sub	sp, #116	@ 0x74
 8011d4e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011d50:	9002      	str	r0, [sp, #8]
 8011d52:	9006      	str	r0, [sp, #24]
 8011d54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011d58:	480a      	ldr	r0, [pc, #40]	@ (8011d84 <siprintf+0x3c>)
 8011d5a:	9107      	str	r1, [sp, #28]
 8011d5c:	9104      	str	r1, [sp, #16]
 8011d5e:	490a      	ldr	r1, [pc, #40]	@ (8011d88 <siprintf+0x40>)
 8011d60:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d64:	9105      	str	r1, [sp, #20]
 8011d66:	2400      	movs	r4, #0
 8011d68:	a902      	add	r1, sp, #8
 8011d6a:	6800      	ldr	r0, [r0, #0]
 8011d6c:	9301      	str	r3, [sp, #4]
 8011d6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011d70:	f000 fbde 	bl	8012530 <_svfiprintf_r>
 8011d74:	9b02      	ldr	r3, [sp, #8]
 8011d76:	701c      	strb	r4, [r3, #0]
 8011d78:	b01d      	add	sp, #116	@ 0x74
 8011d7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d7e:	b003      	add	sp, #12
 8011d80:	4770      	bx	lr
 8011d82:	bf00      	nop
 8011d84:	2000005c 	.word	0x2000005c
 8011d88:	ffff0208 	.word	0xffff0208

08011d8c <__sread>:
 8011d8c:	b510      	push	{r4, lr}
 8011d8e:	460c      	mov	r4, r1
 8011d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d94:	f000 fa0a 	bl	80121ac <_read_r>
 8011d98:	2800      	cmp	r0, #0
 8011d9a:	bfab      	itete	ge
 8011d9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8011da0:	181b      	addge	r3, r3, r0
 8011da2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011da6:	bfac      	ite	ge
 8011da8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011daa:	81a3      	strhlt	r3, [r4, #12]
 8011dac:	bd10      	pop	{r4, pc}

08011dae <__swrite>:
 8011dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011db2:	461f      	mov	r7, r3
 8011db4:	898b      	ldrh	r3, [r1, #12]
 8011db6:	05db      	lsls	r3, r3, #23
 8011db8:	4605      	mov	r5, r0
 8011dba:	460c      	mov	r4, r1
 8011dbc:	4616      	mov	r6, r2
 8011dbe:	d505      	bpl.n	8011dcc <__swrite+0x1e>
 8011dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dc4:	2302      	movs	r3, #2
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	f000 f9de 	bl	8012188 <_lseek_r>
 8011dcc:	89a3      	ldrh	r3, [r4, #12]
 8011dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011dd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011dd6:	81a3      	strh	r3, [r4, #12]
 8011dd8:	4632      	mov	r2, r6
 8011dda:	463b      	mov	r3, r7
 8011ddc:	4628      	mov	r0, r5
 8011dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011de2:	f000 b9f5 	b.w	80121d0 <_write_r>

08011de6 <__sseek>:
 8011de6:	b510      	push	{r4, lr}
 8011de8:	460c      	mov	r4, r1
 8011dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dee:	f000 f9cb 	bl	8012188 <_lseek_r>
 8011df2:	1c43      	adds	r3, r0, #1
 8011df4:	89a3      	ldrh	r3, [r4, #12]
 8011df6:	bf15      	itete	ne
 8011df8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011dfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011dfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011e02:	81a3      	strheq	r3, [r4, #12]
 8011e04:	bf18      	it	ne
 8011e06:	81a3      	strhne	r3, [r4, #12]
 8011e08:	bd10      	pop	{r4, pc}

08011e0a <__sclose>:
 8011e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e0e:	f000 b94d 	b.w	80120ac <_close_r>

08011e12 <__swbuf_r>:
 8011e12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e14:	460e      	mov	r6, r1
 8011e16:	4614      	mov	r4, r2
 8011e18:	4605      	mov	r5, r0
 8011e1a:	b118      	cbz	r0, 8011e24 <__swbuf_r+0x12>
 8011e1c:	6a03      	ldr	r3, [r0, #32]
 8011e1e:	b90b      	cbnz	r3, 8011e24 <__swbuf_r+0x12>
 8011e20:	f7ff fea4 	bl	8011b6c <__sinit>
 8011e24:	69a3      	ldr	r3, [r4, #24]
 8011e26:	60a3      	str	r3, [r4, #8]
 8011e28:	89a3      	ldrh	r3, [r4, #12]
 8011e2a:	071a      	lsls	r2, r3, #28
 8011e2c:	d501      	bpl.n	8011e32 <__swbuf_r+0x20>
 8011e2e:	6923      	ldr	r3, [r4, #16]
 8011e30:	b943      	cbnz	r3, 8011e44 <__swbuf_r+0x32>
 8011e32:	4621      	mov	r1, r4
 8011e34:	4628      	mov	r0, r5
 8011e36:	f000 f82b 	bl	8011e90 <__swsetup_r>
 8011e3a:	b118      	cbz	r0, 8011e44 <__swbuf_r+0x32>
 8011e3c:	f04f 37ff 	mov.w	r7, #4294967295
 8011e40:	4638      	mov	r0, r7
 8011e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e44:	6823      	ldr	r3, [r4, #0]
 8011e46:	6922      	ldr	r2, [r4, #16]
 8011e48:	1a98      	subs	r0, r3, r2
 8011e4a:	6963      	ldr	r3, [r4, #20]
 8011e4c:	b2f6      	uxtb	r6, r6
 8011e4e:	4283      	cmp	r3, r0
 8011e50:	4637      	mov	r7, r6
 8011e52:	dc05      	bgt.n	8011e60 <__swbuf_r+0x4e>
 8011e54:	4621      	mov	r1, r4
 8011e56:	4628      	mov	r0, r5
 8011e58:	f000 ffb8 	bl	8012dcc <_fflush_r>
 8011e5c:	2800      	cmp	r0, #0
 8011e5e:	d1ed      	bne.n	8011e3c <__swbuf_r+0x2a>
 8011e60:	68a3      	ldr	r3, [r4, #8]
 8011e62:	3b01      	subs	r3, #1
 8011e64:	60a3      	str	r3, [r4, #8]
 8011e66:	6823      	ldr	r3, [r4, #0]
 8011e68:	1c5a      	adds	r2, r3, #1
 8011e6a:	6022      	str	r2, [r4, #0]
 8011e6c:	701e      	strb	r6, [r3, #0]
 8011e6e:	6962      	ldr	r2, [r4, #20]
 8011e70:	1c43      	adds	r3, r0, #1
 8011e72:	429a      	cmp	r2, r3
 8011e74:	d004      	beq.n	8011e80 <__swbuf_r+0x6e>
 8011e76:	89a3      	ldrh	r3, [r4, #12]
 8011e78:	07db      	lsls	r3, r3, #31
 8011e7a:	d5e1      	bpl.n	8011e40 <__swbuf_r+0x2e>
 8011e7c:	2e0a      	cmp	r6, #10
 8011e7e:	d1df      	bne.n	8011e40 <__swbuf_r+0x2e>
 8011e80:	4621      	mov	r1, r4
 8011e82:	4628      	mov	r0, r5
 8011e84:	f000 ffa2 	bl	8012dcc <_fflush_r>
 8011e88:	2800      	cmp	r0, #0
 8011e8a:	d0d9      	beq.n	8011e40 <__swbuf_r+0x2e>
 8011e8c:	e7d6      	b.n	8011e3c <__swbuf_r+0x2a>
	...

08011e90 <__swsetup_r>:
 8011e90:	b538      	push	{r3, r4, r5, lr}
 8011e92:	4b29      	ldr	r3, [pc, #164]	@ (8011f38 <__swsetup_r+0xa8>)
 8011e94:	4605      	mov	r5, r0
 8011e96:	6818      	ldr	r0, [r3, #0]
 8011e98:	460c      	mov	r4, r1
 8011e9a:	b118      	cbz	r0, 8011ea4 <__swsetup_r+0x14>
 8011e9c:	6a03      	ldr	r3, [r0, #32]
 8011e9e:	b90b      	cbnz	r3, 8011ea4 <__swsetup_r+0x14>
 8011ea0:	f7ff fe64 	bl	8011b6c <__sinit>
 8011ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ea8:	0719      	lsls	r1, r3, #28
 8011eaa:	d422      	bmi.n	8011ef2 <__swsetup_r+0x62>
 8011eac:	06da      	lsls	r2, r3, #27
 8011eae:	d407      	bmi.n	8011ec0 <__swsetup_r+0x30>
 8011eb0:	2209      	movs	r2, #9
 8011eb2:	602a      	str	r2, [r5, #0]
 8011eb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011eb8:	81a3      	strh	r3, [r4, #12]
 8011eba:	f04f 30ff 	mov.w	r0, #4294967295
 8011ebe:	e033      	b.n	8011f28 <__swsetup_r+0x98>
 8011ec0:	0758      	lsls	r0, r3, #29
 8011ec2:	d512      	bpl.n	8011eea <__swsetup_r+0x5a>
 8011ec4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ec6:	b141      	cbz	r1, 8011eda <__swsetup_r+0x4a>
 8011ec8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ecc:	4299      	cmp	r1, r3
 8011ece:	d002      	beq.n	8011ed6 <__swsetup_r+0x46>
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	f000 f9d1 	bl	8012278 <_free_r>
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	6363      	str	r3, [r4, #52]	@ 0x34
 8011eda:	89a3      	ldrh	r3, [r4, #12]
 8011edc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011ee0:	81a3      	strh	r3, [r4, #12]
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	6063      	str	r3, [r4, #4]
 8011ee6:	6923      	ldr	r3, [r4, #16]
 8011ee8:	6023      	str	r3, [r4, #0]
 8011eea:	89a3      	ldrh	r3, [r4, #12]
 8011eec:	f043 0308 	orr.w	r3, r3, #8
 8011ef0:	81a3      	strh	r3, [r4, #12]
 8011ef2:	6923      	ldr	r3, [r4, #16]
 8011ef4:	b94b      	cbnz	r3, 8011f0a <__swsetup_r+0x7a>
 8011ef6:	89a3      	ldrh	r3, [r4, #12]
 8011ef8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011f00:	d003      	beq.n	8011f0a <__swsetup_r+0x7a>
 8011f02:	4621      	mov	r1, r4
 8011f04:	4628      	mov	r0, r5
 8011f06:	f000 ffaf 	bl	8012e68 <__smakebuf_r>
 8011f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f0e:	f013 0201 	ands.w	r2, r3, #1
 8011f12:	d00a      	beq.n	8011f2a <__swsetup_r+0x9a>
 8011f14:	2200      	movs	r2, #0
 8011f16:	60a2      	str	r2, [r4, #8]
 8011f18:	6962      	ldr	r2, [r4, #20]
 8011f1a:	4252      	negs	r2, r2
 8011f1c:	61a2      	str	r2, [r4, #24]
 8011f1e:	6922      	ldr	r2, [r4, #16]
 8011f20:	b942      	cbnz	r2, 8011f34 <__swsetup_r+0xa4>
 8011f22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011f26:	d1c5      	bne.n	8011eb4 <__swsetup_r+0x24>
 8011f28:	bd38      	pop	{r3, r4, r5, pc}
 8011f2a:	0799      	lsls	r1, r3, #30
 8011f2c:	bf58      	it	pl
 8011f2e:	6962      	ldrpl	r2, [r4, #20]
 8011f30:	60a2      	str	r2, [r4, #8]
 8011f32:	e7f4      	b.n	8011f1e <__swsetup_r+0x8e>
 8011f34:	2000      	movs	r0, #0
 8011f36:	e7f7      	b.n	8011f28 <__swsetup_r+0x98>
 8011f38:	2000005c 	.word	0x2000005c

08011f3c <memcmp>:
 8011f3c:	b510      	push	{r4, lr}
 8011f3e:	3901      	subs	r1, #1
 8011f40:	4402      	add	r2, r0
 8011f42:	4290      	cmp	r0, r2
 8011f44:	d101      	bne.n	8011f4a <memcmp+0xe>
 8011f46:	2000      	movs	r0, #0
 8011f48:	e005      	b.n	8011f56 <memcmp+0x1a>
 8011f4a:	7803      	ldrb	r3, [r0, #0]
 8011f4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011f50:	42a3      	cmp	r3, r4
 8011f52:	d001      	beq.n	8011f58 <memcmp+0x1c>
 8011f54:	1b18      	subs	r0, r3, r4
 8011f56:	bd10      	pop	{r4, pc}
 8011f58:	3001      	adds	r0, #1
 8011f5a:	e7f2      	b.n	8011f42 <memcmp+0x6>

08011f5c <memmove>:
 8011f5c:	4288      	cmp	r0, r1
 8011f5e:	b510      	push	{r4, lr}
 8011f60:	eb01 0402 	add.w	r4, r1, r2
 8011f64:	d902      	bls.n	8011f6c <memmove+0x10>
 8011f66:	4284      	cmp	r4, r0
 8011f68:	4623      	mov	r3, r4
 8011f6a:	d807      	bhi.n	8011f7c <memmove+0x20>
 8011f6c:	1e43      	subs	r3, r0, #1
 8011f6e:	42a1      	cmp	r1, r4
 8011f70:	d008      	beq.n	8011f84 <memmove+0x28>
 8011f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011f7a:	e7f8      	b.n	8011f6e <memmove+0x12>
 8011f7c:	4402      	add	r2, r0
 8011f7e:	4601      	mov	r1, r0
 8011f80:	428a      	cmp	r2, r1
 8011f82:	d100      	bne.n	8011f86 <memmove+0x2a>
 8011f84:	bd10      	pop	{r4, pc}
 8011f86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011f8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011f8e:	e7f7      	b.n	8011f80 <memmove+0x24>

08011f90 <memset>:
 8011f90:	4402      	add	r2, r0
 8011f92:	4603      	mov	r3, r0
 8011f94:	4293      	cmp	r3, r2
 8011f96:	d100      	bne.n	8011f9a <memset+0xa>
 8011f98:	4770      	bx	lr
 8011f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8011f9e:	e7f9      	b.n	8011f94 <memset+0x4>

08011fa0 <strncpy>:
 8011fa0:	b510      	push	{r4, lr}
 8011fa2:	3901      	subs	r1, #1
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	b132      	cbz	r2, 8011fb6 <strncpy+0x16>
 8011fa8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011fac:	f803 4b01 	strb.w	r4, [r3], #1
 8011fb0:	3a01      	subs	r2, #1
 8011fb2:	2c00      	cmp	r4, #0
 8011fb4:	d1f7      	bne.n	8011fa6 <strncpy+0x6>
 8011fb6:	441a      	add	r2, r3
 8011fb8:	2100      	movs	r1, #0
 8011fba:	4293      	cmp	r3, r2
 8011fbc:	d100      	bne.n	8011fc0 <strncpy+0x20>
 8011fbe:	bd10      	pop	{r4, pc}
 8011fc0:	f803 1b01 	strb.w	r1, [r3], #1
 8011fc4:	e7f9      	b.n	8011fba <strncpy+0x1a>
	...

08011fc8 <strtok>:
 8011fc8:	4b16      	ldr	r3, [pc, #88]	@ (8012024 <strtok+0x5c>)
 8011fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fce:	681f      	ldr	r7, [r3, #0]
 8011fd0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8011fd2:	4605      	mov	r5, r0
 8011fd4:	460e      	mov	r6, r1
 8011fd6:	b9ec      	cbnz	r4, 8012014 <strtok+0x4c>
 8011fd8:	2050      	movs	r0, #80	@ 0x50
 8011fda:	f000 f997 	bl	801230c <malloc>
 8011fde:	4602      	mov	r2, r0
 8011fe0:	6478      	str	r0, [r7, #68]	@ 0x44
 8011fe2:	b920      	cbnz	r0, 8011fee <strtok+0x26>
 8011fe4:	4b10      	ldr	r3, [pc, #64]	@ (8012028 <strtok+0x60>)
 8011fe6:	4811      	ldr	r0, [pc, #68]	@ (801202c <strtok+0x64>)
 8011fe8:	215b      	movs	r1, #91	@ 0x5b
 8011fea:	f7ff fd15 	bl	8011a18 <__assert_func>
 8011fee:	e9c0 4400 	strd	r4, r4, [r0]
 8011ff2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011ff6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011ffa:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8011ffe:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8012002:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8012006:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801200a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801200e:	6184      	str	r4, [r0, #24]
 8012010:	7704      	strb	r4, [r0, #28]
 8012012:	6244      	str	r4, [r0, #36]	@ 0x24
 8012014:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012016:	4631      	mov	r1, r6
 8012018:	4628      	mov	r0, r5
 801201a:	2301      	movs	r3, #1
 801201c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012020:	f000 b806 	b.w	8012030 <__strtok_r>
 8012024:	2000005c 	.word	0x2000005c
 8012028:	08014aff 	.word	0x08014aff
 801202c:	08014b16 	.word	0x08014b16

08012030 <__strtok_r>:
 8012030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012032:	4604      	mov	r4, r0
 8012034:	b908      	cbnz	r0, 801203a <__strtok_r+0xa>
 8012036:	6814      	ldr	r4, [r2, #0]
 8012038:	b144      	cbz	r4, 801204c <__strtok_r+0x1c>
 801203a:	4620      	mov	r0, r4
 801203c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012040:	460f      	mov	r7, r1
 8012042:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012046:	b91e      	cbnz	r6, 8012050 <__strtok_r+0x20>
 8012048:	b965      	cbnz	r5, 8012064 <__strtok_r+0x34>
 801204a:	6015      	str	r5, [r2, #0]
 801204c:	2000      	movs	r0, #0
 801204e:	e005      	b.n	801205c <__strtok_r+0x2c>
 8012050:	42b5      	cmp	r5, r6
 8012052:	d1f6      	bne.n	8012042 <__strtok_r+0x12>
 8012054:	2b00      	cmp	r3, #0
 8012056:	d1f0      	bne.n	801203a <__strtok_r+0xa>
 8012058:	6014      	str	r4, [r2, #0]
 801205a:	7003      	strb	r3, [r0, #0]
 801205c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801205e:	461c      	mov	r4, r3
 8012060:	e00c      	b.n	801207c <__strtok_r+0x4c>
 8012062:	b91d      	cbnz	r5, 801206c <__strtok_r+0x3c>
 8012064:	4627      	mov	r7, r4
 8012066:	f814 3b01 	ldrb.w	r3, [r4], #1
 801206a:	460e      	mov	r6, r1
 801206c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012070:	42ab      	cmp	r3, r5
 8012072:	d1f6      	bne.n	8012062 <__strtok_r+0x32>
 8012074:	2b00      	cmp	r3, #0
 8012076:	d0f2      	beq.n	801205e <__strtok_r+0x2e>
 8012078:	2300      	movs	r3, #0
 801207a:	703b      	strb	r3, [r7, #0]
 801207c:	6014      	str	r4, [r2, #0]
 801207e:	e7ed      	b.n	801205c <__strtok_r+0x2c>

08012080 <strstr>:
 8012080:	780a      	ldrb	r2, [r1, #0]
 8012082:	b570      	push	{r4, r5, r6, lr}
 8012084:	b96a      	cbnz	r2, 80120a2 <strstr+0x22>
 8012086:	bd70      	pop	{r4, r5, r6, pc}
 8012088:	429a      	cmp	r2, r3
 801208a:	d109      	bne.n	80120a0 <strstr+0x20>
 801208c:	460c      	mov	r4, r1
 801208e:	4605      	mov	r5, r0
 8012090:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8012094:	2b00      	cmp	r3, #0
 8012096:	d0f6      	beq.n	8012086 <strstr+0x6>
 8012098:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801209c:	429e      	cmp	r6, r3
 801209e:	d0f7      	beq.n	8012090 <strstr+0x10>
 80120a0:	3001      	adds	r0, #1
 80120a2:	7803      	ldrb	r3, [r0, #0]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d1ef      	bne.n	8012088 <strstr+0x8>
 80120a8:	4618      	mov	r0, r3
 80120aa:	e7ec      	b.n	8012086 <strstr+0x6>

080120ac <_close_r>:
 80120ac:	b538      	push	{r3, r4, r5, lr}
 80120ae:	4d06      	ldr	r5, [pc, #24]	@ (80120c8 <_close_r+0x1c>)
 80120b0:	2300      	movs	r3, #0
 80120b2:	4604      	mov	r4, r0
 80120b4:	4608      	mov	r0, r1
 80120b6:	602b      	str	r3, [r5, #0]
 80120b8:	f7f0 f8e2 	bl	8002280 <_close>
 80120bc:	1c43      	adds	r3, r0, #1
 80120be:	d102      	bne.n	80120c6 <_close_r+0x1a>
 80120c0:	682b      	ldr	r3, [r5, #0]
 80120c2:	b103      	cbz	r3, 80120c6 <_close_r+0x1a>
 80120c4:	6023      	str	r3, [r4, #0]
 80120c6:	bd38      	pop	{r3, r4, r5, pc}
 80120c8:	200061b4 	.word	0x200061b4

080120cc <_reclaim_reent>:
 80120cc:	4b2d      	ldr	r3, [pc, #180]	@ (8012184 <_reclaim_reent+0xb8>)
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	4283      	cmp	r3, r0
 80120d2:	b570      	push	{r4, r5, r6, lr}
 80120d4:	4604      	mov	r4, r0
 80120d6:	d053      	beq.n	8012180 <_reclaim_reent+0xb4>
 80120d8:	69c3      	ldr	r3, [r0, #28]
 80120da:	b31b      	cbz	r3, 8012124 <_reclaim_reent+0x58>
 80120dc:	68db      	ldr	r3, [r3, #12]
 80120de:	b163      	cbz	r3, 80120fa <_reclaim_reent+0x2e>
 80120e0:	2500      	movs	r5, #0
 80120e2:	69e3      	ldr	r3, [r4, #28]
 80120e4:	68db      	ldr	r3, [r3, #12]
 80120e6:	5959      	ldr	r1, [r3, r5]
 80120e8:	b9b1      	cbnz	r1, 8012118 <_reclaim_reent+0x4c>
 80120ea:	3504      	adds	r5, #4
 80120ec:	2d80      	cmp	r5, #128	@ 0x80
 80120ee:	d1f8      	bne.n	80120e2 <_reclaim_reent+0x16>
 80120f0:	69e3      	ldr	r3, [r4, #28]
 80120f2:	4620      	mov	r0, r4
 80120f4:	68d9      	ldr	r1, [r3, #12]
 80120f6:	f000 f8bf 	bl	8012278 <_free_r>
 80120fa:	69e3      	ldr	r3, [r4, #28]
 80120fc:	6819      	ldr	r1, [r3, #0]
 80120fe:	b111      	cbz	r1, 8012106 <_reclaim_reent+0x3a>
 8012100:	4620      	mov	r0, r4
 8012102:	f000 f8b9 	bl	8012278 <_free_r>
 8012106:	69e3      	ldr	r3, [r4, #28]
 8012108:	689d      	ldr	r5, [r3, #8]
 801210a:	b15d      	cbz	r5, 8012124 <_reclaim_reent+0x58>
 801210c:	4629      	mov	r1, r5
 801210e:	4620      	mov	r0, r4
 8012110:	682d      	ldr	r5, [r5, #0]
 8012112:	f000 f8b1 	bl	8012278 <_free_r>
 8012116:	e7f8      	b.n	801210a <_reclaim_reent+0x3e>
 8012118:	680e      	ldr	r6, [r1, #0]
 801211a:	4620      	mov	r0, r4
 801211c:	f000 f8ac 	bl	8012278 <_free_r>
 8012120:	4631      	mov	r1, r6
 8012122:	e7e1      	b.n	80120e8 <_reclaim_reent+0x1c>
 8012124:	6961      	ldr	r1, [r4, #20]
 8012126:	b111      	cbz	r1, 801212e <_reclaim_reent+0x62>
 8012128:	4620      	mov	r0, r4
 801212a:	f000 f8a5 	bl	8012278 <_free_r>
 801212e:	69e1      	ldr	r1, [r4, #28]
 8012130:	b111      	cbz	r1, 8012138 <_reclaim_reent+0x6c>
 8012132:	4620      	mov	r0, r4
 8012134:	f000 f8a0 	bl	8012278 <_free_r>
 8012138:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801213a:	b111      	cbz	r1, 8012142 <_reclaim_reent+0x76>
 801213c:	4620      	mov	r0, r4
 801213e:	f000 f89b 	bl	8012278 <_free_r>
 8012142:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012144:	b111      	cbz	r1, 801214c <_reclaim_reent+0x80>
 8012146:	4620      	mov	r0, r4
 8012148:	f000 f896 	bl	8012278 <_free_r>
 801214c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801214e:	b111      	cbz	r1, 8012156 <_reclaim_reent+0x8a>
 8012150:	4620      	mov	r0, r4
 8012152:	f000 f891 	bl	8012278 <_free_r>
 8012156:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012158:	b111      	cbz	r1, 8012160 <_reclaim_reent+0x94>
 801215a:	4620      	mov	r0, r4
 801215c:	f000 f88c 	bl	8012278 <_free_r>
 8012160:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012162:	b111      	cbz	r1, 801216a <_reclaim_reent+0x9e>
 8012164:	4620      	mov	r0, r4
 8012166:	f000 f887 	bl	8012278 <_free_r>
 801216a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801216c:	b111      	cbz	r1, 8012174 <_reclaim_reent+0xa8>
 801216e:	4620      	mov	r0, r4
 8012170:	f000 f882 	bl	8012278 <_free_r>
 8012174:	6a23      	ldr	r3, [r4, #32]
 8012176:	b11b      	cbz	r3, 8012180 <_reclaim_reent+0xb4>
 8012178:	4620      	mov	r0, r4
 801217a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801217e:	4718      	bx	r3
 8012180:	bd70      	pop	{r4, r5, r6, pc}
 8012182:	bf00      	nop
 8012184:	2000005c 	.word	0x2000005c

08012188 <_lseek_r>:
 8012188:	b538      	push	{r3, r4, r5, lr}
 801218a:	4d07      	ldr	r5, [pc, #28]	@ (80121a8 <_lseek_r+0x20>)
 801218c:	4604      	mov	r4, r0
 801218e:	4608      	mov	r0, r1
 8012190:	4611      	mov	r1, r2
 8012192:	2200      	movs	r2, #0
 8012194:	602a      	str	r2, [r5, #0]
 8012196:	461a      	mov	r2, r3
 8012198:	f7f0 f899 	bl	80022ce <_lseek>
 801219c:	1c43      	adds	r3, r0, #1
 801219e:	d102      	bne.n	80121a6 <_lseek_r+0x1e>
 80121a0:	682b      	ldr	r3, [r5, #0]
 80121a2:	b103      	cbz	r3, 80121a6 <_lseek_r+0x1e>
 80121a4:	6023      	str	r3, [r4, #0]
 80121a6:	bd38      	pop	{r3, r4, r5, pc}
 80121a8:	200061b4 	.word	0x200061b4

080121ac <_read_r>:
 80121ac:	b538      	push	{r3, r4, r5, lr}
 80121ae:	4d07      	ldr	r5, [pc, #28]	@ (80121cc <_read_r+0x20>)
 80121b0:	4604      	mov	r4, r0
 80121b2:	4608      	mov	r0, r1
 80121b4:	4611      	mov	r1, r2
 80121b6:	2200      	movs	r2, #0
 80121b8:	602a      	str	r2, [r5, #0]
 80121ba:	461a      	mov	r2, r3
 80121bc:	f7f0 f843 	bl	8002246 <_read>
 80121c0:	1c43      	adds	r3, r0, #1
 80121c2:	d102      	bne.n	80121ca <_read_r+0x1e>
 80121c4:	682b      	ldr	r3, [r5, #0]
 80121c6:	b103      	cbz	r3, 80121ca <_read_r+0x1e>
 80121c8:	6023      	str	r3, [r4, #0]
 80121ca:	bd38      	pop	{r3, r4, r5, pc}
 80121cc:	200061b4 	.word	0x200061b4

080121d0 <_write_r>:
 80121d0:	b538      	push	{r3, r4, r5, lr}
 80121d2:	4d07      	ldr	r5, [pc, #28]	@ (80121f0 <_write_r+0x20>)
 80121d4:	4604      	mov	r4, r0
 80121d6:	4608      	mov	r0, r1
 80121d8:	4611      	mov	r1, r2
 80121da:	2200      	movs	r2, #0
 80121dc:	602a      	str	r2, [r5, #0]
 80121de:	461a      	mov	r2, r3
 80121e0:	f7ee ff24 	bl	800102c <_write>
 80121e4:	1c43      	adds	r3, r0, #1
 80121e6:	d102      	bne.n	80121ee <_write_r+0x1e>
 80121e8:	682b      	ldr	r3, [r5, #0]
 80121ea:	b103      	cbz	r3, 80121ee <_write_r+0x1e>
 80121ec:	6023      	str	r3, [r4, #0]
 80121ee:	bd38      	pop	{r3, r4, r5, pc}
 80121f0:	200061b4 	.word	0x200061b4

080121f4 <__errno>:
 80121f4:	4b01      	ldr	r3, [pc, #4]	@ (80121fc <__errno+0x8>)
 80121f6:	6818      	ldr	r0, [r3, #0]
 80121f8:	4770      	bx	lr
 80121fa:	bf00      	nop
 80121fc:	2000005c 	.word	0x2000005c

08012200 <__libc_init_array>:
 8012200:	b570      	push	{r4, r5, r6, lr}
 8012202:	4d0d      	ldr	r5, [pc, #52]	@ (8012238 <__libc_init_array+0x38>)
 8012204:	4c0d      	ldr	r4, [pc, #52]	@ (801223c <__libc_init_array+0x3c>)
 8012206:	1b64      	subs	r4, r4, r5
 8012208:	10a4      	asrs	r4, r4, #2
 801220a:	2600      	movs	r6, #0
 801220c:	42a6      	cmp	r6, r4
 801220e:	d109      	bne.n	8012224 <__libc_init_array+0x24>
 8012210:	4d0b      	ldr	r5, [pc, #44]	@ (8012240 <__libc_init_array+0x40>)
 8012212:	4c0c      	ldr	r4, [pc, #48]	@ (8012244 <__libc_init_array+0x44>)
 8012214:	f000 ff10 	bl	8013038 <_init>
 8012218:	1b64      	subs	r4, r4, r5
 801221a:	10a4      	asrs	r4, r4, #2
 801221c:	2600      	movs	r6, #0
 801221e:	42a6      	cmp	r6, r4
 8012220:	d105      	bne.n	801222e <__libc_init_array+0x2e>
 8012222:	bd70      	pop	{r4, r5, r6, pc}
 8012224:	f855 3b04 	ldr.w	r3, [r5], #4
 8012228:	4798      	blx	r3
 801222a:	3601      	adds	r6, #1
 801222c:	e7ee      	b.n	801220c <__libc_init_array+0xc>
 801222e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012232:	4798      	blx	r3
 8012234:	3601      	adds	r6, #1
 8012236:	e7f2      	b.n	801221e <__libc_init_array+0x1e>
 8012238:	08014bac 	.word	0x08014bac
 801223c:	08014bac 	.word	0x08014bac
 8012240:	08014bac 	.word	0x08014bac
 8012244:	08014bb0 	.word	0x08014bb0

08012248 <__retarget_lock_init_recursive>:
 8012248:	4770      	bx	lr

0801224a <__retarget_lock_acquire_recursive>:
 801224a:	4770      	bx	lr

0801224c <__retarget_lock_release_recursive>:
 801224c:	4770      	bx	lr

0801224e <memcpy>:
 801224e:	440a      	add	r2, r1
 8012250:	4291      	cmp	r1, r2
 8012252:	f100 33ff 	add.w	r3, r0, #4294967295
 8012256:	d100      	bne.n	801225a <memcpy+0xc>
 8012258:	4770      	bx	lr
 801225a:	b510      	push	{r4, lr}
 801225c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012260:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012264:	4291      	cmp	r1, r2
 8012266:	d1f9      	bne.n	801225c <memcpy+0xe>
 8012268:	bd10      	pop	{r4, pc}

0801226a <abort>:
 801226a:	b508      	push	{r3, lr}
 801226c:	2006      	movs	r0, #6
 801226e:	f000 fe5f 	bl	8012f30 <raise>
 8012272:	2001      	movs	r0, #1
 8012274:	f7ef ffdc 	bl	8002230 <_exit>

08012278 <_free_r>:
 8012278:	b538      	push	{r3, r4, r5, lr}
 801227a:	4605      	mov	r5, r0
 801227c:	2900      	cmp	r1, #0
 801227e:	d041      	beq.n	8012304 <_free_r+0x8c>
 8012280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012284:	1f0c      	subs	r4, r1, #4
 8012286:	2b00      	cmp	r3, #0
 8012288:	bfb8      	it	lt
 801228a:	18e4      	addlt	r4, r4, r3
 801228c:	f000 f8e8 	bl	8012460 <__malloc_lock>
 8012290:	4a1d      	ldr	r2, [pc, #116]	@ (8012308 <_free_r+0x90>)
 8012292:	6813      	ldr	r3, [r2, #0]
 8012294:	b933      	cbnz	r3, 80122a4 <_free_r+0x2c>
 8012296:	6063      	str	r3, [r4, #4]
 8012298:	6014      	str	r4, [r2, #0]
 801229a:	4628      	mov	r0, r5
 801229c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122a0:	f000 b8e4 	b.w	801246c <__malloc_unlock>
 80122a4:	42a3      	cmp	r3, r4
 80122a6:	d908      	bls.n	80122ba <_free_r+0x42>
 80122a8:	6820      	ldr	r0, [r4, #0]
 80122aa:	1821      	adds	r1, r4, r0
 80122ac:	428b      	cmp	r3, r1
 80122ae:	bf01      	itttt	eq
 80122b0:	6819      	ldreq	r1, [r3, #0]
 80122b2:	685b      	ldreq	r3, [r3, #4]
 80122b4:	1809      	addeq	r1, r1, r0
 80122b6:	6021      	streq	r1, [r4, #0]
 80122b8:	e7ed      	b.n	8012296 <_free_r+0x1e>
 80122ba:	461a      	mov	r2, r3
 80122bc:	685b      	ldr	r3, [r3, #4]
 80122be:	b10b      	cbz	r3, 80122c4 <_free_r+0x4c>
 80122c0:	42a3      	cmp	r3, r4
 80122c2:	d9fa      	bls.n	80122ba <_free_r+0x42>
 80122c4:	6811      	ldr	r1, [r2, #0]
 80122c6:	1850      	adds	r0, r2, r1
 80122c8:	42a0      	cmp	r0, r4
 80122ca:	d10b      	bne.n	80122e4 <_free_r+0x6c>
 80122cc:	6820      	ldr	r0, [r4, #0]
 80122ce:	4401      	add	r1, r0
 80122d0:	1850      	adds	r0, r2, r1
 80122d2:	4283      	cmp	r3, r0
 80122d4:	6011      	str	r1, [r2, #0]
 80122d6:	d1e0      	bne.n	801229a <_free_r+0x22>
 80122d8:	6818      	ldr	r0, [r3, #0]
 80122da:	685b      	ldr	r3, [r3, #4]
 80122dc:	6053      	str	r3, [r2, #4]
 80122de:	4408      	add	r0, r1
 80122e0:	6010      	str	r0, [r2, #0]
 80122e2:	e7da      	b.n	801229a <_free_r+0x22>
 80122e4:	d902      	bls.n	80122ec <_free_r+0x74>
 80122e6:	230c      	movs	r3, #12
 80122e8:	602b      	str	r3, [r5, #0]
 80122ea:	e7d6      	b.n	801229a <_free_r+0x22>
 80122ec:	6820      	ldr	r0, [r4, #0]
 80122ee:	1821      	adds	r1, r4, r0
 80122f0:	428b      	cmp	r3, r1
 80122f2:	bf04      	itt	eq
 80122f4:	6819      	ldreq	r1, [r3, #0]
 80122f6:	685b      	ldreq	r3, [r3, #4]
 80122f8:	6063      	str	r3, [r4, #4]
 80122fa:	bf04      	itt	eq
 80122fc:	1809      	addeq	r1, r1, r0
 80122fe:	6021      	streq	r1, [r4, #0]
 8012300:	6054      	str	r4, [r2, #4]
 8012302:	e7ca      	b.n	801229a <_free_r+0x22>
 8012304:	bd38      	pop	{r3, r4, r5, pc}
 8012306:	bf00      	nop
 8012308:	200061c0 	.word	0x200061c0

0801230c <malloc>:
 801230c:	4b02      	ldr	r3, [pc, #8]	@ (8012318 <malloc+0xc>)
 801230e:	4601      	mov	r1, r0
 8012310:	6818      	ldr	r0, [r3, #0]
 8012312:	f000 b825 	b.w	8012360 <_malloc_r>
 8012316:	bf00      	nop
 8012318:	2000005c 	.word	0x2000005c

0801231c <sbrk_aligned>:
 801231c:	b570      	push	{r4, r5, r6, lr}
 801231e:	4e0f      	ldr	r6, [pc, #60]	@ (801235c <sbrk_aligned+0x40>)
 8012320:	460c      	mov	r4, r1
 8012322:	6831      	ldr	r1, [r6, #0]
 8012324:	4605      	mov	r5, r0
 8012326:	b911      	cbnz	r1, 801232e <sbrk_aligned+0x12>
 8012328:	f000 fe40 	bl	8012fac <_sbrk_r>
 801232c:	6030      	str	r0, [r6, #0]
 801232e:	4621      	mov	r1, r4
 8012330:	4628      	mov	r0, r5
 8012332:	f000 fe3b 	bl	8012fac <_sbrk_r>
 8012336:	1c43      	adds	r3, r0, #1
 8012338:	d103      	bne.n	8012342 <sbrk_aligned+0x26>
 801233a:	f04f 34ff 	mov.w	r4, #4294967295
 801233e:	4620      	mov	r0, r4
 8012340:	bd70      	pop	{r4, r5, r6, pc}
 8012342:	1cc4      	adds	r4, r0, #3
 8012344:	f024 0403 	bic.w	r4, r4, #3
 8012348:	42a0      	cmp	r0, r4
 801234a:	d0f8      	beq.n	801233e <sbrk_aligned+0x22>
 801234c:	1a21      	subs	r1, r4, r0
 801234e:	4628      	mov	r0, r5
 8012350:	f000 fe2c 	bl	8012fac <_sbrk_r>
 8012354:	3001      	adds	r0, #1
 8012356:	d1f2      	bne.n	801233e <sbrk_aligned+0x22>
 8012358:	e7ef      	b.n	801233a <sbrk_aligned+0x1e>
 801235a:	bf00      	nop
 801235c:	200061bc 	.word	0x200061bc

08012360 <_malloc_r>:
 8012360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012364:	1ccd      	adds	r5, r1, #3
 8012366:	f025 0503 	bic.w	r5, r5, #3
 801236a:	3508      	adds	r5, #8
 801236c:	2d0c      	cmp	r5, #12
 801236e:	bf38      	it	cc
 8012370:	250c      	movcc	r5, #12
 8012372:	2d00      	cmp	r5, #0
 8012374:	4606      	mov	r6, r0
 8012376:	db01      	blt.n	801237c <_malloc_r+0x1c>
 8012378:	42a9      	cmp	r1, r5
 801237a:	d904      	bls.n	8012386 <_malloc_r+0x26>
 801237c:	230c      	movs	r3, #12
 801237e:	6033      	str	r3, [r6, #0]
 8012380:	2000      	movs	r0, #0
 8012382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012386:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801245c <_malloc_r+0xfc>
 801238a:	f000 f869 	bl	8012460 <__malloc_lock>
 801238e:	f8d8 3000 	ldr.w	r3, [r8]
 8012392:	461c      	mov	r4, r3
 8012394:	bb44      	cbnz	r4, 80123e8 <_malloc_r+0x88>
 8012396:	4629      	mov	r1, r5
 8012398:	4630      	mov	r0, r6
 801239a:	f7ff ffbf 	bl	801231c <sbrk_aligned>
 801239e:	1c43      	adds	r3, r0, #1
 80123a0:	4604      	mov	r4, r0
 80123a2:	d158      	bne.n	8012456 <_malloc_r+0xf6>
 80123a4:	f8d8 4000 	ldr.w	r4, [r8]
 80123a8:	4627      	mov	r7, r4
 80123aa:	2f00      	cmp	r7, #0
 80123ac:	d143      	bne.n	8012436 <_malloc_r+0xd6>
 80123ae:	2c00      	cmp	r4, #0
 80123b0:	d04b      	beq.n	801244a <_malloc_r+0xea>
 80123b2:	6823      	ldr	r3, [r4, #0]
 80123b4:	4639      	mov	r1, r7
 80123b6:	4630      	mov	r0, r6
 80123b8:	eb04 0903 	add.w	r9, r4, r3
 80123bc:	f000 fdf6 	bl	8012fac <_sbrk_r>
 80123c0:	4581      	cmp	r9, r0
 80123c2:	d142      	bne.n	801244a <_malloc_r+0xea>
 80123c4:	6821      	ldr	r1, [r4, #0]
 80123c6:	1a6d      	subs	r5, r5, r1
 80123c8:	4629      	mov	r1, r5
 80123ca:	4630      	mov	r0, r6
 80123cc:	f7ff ffa6 	bl	801231c <sbrk_aligned>
 80123d0:	3001      	adds	r0, #1
 80123d2:	d03a      	beq.n	801244a <_malloc_r+0xea>
 80123d4:	6823      	ldr	r3, [r4, #0]
 80123d6:	442b      	add	r3, r5
 80123d8:	6023      	str	r3, [r4, #0]
 80123da:	f8d8 3000 	ldr.w	r3, [r8]
 80123de:	685a      	ldr	r2, [r3, #4]
 80123e0:	bb62      	cbnz	r2, 801243c <_malloc_r+0xdc>
 80123e2:	f8c8 7000 	str.w	r7, [r8]
 80123e6:	e00f      	b.n	8012408 <_malloc_r+0xa8>
 80123e8:	6822      	ldr	r2, [r4, #0]
 80123ea:	1b52      	subs	r2, r2, r5
 80123ec:	d420      	bmi.n	8012430 <_malloc_r+0xd0>
 80123ee:	2a0b      	cmp	r2, #11
 80123f0:	d917      	bls.n	8012422 <_malloc_r+0xc2>
 80123f2:	1961      	adds	r1, r4, r5
 80123f4:	42a3      	cmp	r3, r4
 80123f6:	6025      	str	r5, [r4, #0]
 80123f8:	bf18      	it	ne
 80123fa:	6059      	strne	r1, [r3, #4]
 80123fc:	6863      	ldr	r3, [r4, #4]
 80123fe:	bf08      	it	eq
 8012400:	f8c8 1000 	streq.w	r1, [r8]
 8012404:	5162      	str	r2, [r4, r5]
 8012406:	604b      	str	r3, [r1, #4]
 8012408:	4630      	mov	r0, r6
 801240a:	f000 f82f 	bl	801246c <__malloc_unlock>
 801240e:	f104 000b 	add.w	r0, r4, #11
 8012412:	1d23      	adds	r3, r4, #4
 8012414:	f020 0007 	bic.w	r0, r0, #7
 8012418:	1ac2      	subs	r2, r0, r3
 801241a:	bf1c      	itt	ne
 801241c:	1a1b      	subne	r3, r3, r0
 801241e:	50a3      	strne	r3, [r4, r2]
 8012420:	e7af      	b.n	8012382 <_malloc_r+0x22>
 8012422:	6862      	ldr	r2, [r4, #4]
 8012424:	42a3      	cmp	r3, r4
 8012426:	bf0c      	ite	eq
 8012428:	f8c8 2000 	streq.w	r2, [r8]
 801242c:	605a      	strne	r2, [r3, #4]
 801242e:	e7eb      	b.n	8012408 <_malloc_r+0xa8>
 8012430:	4623      	mov	r3, r4
 8012432:	6864      	ldr	r4, [r4, #4]
 8012434:	e7ae      	b.n	8012394 <_malloc_r+0x34>
 8012436:	463c      	mov	r4, r7
 8012438:	687f      	ldr	r7, [r7, #4]
 801243a:	e7b6      	b.n	80123aa <_malloc_r+0x4a>
 801243c:	461a      	mov	r2, r3
 801243e:	685b      	ldr	r3, [r3, #4]
 8012440:	42a3      	cmp	r3, r4
 8012442:	d1fb      	bne.n	801243c <_malloc_r+0xdc>
 8012444:	2300      	movs	r3, #0
 8012446:	6053      	str	r3, [r2, #4]
 8012448:	e7de      	b.n	8012408 <_malloc_r+0xa8>
 801244a:	230c      	movs	r3, #12
 801244c:	6033      	str	r3, [r6, #0]
 801244e:	4630      	mov	r0, r6
 8012450:	f000 f80c 	bl	801246c <__malloc_unlock>
 8012454:	e794      	b.n	8012380 <_malloc_r+0x20>
 8012456:	6005      	str	r5, [r0, #0]
 8012458:	e7d6      	b.n	8012408 <_malloc_r+0xa8>
 801245a:	bf00      	nop
 801245c:	200061c0 	.word	0x200061c0

08012460 <__malloc_lock>:
 8012460:	4801      	ldr	r0, [pc, #4]	@ (8012468 <__malloc_lock+0x8>)
 8012462:	f7ff bef2 	b.w	801224a <__retarget_lock_acquire_recursive>
 8012466:	bf00      	nop
 8012468:	200061b8 	.word	0x200061b8

0801246c <__malloc_unlock>:
 801246c:	4801      	ldr	r0, [pc, #4]	@ (8012474 <__malloc_unlock+0x8>)
 801246e:	f7ff beed 	b.w	801224c <__retarget_lock_release_recursive>
 8012472:	bf00      	nop
 8012474:	200061b8 	.word	0x200061b8

08012478 <__ssputs_r>:
 8012478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801247c:	688e      	ldr	r6, [r1, #8]
 801247e:	461f      	mov	r7, r3
 8012480:	42be      	cmp	r6, r7
 8012482:	680b      	ldr	r3, [r1, #0]
 8012484:	4682      	mov	sl, r0
 8012486:	460c      	mov	r4, r1
 8012488:	4690      	mov	r8, r2
 801248a:	d82d      	bhi.n	80124e8 <__ssputs_r+0x70>
 801248c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012490:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012494:	d026      	beq.n	80124e4 <__ssputs_r+0x6c>
 8012496:	6965      	ldr	r5, [r4, #20]
 8012498:	6909      	ldr	r1, [r1, #16]
 801249a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801249e:	eba3 0901 	sub.w	r9, r3, r1
 80124a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80124a6:	1c7b      	adds	r3, r7, #1
 80124a8:	444b      	add	r3, r9
 80124aa:	106d      	asrs	r5, r5, #1
 80124ac:	429d      	cmp	r5, r3
 80124ae:	bf38      	it	cc
 80124b0:	461d      	movcc	r5, r3
 80124b2:	0553      	lsls	r3, r2, #21
 80124b4:	d527      	bpl.n	8012506 <__ssputs_r+0x8e>
 80124b6:	4629      	mov	r1, r5
 80124b8:	f7ff ff52 	bl	8012360 <_malloc_r>
 80124bc:	4606      	mov	r6, r0
 80124be:	b360      	cbz	r0, 801251a <__ssputs_r+0xa2>
 80124c0:	6921      	ldr	r1, [r4, #16]
 80124c2:	464a      	mov	r2, r9
 80124c4:	f7ff fec3 	bl	801224e <memcpy>
 80124c8:	89a3      	ldrh	r3, [r4, #12]
 80124ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80124ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80124d2:	81a3      	strh	r3, [r4, #12]
 80124d4:	6126      	str	r6, [r4, #16]
 80124d6:	6165      	str	r5, [r4, #20]
 80124d8:	444e      	add	r6, r9
 80124da:	eba5 0509 	sub.w	r5, r5, r9
 80124de:	6026      	str	r6, [r4, #0]
 80124e0:	60a5      	str	r5, [r4, #8]
 80124e2:	463e      	mov	r6, r7
 80124e4:	42be      	cmp	r6, r7
 80124e6:	d900      	bls.n	80124ea <__ssputs_r+0x72>
 80124e8:	463e      	mov	r6, r7
 80124ea:	6820      	ldr	r0, [r4, #0]
 80124ec:	4632      	mov	r2, r6
 80124ee:	4641      	mov	r1, r8
 80124f0:	f7ff fd34 	bl	8011f5c <memmove>
 80124f4:	68a3      	ldr	r3, [r4, #8]
 80124f6:	1b9b      	subs	r3, r3, r6
 80124f8:	60a3      	str	r3, [r4, #8]
 80124fa:	6823      	ldr	r3, [r4, #0]
 80124fc:	4433      	add	r3, r6
 80124fe:	6023      	str	r3, [r4, #0]
 8012500:	2000      	movs	r0, #0
 8012502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012506:	462a      	mov	r2, r5
 8012508:	f000 fd60 	bl	8012fcc <_realloc_r>
 801250c:	4606      	mov	r6, r0
 801250e:	2800      	cmp	r0, #0
 8012510:	d1e0      	bne.n	80124d4 <__ssputs_r+0x5c>
 8012512:	6921      	ldr	r1, [r4, #16]
 8012514:	4650      	mov	r0, sl
 8012516:	f7ff feaf 	bl	8012278 <_free_r>
 801251a:	230c      	movs	r3, #12
 801251c:	f8ca 3000 	str.w	r3, [sl]
 8012520:	89a3      	ldrh	r3, [r4, #12]
 8012522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012526:	81a3      	strh	r3, [r4, #12]
 8012528:	f04f 30ff 	mov.w	r0, #4294967295
 801252c:	e7e9      	b.n	8012502 <__ssputs_r+0x8a>
	...

08012530 <_svfiprintf_r>:
 8012530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012534:	4698      	mov	r8, r3
 8012536:	898b      	ldrh	r3, [r1, #12]
 8012538:	061b      	lsls	r3, r3, #24
 801253a:	b09d      	sub	sp, #116	@ 0x74
 801253c:	4607      	mov	r7, r0
 801253e:	460d      	mov	r5, r1
 8012540:	4614      	mov	r4, r2
 8012542:	d510      	bpl.n	8012566 <_svfiprintf_r+0x36>
 8012544:	690b      	ldr	r3, [r1, #16]
 8012546:	b973      	cbnz	r3, 8012566 <_svfiprintf_r+0x36>
 8012548:	2140      	movs	r1, #64	@ 0x40
 801254a:	f7ff ff09 	bl	8012360 <_malloc_r>
 801254e:	6028      	str	r0, [r5, #0]
 8012550:	6128      	str	r0, [r5, #16]
 8012552:	b930      	cbnz	r0, 8012562 <_svfiprintf_r+0x32>
 8012554:	230c      	movs	r3, #12
 8012556:	603b      	str	r3, [r7, #0]
 8012558:	f04f 30ff 	mov.w	r0, #4294967295
 801255c:	b01d      	add	sp, #116	@ 0x74
 801255e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012562:	2340      	movs	r3, #64	@ 0x40
 8012564:	616b      	str	r3, [r5, #20]
 8012566:	2300      	movs	r3, #0
 8012568:	9309      	str	r3, [sp, #36]	@ 0x24
 801256a:	2320      	movs	r3, #32
 801256c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012570:	f8cd 800c 	str.w	r8, [sp, #12]
 8012574:	2330      	movs	r3, #48	@ 0x30
 8012576:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012714 <_svfiprintf_r+0x1e4>
 801257a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801257e:	f04f 0901 	mov.w	r9, #1
 8012582:	4623      	mov	r3, r4
 8012584:	469a      	mov	sl, r3
 8012586:	f813 2b01 	ldrb.w	r2, [r3], #1
 801258a:	b10a      	cbz	r2, 8012590 <_svfiprintf_r+0x60>
 801258c:	2a25      	cmp	r2, #37	@ 0x25
 801258e:	d1f9      	bne.n	8012584 <_svfiprintf_r+0x54>
 8012590:	ebba 0b04 	subs.w	fp, sl, r4
 8012594:	d00b      	beq.n	80125ae <_svfiprintf_r+0x7e>
 8012596:	465b      	mov	r3, fp
 8012598:	4622      	mov	r2, r4
 801259a:	4629      	mov	r1, r5
 801259c:	4638      	mov	r0, r7
 801259e:	f7ff ff6b 	bl	8012478 <__ssputs_r>
 80125a2:	3001      	adds	r0, #1
 80125a4:	f000 80a7 	beq.w	80126f6 <_svfiprintf_r+0x1c6>
 80125a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80125aa:	445a      	add	r2, fp
 80125ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80125ae:	f89a 3000 	ldrb.w	r3, [sl]
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	f000 809f 	beq.w	80126f6 <_svfiprintf_r+0x1c6>
 80125b8:	2300      	movs	r3, #0
 80125ba:	f04f 32ff 	mov.w	r2, #4294967295
 80125be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125c2:	f10a 0a01 	add.w	sl, sl, #1
 80125c6:	9304      	str	r3, [sp, #16]
 80125c8:	9307      	str	r3, [sp, #28]
 80125ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80125ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80125d0:	4654      	mov	r4, sl
 80125d2:	2205      	movs	r2, #5
 80125d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125d8:	484e      	ldr	r0, [pc, #312]	@ (8012714 <_svfiprintf_r+0x1e4>)
 80125da:	f7ed fe01 	bl	80001e0 <memchr>
 80125de:	9a04      	ldr	r2, [sp, #16]
 80125e0:	b9d8      	cbnz	r0, 801261a <_svfiprintf_r+0xea>
 80125e2:	06d0      	lsls	r0, r2, #27
 80125e4:	bf44      	itt	mi
 80125e6:	2320      	movmi	r3, #32
 80125e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125ec:	0711      	lsls	r1, r2, #28
 80125ee:	bf44      	itt	mi
 80125f0:	232b      	movmi	r3, #43	@ 0x2b
 80125f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125f6:	f89a 3000 	ldrb.w	r3, [sl]
 80125fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80125fc:	d015      	beq.n	801262a <_svfiprintf_r+0xfa>
 80125fe:	9a07      	ldr	r2, [sp, #28]
 8012600:	4654      	mov	r4, sl
 8012602:	2000      	movs	r0, #0
 8012604:	f04f 0c0a 	mov.w	ip, #10
 8012608:	4621      	mov	r1, r4
 801260a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801260e:	3b30      	subs	r3, #48	@ 0x30
 8012610:	2b09      	cmp	r3, #9
 8012612:	d94b      	bls.n	80126ac <_svfiprintf_r+0x17c>
 8012614:	b1b0      	cbz	r0, 8012644 <_svfiprintf_r+0x114>
 8012616:	9207      	str	r2, [sp, #28]
 8012618:	e014      	b.n	8012644 <_svfiprintf_r+0x114>
 801261a:	eba0 0308 	sub.w	r3, r0, r8
 801261e:	fa09 f303 	lsl.w	r3, r9, r3
 8012622:	4313      	orrs	r3, r2
 8012624:	9304      	str	r3, [sp, #16]
 8012626:	46a2      	mov	sl, r4
 8012628:	e7d2      	b.n	80125d0 <_svfiprintf_r+0xa0>
 801262a:	9b03      	ldr	r3, [sp, #12]
 801262c:	1d19      	adds	r1, r3, #4
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	9103      	str	r1, [sp, #12]
 8012632:	2b00      	cmp	r3, #0
 8012634:	bfbb      	ittet	lt
 8012636:	425b      	neglt	r3, r3
 8012638:	f042 0202 	orrlt.w	r2, r2, #2
 801263c:	9307      	strge	r3, [sp, #28]
 801263e:	9307      	strlt	r3, [sp, #28]
 8012640:	bfb8      	it	lt
 8012642:	9204      	strlt	r2, [sp, #16]
 8012644:	7823      	ldrb	r3, [r4, #0]
 8012646:	2b2e      	cmp	r3, #46	@ 0x2e
 8012648:	d10a      	bne.n	8012660 <_svfiprintf_r+0x130>
 801264a:	7863      	ldrb	r3, [r4, #1]
 801264c:	2b2a      	cmp	r3, #42	@ 0x2a
 801264e:	d132      	bne.n	80126b6 <_svfiprintf_r+0x186>
 8012650:	9b03      	ldr	r3, [sp, #12]
 8012652:	1d1a      	adds	r2, r3, #4
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	9203      	str	r2, [sp, #12]
 8012658:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801265c:	3402      	adds	r4, #2
 801265e:	9305      	str	r3, [sp, #20]
 8012660:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012724 <_svfiprintf_r+0x1f4>
 8012664:	7821      	ldrb	r1, [r4, #0]
 8012666:	2203      	movs	r2, #3
 8012668:	4650      	mov	r0, sl
 801266a:	f7ed fdb9 	bl	80001e0 <memchr>
 801266e:	b138      	cbz	r0, 8012680 <_svfiprintf_r+0x150>
 8012670:	9b04      	ldr	r3, [sp, #16]
 8012672:	eba0 000a 	sub.w	r0, r0, sl
 8012676:	2240      	movs	r2, #64	@ 0x40
 8012678:	4082      	lsls	r2, r0
 801267a:	4313      	orrs	r3, r2
 801267c:	3401      	adds	r4, #1
 801267e:	9304      	str	r3, [sp, #16]
 8012680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012684:	4824      	ldr	r0, [pc, #144]	@ (8012718 <_svfiprintf_r+0x1e8>)
 8012686:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801268a:	2206      	movs	r2, #6
 801268c:	f7ed fda8 	bl	80001e0 <memchr>
 8012690:	2800      	cmp	r0, #0
 8012692:	d036      	beq.n	8012702 <_svfiprintf_r+0x1d2>
 8012694:	4b21      	ldr	r3, [pc, #132]	@ (801271c <_svfiprintf_r+0x1ec>)
 8012696:	bb1b      	cbnz	r3, 80126e0 <_svfiprintf_r+0x1b0>
 8012698:	9b03      	ldr	r3, [sp, #12]
 801269a:	3307      	adds	r3, #7
 801269c:	f023 0307 	bic.w	r3, r3, #7
 80126a0:	3308      	adds	r3, #8
 80126a2:	9303      	str	r3, [sp, #12]
 80126a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126a6:	4433      	add	r3, r6
 80126a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80126aa:	e76a      	b.n	8012582 <_svfiprintf_r+0x52>
 80126ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80126b0:	460c      	mov	r4, r1
 80126b2:	2001      	movs	r0, #1
 80126b4:	e7a8      	b.n	8012608 <_svfiprintf_r+0xd8>
 80126b6:	2300      	movs	r3, #0
 80126b8:	3401      	adds	r4, #1
 80126ba:	9305      	str	r3, [sp, #20]
 80126bc:	4619      	mov	r1, r3
 80126be:	f04f 0c0a 	mov.w	ip, #10
 80126c2:	4620      	mov	r0, r4
 80126c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126c8:	3a30      	subs	r2, #48	@ 0x30
 80126ca:	2a09      	cmp	r2, #9
 80126cc:	d903      	bls.n	80126d6 <_svfiprintf_r+0x1a6>
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d0c6      	beq.n	8012660 <_svfiprintf_r+0x130>
 80126d2:	9105      	str	r1, [sp, #20]
 80126d4:	e7c4      	b.n	8012660 <_svfiprintf_r+0x130>
 80126d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80126da:	4604      	mov	r4, r0
 80126dc:	2301      	movs	r3, #1
 80126de:	e7f0      	b.n	80126c2 <_svfiprintf_r+0x192>
 80126e0:	ab03      	add	r3, sp, #12
 80126e2:	9300      	str	r3, [sp, #0]
 80126e4:	462a      	mov	r2, r5
 80126e6:	4b0e      	ldr	r3, [pc, #56]	@ (8012720 <_svfiprintf_r+0x1f0>)
 80126e8:	a904      	add	r1, sp, #16
 80126ea:	4638      	mov	r0, r7
 80126ec:	f3af 8000 	nop.w
 80126f0:	1c42      	adds	r2, r0, #1
 80126f2:	4606      	mov	r6, r0
 80126f4:	d1d6      	bne.n	80126a4 <_svfiprintf_r+0x174>
 80126f6:	89ab      	ldrh	r3, [r5, #12]
 80126f8:	065b      	lsls	r3, r3, #25
 80126fa:	f53f af2d 	bmi.w	8012558 <_svfiprintf_r+0x28>
 80126fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012700:	e72c      	b.n	801255c <_svfiprintf_r+0x2c>
 8012702:	ab03      	add	r3, sp, #12
 8012704:	9300      	str	r3, [sp, #0]
 8012706:	462a      	mov	r2, r5
 8012708:	4b05      	ldr	r3, [pc, #20]	@ (8012720 <_svfiprintf_r+0x1f0>)
 801270a:	a904      	add	r1, sp, #16
 801270c:	4638      	mov	r0, r7
 801270e:	f000 f9bb 	bl	8012a88 <_printf_i>
 8012712:	e7ed      	b.n	80126f0 <_svfiprintf_r+0x1c0>
 8012714:	08014b70 	.word	0x08014b70
 8012718:	08014b7a 	.word	0x08014b7a
 801271c:	00000000 	.word	0x00000000
 8012720:	08012479 	.word	0x08012479
 8012724:	08014b76 	.word	0x08014b76

08012728 <__sfputc_r>:
 8012728:	6893      	ldr	r3, [r2, #8]
 801272a:	3b01      	subs	r3, #1
 801272c:	2b00      	cmp	r3, #0
 801272e:	b410      	push	{r4}
 8012730:	6093      	str	r3, [r2, #8]
 8012732:	da08      	bge.n	8012746 <__sfputc_r+0x1e>
 8012734:	6994      	ldr	r4, [r2, #24]
 8012736:	42a3      	cmp	r3, r4
 8012738:	db01      	blt.n	801273e <__sfputc_r+0x16>
 801273a:	290a      	cmp	r1, #10
 801273c:	d103      	bne.n	8012746 <__sfputc_r+0x1e>
 801273e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012742:	f7ff bb66 	b.w	8011e12 <__swbuf_r>
 8012746:	6813      	ldr	r3, [r2, #0]
 8012748:	1c58      	adds	r0, r3, #1
 801274a:	6010      	str	r0, [r2, #0]
 801274c:	7019      	strb	r1, [r3, #0]
 801274e:	4608      	mov	r0, r1
 8012750:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012754:	4770      	bx	lr

08012756 <__sfputs_r>:
 8012756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012758:	4606      	mov	r6, r0
 801275a:	460f      	mov	r7, r1
 801275c:	4614      	mov	r4, r2
 801275e:	18d5      	adds	r5, r2, r3
 8012760:	42ac      	cmp	r4, r5
 8012762:	d101      	bne.n	8012768 <__sfputs_r+0x12>
 8012764:	2000      	movs	r0, #0
 8012766:	e007      	b.n	8012778 <__sfputs_r+0x22>
 8012768:	f814 1b01 	ldrb.w	r1, [r4], #1
 801276c:	463a      	mov	r2, r7
 801276e:	4630      	mov	r0, r6
 8012770:	f7ff ffda 	bl	8012728 <__sfputc_r>
 8012774:	1c43      	adds	r3, r0, #1
 8012776:	d1f3      	bne.n	8012760 <__sfputs_r+0xa>
 8012778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801277c <_vfiprintf_r>:
 801277c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012780:	460d      	mov	r5, r1
 8012782:	b09d      	sub	sp, #116	@ 0x74
 8012784:	4614      	mov	r4, r2
 8012786:	4698      	mov	r8, r3
 8012788:	4606      	mov	r6, r0
 801278a:	b118      	cbz	r0, 8012794 <_vfiprintf_r+0x18>
 801278c:	6a03      	ldr	r3, [r0, #32]
 801278e:	b90b      	cbnz	r3, 8012794 <_vfiprintf_r+0x18>
 8012790:	f7ff f9ec 	bl	8011b6c <__sinit>
 8012794:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012796:	07d9      	lsls	r1, r3, #31
 8012798:	d405      	bmi.n	80127a6 <_vfiprintf_r+0x2a>
 801279a:	89ab      	ldrh	r3, [r5, #12]
 801279c:	059a      	lsls	r2, r3, #22
 801279e:	d402      	bmi.n	80127a6 <_vfiprintf_r+0x2a>
 80127a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127a2:	f7ff fd52 	bl	801224a <__retarget_lock_acquire_recursive>
 80127a6:	89ab      	ldrh	r3, [r5, #12]
 80127a8:	071b      	lsls	r3, r3, #28
 80127aa:	d501      	bpl.n	80127b0 <_vfiprintf_r+0x34>
 80127ac:	692b      	ldr	r3, [r5, #16]
 80127ae:	b99b      	cbnz	r3, 80127d8 <_vfiprintf_r+0x5c>
 80127b0:	4629      	mov	r1, r5
 80127b2:	4630      	mov	r0, r6
 80127b4:	f7ff fb6c 	bl	8011e90 <__swsetup_r>
 80127b8:	b170      	cbz	r0, 80127d8 <_vfiprintf_r+0x5c>
 80127ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80127bc:	07dc      	lsls	r4, r3, #31
 80127be:	d504      	bpl.n	80127ca <_vfiprintf_r+0x4e>
 80127c0:	f04f 30ff 	mov.w	r0, #4294967295
 80127c4:	b01d      	add	sp, #116	@ 0x74
 80127c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127ca:	89ab      	ldrh	r3, [r5, #12]
 80127cc:	0598      	lsls	r0, r3, #22
 80127ce:	d4f7      	bmi.n	80127c0 <_vfiprintf_r+0x44>
 80127d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127d2:	f7ff fd3b 	bl	801224c <__retarget_lock_release_recursive>
 80127d6:	e7f3      	b.n	80127c0 <_vfiprintf_r+0x44>
 80127d8:	2300      	movs	r3, #0
 80127da:	9309      	str	r3, [sp, #36]	@ 0x24
 80127dc:	2320      	movs	r3, #32
 80127de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80127e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80127e6:	2330      	movs	r3, #48	@ 0x30
 80127e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012998 <_vfiprintf_r+0x21c>
 80127ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80127f0:	f04f 0901 	mov.w	r9, #1
 80127f4:	4623      	mov	r3, r4
 80127f6:	469a      	mov	sl, r3
 80127f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80127fc:	b10a      	cbz	r2, 8012802 <_vfiprintf_r+0x86>
 80127fe:	2a25      	cmp	r2, #37	@ 0x25
 8012800:	d1f9      	bne.n	80127f6 <_vfiprintf_r+0x7a>
 8012802:	ebba 0b04 	subs.w	fp, sl, r4
 8012806:	d00b      	beq.n	8012820 <_vfiprintf_r+0xa4>
 8012808:	465b      	mov	r3, fp
 801280a:	4622      	mov	r2, r4
 801280c:	4629      	mov	r1, r5
 801280e:	4630      	mov	r0, r6
 8012810:	f7ff ffa1 	bl	8012756 <__sfputs_r>
 8012814:	3001      	adds	r0, #1
 8012816:	f000 80a7 	beq.w	8012968 <_vfiprintf_r+0x1ec>
 801281a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801281c:	445a      	add	r2, fp
 801281e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012820:	f89a 3000 	ldrb.w	r3, [sl]
 8012824:	2b00      	cmp	r3, #0
 8012826:	f000 809f 	beq.w	8012968 <_vfiprintf_r+0x1ec>
 801282a:	2300      	movs	r3, #0
 801282c:	f04f 32ff 	mov.w	r2, #4294967295
 8012830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012834:	f10a 0a01 	add.w	sl, sl, #1
 8012838:	9304      	str	r3, [sp, #16]
 801283a:	9307      	str	r3, [sp, #28]
 801283c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012840:	931a      	str	r3, [sp, #104]	@ 0x68
 8012842:	4654      	mov	r4, sl
 8012844:	2205      	movs	r2, #5
 8012846:	f814 1b01 	ldrb.w	r1, [r4], #1
 801284a:	4853      	ldr	r0, [pc, #332]	@ (8012998 <_vfiprintf_r+0x21c>)
 801284c:	f7ed fcc8 	bl	80001e0 <memchr>
 8012850:	9a04      	ldr	r2, [sp, #16]
 8012852:	b9d8      	cbnz	r0, 801288c <_vfiprintf_r+0x110>
 8012854:	06d1      	lsls	r1, r2, #27
 8012856:	bf44      	itt	mi
 8012858:	2320      	movmi	r3, #32
 801285a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801285e:	0713      	lsls	r3, r2, #28
 8012860:	bf44      	itt	mi
 8012862:	232b      	movmi	r3, #43	@ 0x2b
 8012864:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012868:	f89a 3000 	ldrb.w	r3, [sl]
 801286c:	2b2a      	cmp	r3, #42	@ 0x2a
 801286e:	d015      	beq.n	801289c <_vfiprintf_r+0x120>
 8012870:	9a07      	ldr	r2, [sp, #28]
 8012872:	4654      	mov	r4, sl
 8012874:	2000      	movs	r0, #0
 8012876:	f04f 0c0a 	mov.w	ip, #10
 801287a:	4621      	mov	r1, r4
 801287c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012880:	3b30      	subs	r3, #48	@ 0x30
 8012882:	2b09      	cmp	r3, #9
 8012884:	d94b      	bls.n	801291e <_vfiprintf_r+0x1a2>
 8012886:	b1b0      	cbz	r0, 80128b6 <_vfiprintf_r+0x13a>
 8012888:	9207      	str	r2, [sp, #28]
 801288a:	e014      	b.n	80128b6 <_vfiprintf_r+0x13a>
 801288c:	eba0 0308 	sub.w	r3, r0, r8
 8012890:	fa09 f303 	lsl.w	r3, r9, r3
 8012894:	4313      	orrs	r3, r2
 8012896:	9304      	str	r3, [sp, #16]
 8012898:	46a2      	mov	sl, r4
 801289a:	e7d2      	b.n	8012842 <_vfiprintf_r+0xc6>
 801289c:	9b03      	ldr	r3, [sp, #12]
 801289e:	1d19      	adds	r1, r3, #4
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	9103      	str	r1, [sp, #12]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	bfbb      	ittet	lt
 80128a8:	425b      	neglt	r3, r3
 80128aa:	f042 0202 	orrlt.w	r2, r2, #2
 80128ae:	9307      	strge	r3, [sp, #28]
 80128b0:	9307      	strlt	r3, [sp, #28]
 80128b2:	bfb8      	it	lt
 80128b4:	9204      	strlt	r2, [sp, #16]
 80128b6:	7823      	ldrb	r3, [r4, #0]
 80128b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80128ba:	d10a      	bne.n	80128d2 <_vfiprintf_r+0x156>
 80128bc:	7863      	ldrb	r3, [r4, #1]
 80128be:	2b2a      	cmp	r3, #42	@ 0x2a
 80128c0:	d132      	bne.n	8012928 <_vfiprintf_r+0x1ac>
 80128c2:	9b03      	ldr	r3, [sp, #12]
 80128c4:	1d1a      	adds	r2, r3, #4
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	9203      	str	r2, [sp, #12]
 80128ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80128ce:	3402      	adds	r4, #2
 80128d0:	9305      	str	r3, [sp, #20]
 80128d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80129a8 <_vfiprintf_r+0x22c>
 80128d6:	7821      	ldrb	r1, [r4, #0]
 80128d8:	2203      	movs	r2, #3
 80128da:	4650      	mov	r0, sl
 80128dc:	f7ed fc80 	bl	80001e0 <memchr>
 80128e0:	b138      	cbz	r0, 80128f2 <_vfiprintf_r+0x176>
 80128e2:	9b04      	ldr	r3, [sp, #16]
 80128e4:	eba0 000a 	sub.w	r0, r0, sl
 80128e8:	2240      	movs	r2, #64	@ 0x40
 80128ea:	4082      	lsls	r2, r0
 80128ec:	4313      	orrs	r3, r2
 80128ee:	3401      	adds	r4, #1
 80128f0:	9304      	str	r3, [sp, #16]
 80128f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128f6:	4829      	ldr	r0, [pc, #164]	@ (801299c <_vfiprintf_r+0x220>)
 80128f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80128fc:	2206      	movs	r2, #6
 80128fe:	f7ed fc6f 	bl	80001e0 <memchr>
 8012902:	2800      	cmp	r0, #0
 8012904:	d03f      	beq.n	8012986 <_vfiprintf_r+0x20a>
 8012906:	4b26      	ldr	r3, [pc, #152]	@ (80129a0 <_vfiprintf_r+0x224>)
 8012908:	bb1b      	cbnz	r3, 8012952 <_vfiprintf_r+0x1d6>
 801290a:	9b03      	ldr	r3, [sp, #12]
 801290c:	3307      	adds	r3, #7
 801290e:	f023 0307 	bic.w	r3, r3, #7
 8012912:	3308      	adds	r3, #8
 8012914:	9303      	str	r3, [sp, #12]
 8012916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012918:	443b      	add	r3, r7
 801291a:	9309      	str	r3, [sp, #36]	@ 0x24
 801291c:	e76a      	b.n	80127f4 <_vfiprintf_r+0x78>
 801291e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012922:	460c      	mov	r4, r1
 8012924:	2001      	movs	r0, #1
 8012926:	e7a8      	b.n	801287a <_vfiprintf_r+0xfe>
 8012928:	2300      	movs	r3, #0
 801292a:	3401      	adds	r4, #1
 801292c:	9305      	str	r3, [sp, #20]
 801292e:	4619      	mov	r1, r3
 8012930:	f04f 0c0a 	mov.w	ip, #10
 8012934:	4620      	mov	r0, r4
 8012936:	f810 2b01 	ldrb.w	r2, [r0], #1
 801293a:	3a30      	subs	r2, #48	@ 0x30
 801293c:	2a09      	cmp	r2, #9
 801293e:	d903      	bls.n	8012948 <_vfiprintf_r+0x1cc>
 8012940:	2b00      	cmp	r3, #0
 8012942:	d0c6      	beq.n	80128d2 <_vfiprintf_r+0x156>
 8012944:	9105      	str	r1, [sp, #20]
 8012946:	e7c4      	b.n	80128d2 <_vfiprintf_r+0x156>
 8012948:	fb0c 2101 	mla	r1, ip, r1, r2
 801294c:	4604      	mov	r4, r0
 801294e:	2301      	movs	r3, #1
 8012950:	e7f0      	b.n	8012934 <_vfiprintf_r+0x1b8>
 8012952:	ab03      	add	r3, sp, #12
 8012954:	9300      	str	r3, [sp, #0]
 8012956:	462a      	mov	r2, r5
 8012958:	4b12      	ldr	r3, [pc, #72]	@ (80129a4 <_vfiprintf_r+0x228>)
 801295a:	a904      	add	r1, sp, #16
 801295c:	4630      	mov	r0, r6
 801295e:	f3af 8000 	nop.w
 8012962:	4607      	mov	r7, r0
 8012964:	1c78      	adds	r0, r7, #1
 8012966:	d1d6      	bne.n	8012916 <_vfiprintf_r+0x19a>
 8012968:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801296a:	07d9      	lsls	r1, r3, #31
 801296c:	d405      	bmi.n	801297a <_vfiprintf_r+0x1fe>
 801296e:	89ab      	ldrh	r3, [r5, #12]
 8012970:	059a      	lsls	r2, r3, #22
 8012972:	d402      	bmi.n	801297a <_vfiprintf_r+0x1fe>
 8012974:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012976:	f7ff fc69 	bl	801224c <__retarget_lock_release_recursive>
 801297a:	89ab      	ldrh	r3, [r5, #12]
 801297c:	065b      	lsls	r3, r3, #25
 801297e:	f53f af1f 	bmi.w	80127c0 <_vfiprintf_r+0x44>
 8012982:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012984:	e71e      	b.n	80127c4 <_vfiprintf_r+0x48>
 8012986:	ab03      	add	r3, sp, #12
 8012988:	9300      	str	r3, [sp, #0]
 801298a:	462a      	mov	r2, r5
 801298c:	4b05      	ldr	r3, [pc, #20]	@ (80129a4 <_vfiprintf_r+0x228>)
 801298e:	a904      	add	r1, sp, #16
 8012990:	4630      	mov	r0, r6
 8012992:	f000 f879 	bl	8012a88 <_printf_i>
 8012996:	e7e4      	b.n	8012962 <_vfiprintf_r+0x1e6>
 8012998:	08014b70 	.word	0x08014b70
 801299c:	08014b7a 	.word	0x08014b7a
 80129a0:	00000000 	.word	0x00000000
 80129a4:	08012757 	.word	0x08012757
 80129a8:	08014b76 	.word	0x08014b76

080129ac <_printf_common>:
 80129ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129b0:	4616      	mov	r6, r2
 80129b2:	4698      	mov	r8, r3
 80129b4:	688a      	ldr	r2, [r1, #8]
 80129b6:	690b      	ldr	r3, [r1, #16]
 80129b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80129bc:	4293      	cmp	r3, r2
 80129be:	bfb8      	it	lt
 80129c0:	4613      	movlt	r3, r2
 80129c2:	6033      	str	r3, [r6, #0]
 80129c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80129c8:	4607      	mov	r7, r0
 80129ca:	460c      	mov	r4, r1
 80129cc:	b10a      	cbz	r2, 80129d2 <_printf_common+0x26>
 80129ce:	3301      	adds	r3, #1
 80129d0:	6033      	str	r3, [r6, #0]
 80129d2:	6823      	ldr	r3, [r4, #0]
 80129d4:	0699      	lsls	r1, r3, #26
 80129d6:	bf42      	ittt	mi
 80129d8:	6833      	ldrmi	r3, [r6, #0]
 80129da:	3302      	addmi	r3, #2
 80129dc:	6033      	strmi	r3, [r6, #0]
 80129de:	6825      	ldr	r5, [r4, #0]
 80129e0:	f015 0506 	ands.w	r5, r5, #6
 80129e4:	d106      	bne.n	80129f4 <_printf_common+0x48>
 80129e6:	f104 0a19 	add.w	sl, r4, #25
 80129ea:	68e3      	ldr	r3, [r4, #12]
 80129ec:	6832      	ldr	r2, [r6, #0]
 80129ee:	1a9b      	subs	r3, r3, r2
 80129f0:	42ab      	cmp	r3, r5
 80129f2:	dc26      	bgt.n	8012a42 <_printf_common+0x96>
 80129f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80129f8:	6822      	ldr	r2, [r4, #0]
 80129fa:	3b00      	subs	r3, #0
 80129fc:	bf18      	it	ne
 80129fe:	2301      	movne	r3, #1
 8012a00:	0692      	lsls	r2, r2, #26
 8012a02:	d42b      	bmi.n	8012a5c <_printf_common+0xb0>
 8012a04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012a08:	4641      	mov	r1, r8
 8012a0a:	4638      	mov	r0, r7
 8012a0c:	47c8      	blx	r9
 8012a0e:	3001      	adds	r0, #1
 8012a10:	d01e      	beq.n	8012a50 <_printf_common+0xa4>
 8012a12:	6823      	ldr	r3, [r4, #0]
 8012a14:	6922      	ldr	r2, [r4, #16]
 8012a16:	f003 0306 	and.w	r3, r3, #6
 8012a1a:	2b04      	cmp	r3, #4
 8012a1c:	bf02      	ittt	eq
 8012a1e:	68e5      	ldreq	r5, [r4, #12]
 8012a20:	6833      	ldreq	r3, [r6, #0]
 8012a22:	1aed      	subeq	r5, r5, r3
 8012a24:	68a3      	ldr	r3, [r4, #8]
 8012a26:	bf0c      	ite	eq
 8012a28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012a2c:	2500      	movne	r5, #0
 8012a2e:	4293      	cmp	r3, r2
 8012a30:	bfc4      	itt	gt
 8012a32:	1a9b      	subgt	r3, r3, r2
 8012a34:	18ed      	addgt	r5, r5, r3
 8012a36:	2600      	movs	r6, #0
 8012a38:	341a      	adds	r4, #26
 8012a3a:	42b5      	cmp	r5, r6
 8012a3c:	d11a      	bne.n	8012a74 <_printf_common+0xc8>
 8012a3e:	2000      	movs	r0, #0
 8012a40:	e008      	b.n	8012a54 <_printf_common+0xa8>
 8012a42:	2301      	movs	r3, #1
 8012a44:	4652      	mov	r2, sl
 8012a46:	4641      	mov	r1, r8
 8012a48:	4638      	mov	r0, r7
 8012a4a:	47c8      	blx	r9
 8012a4c:	3001      	adds	r0, #1
 8012a4e:	d103      	bne.n	8012a58 <_printf_common+0xac>
 8012a50:	f04f 30ff 	mov.w	r0, #4294967295
 8012a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a58:	3501      	adds	r5, #1
 8012a5a:	e7c6      	b.n	80129ea <_printf_common+0x3e>
 8012a5c:	18e1      	adds	r1, r4, r3
 8012a5e:	1c5a      	adds	r2, r3, #1
 8012a60:	2030      	movs	r0, #48	@ 0x30
 8012a62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012a66:	4422      	add	r2, r4
 8012a68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012a6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012a70:	3302      	adds	r3, #2
 8012a72:	e7c7      	b.n	8012a04 <_printf_common+0x58>
 8012a74:	2301      	movs	r3, #1
 8012a76:	4622      	mov	r2, r4
 8012a78:	4641      	mov	r1, r8
 8012a7a:	4638      	mov	r0, r7
 8012a7c:	47c8      	blx	r9
 8012a7e:	3001      	adds	r0, #1
 8012a80:	d0e6      	beq.n	8012a50 <_printf_common+0xa4>
 8012a82:	3601      	adds	r6, #1
 8012a84:	e7d9      	b.n	8012a3a <_printf_common+0x8e>
	...

08012a88 <_printf_i>:
 8012a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012a8c:	7e0f      	ldrb	r7, [r1, #24]
 8012a8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012a90:	2f78      	cmp	r7, #120	@ 0x78
 8012a92:	4691      	mov	r9, r2
 8012a94:	4680      	mov	r8, r0
 8012a96:	460c      	mov	r4, r1
 8012a98:	469a      	mov	sl, r3
 8012a9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012a9e:	d807      	bhi.n	8012ab0 <_printf_i+0x28>
 8012aa0:	2f62      	cmp	r7, #98	@ 0x62
 8012aa2:	d80a      	bhi.n	8012aba <_printf_i+0x32>
 8012aa4:	2f00      	cmp	r7, #0
 8012aa6:	f000 80d1 	beq.w	8012c4c <_printf_i+0x1c4>
 8012aaa:	2f58      	cmp	r7, #88	@ 0x58
 8012aac:	f000 80b8 	beq.w	8012c20 <_printf_i+0x198>
 8012ab0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012ab4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012ab8:	e03a      	b.n	8012b30 <_printf_i+0xa8>
 8012aba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012abe:	2b15      	cmp	r3, #21
 8012ac0:	d8f6      	bhi.n	8012ab0 <_printf_i+0x28>
 8012ac2:	a101      	add	r1, pc, #4	@ (adr r1, 8012ac8 <_printf_i+0x40>)
 8012ac4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012ac8:	08012b21 	.word	0x08012b21
 8012acc:	08012b35 	.word	0x08012b35
 8012ad0:	08012ab1 	.word	0x08012ab1
 8012ad4:	08012ab1 	.word	0x08012ab1
 8012ad8:	08012ab1 	.word	0x08012ab1
 8012adc:	08012ab1 	.word	0x08012ab1
 8012ae0:	08012b35 	.word	0x08012b35
 8012ae4:	08012ab1 	.word	0x08012ab1
 8012ae8:	08012ab1 	.word	0x08012ab1
 8012aec:	08012ab1 	.word	0x08012ab1
 8012af0:	08012ab1 	.word	0x08012ab1
 8012af4:	08012c33 	.word	0x08012c33
 8012af8:	08012b5f 	.word	0x08012b5f
 8012afc:	08012bed 	.word	0x08012bed
 8012b00:	08012ab1 	.word	0x08012ab1
 8012b04:	08012ab1 	.word	0x08012ab1
 8012b08:	08012c55 	.word	0x08012c55
 8012b0c:	08012ab1 	.word	0x08012ab1
 8012b10:	08012b5f 	.word	0x08012b5f
 8012b14:	08012ab1 	.word	0x08012ab1
 8012b18:	08012ab1 	.word	0x08012ab1
 8012b1c:	08012bf5 	.word	0x08012bf5
 8012b20:	6833      	ldr	r3, [r6, #0]
 8012b22:	1d1a      	adds	r2, r3, #4
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	6032      	str	r2, [r6, #0]
 8012b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012b2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012b30:	2301      	movs	r3, #1
 8012b32:	e09c      	b.n	8012c6e <_printf_i+0x1e6>
 8012b34:	6833      	ldr	r3, [r6, #0]
 8012b36:	6820      	ldr	r0, [r4, #0]
 8012b38:	1d19      	adds	r1, r3, #4
 8012b3a:	6031      	str	r1, [r6, #0]
 8012b3c:	0606      	lsls	r6, r0, #24
 8012b3e:	d501      	bpl.n	8012b44 <_printf_i+0xbc>
 8012b40:	681d      	ldr	r5, [r3, #0]
 8012b42:	e003      	b.n	8012b4c <_printf_i+0xc4>
 8012b44:	0645      	lsls	r5, r0, #25
 8012b46:	d5fb      	bpl.n	8012b40 <_printf_i+0xb8>
 8012b48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012b4c:	2d00      	cmp	r5, #0
 8012b4e:	da03      	bge.n	8012b58 <_printf_i+0xd0>
 8012b50:	232d      	movs	r3, #45	@ 0x2d
 8012b52:	426d      	negs	r5, r5
 8012b54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b58:	4858      	ldr	r0, [pc, #352]	@ (8012cbc <_printf_i+0x234>)
 8012b5a:	230a      	movs	r3, #10
 8012b5c:	e011      	b.n	8012b82 <_printf_i+0xfa>
 8012b5e:	6821      	ldr	r1, [r4, #0]
 8012b60:	6833      	ldr	r3, [r6, #0]
 8012b62:	0608      	lsls	r0, r1, #24
 8012b64:	f853 5b04 	ldr.w	r5, [r3], #4
 8012b68:	d402      	bmi.n	8012b70 <_printf_i+0xe8>
 8012b6a:	0649      	lsls	r1, r1, #25
 8012b6c:	bf48      	it	mi
 8012b6e:	b2ad      	uxthmi	r5, r5
 8012b70:	2f6f      	cmp	r7, #111	@ 0x6f
 8012b72:	4852      	ldr	r0, [pc, #328]	@ (8012cbc <_printf_i+0x234>)
 8012b74:	6033      	str	r3, [r6, #0]
 8012b76:	bf14      	ite	ne
 8012b78:	230a      	movne	r3, #10
 8012b7a:	2308      	moveq	r3, #8
 8012b7c:	2100      	movs	r1, #0
 8012b7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012b82:	6866      	ldr	r6, [r4, #4]
 8012b84:	60a6      	str	r6, [r4, #8]
 8012b86:	2e00      	cmp	r6, #0
 8012b88:	db05      	blt.n	8012b96 <_printf_i+0x10e>
 8012b8a:	6821      	ldr	r1, [r4, #0]
 8012b8c:	432e      	orrs	r6, r5
 8012b8e:	f021 0104 	bic.w	r1, r1, #4
 8012b92:	6021      	str	r1, [r4, #0]
 8012b94:	d04b      	beq.n	8012c2e <_printf_i+0x1a6>
 8012b96:	4616      	mov	r6, r2
 8012b98:	fbb5 f1f3 	udiv	r1, r5, r3
 8012b9c:	fb03 5711 	mls	r7, r3, r1, r5
 8012ba0:	5dc7      	ldrb	r7, [r0, r7]
 8012ba2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012ba6:	462f      	mov	r7, r5
 8012ba8:	42bb      	cmp	r3, r7
 8012baa:	460d      	mov	r5, r1
 8012bac:	d9f4      	bls.n	8012b98 <_printf_i+0x110>
 8012bae:	2b08      	cmp	r3, #8
 8012bb0:	d10b      	bne.n	8012bca <_printf_i+0x142>
 8012bb2:	6823      	ldr	r3, [r4, #0]
 8012bb4:	07df      	lsls	r7, r3, #31
 8012bb6:	d508      	bpl.n	8012bca <_printf_i+0x142>
 8012bb8:	6923      	ldr	r3, [r4, #16]
 8012bba:	6861      	ldr	r1, [r4, #4]
 8012bbc:	4299      	cmp	r1, r3
 8012bbe:	bfde      	ittt	le
 8012bc0:	2330      	movle	r3, #48	@ 0x30
 8012bc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012bc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012bca:	1b92      	subs	r2, r2, r6
 8012bcc:	6122      	str	r2, [r4, #16]
 8012bce:	f8cd a000 	str.w	sl, [sp]
 8012bd2:	464b      	mov	r3, r9
 8012bd4:	aa03      	add	r2, sp, #12
 8012bd6:	4621      	mov	r1, r4
 8012bd8:	4640      	mov	r0, r8
 8012bda:	f7ff fee7 	bl	80129ac <_printf_common>
 8012bde:	3001      	adds	r0, #1
 8012be0:	d14a      	bne.n	8012c78 <_printf_i+0x1f0>
 8012be2:	f04f 30ff 	mov.w	r0, #4294967295
 8012be6:	b004      	add	sp, #16
 8012be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bec:	6823      	ldr	r3, [r4, #0]
 8012bee:	f043 0320 	orr.w	r3, r3, #32
 8012bf2:	6023      	str	r3, [r4, #0]
 8012bf4:	4832      	ldr	r0, [pc, #200]	@ (8012cc0 <_printf_i+0x238>)
 8012bf6:	2778      	movs	r7, #120	@ 0x78
 8012bf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012bfc:	6823      	ldr	r3, [r4, #0]
 8012bfe:	6831      	ldr	r1, [r6, #0]
 8012c00:	061f      	lsls	r7, r3, #24
 8012c02:	f851 5b04 	ldr.w	r5, [r1], #4
 8012c06:	d402      	bmi.n	8012c0e <_printf_i+0x186>
 8012c08:	065f      	lsls	r7, r3, #25
 8012c0a:	bf48      	it	mi
 8012c0c:	b2ad      	uxthmi	r5, r5
 8012c0e:	6031      	str	r1, [r6, #0]
 8012c10:	07d9      	lsls	r1, r3, #31
 8012c12:	bf44      	itt	mi
 8012c14:	f043 0320 	orrmi.w	r3, r3, #32
 8012c18:	6023      	strmi	r3, [r4, #0]
 8012c1a:	b11d      	cbz	r5, 8012c24 <_printf_i+0x19c>
 8012c1c:	2310      	movs	r3, #16
 8012c1e:	e7ad      	b.n	8012b7c <_printf_i+0xf4>
 8012c20:	4826      	ldr	r0, [pc, #152]	@ (8012cbc <_printf_i+0x234>)
 8012c22:	e7e9      	b.n	8012bf8 <_printf_i+0x170>
 8012c24:	6823      	ldr	r3, [r4, #0]
 8012c26:	f023 0320 	bic.w	r3, r3, #32
 8012c2a:	6023      	str	r3, [r4, #0]
 8012c2c:	e7f6      	b.n	8012c1c <_printf_i+0x194>
 8012c2e:	4616      	mov	r6, r2
 8012c30:	e7bd      	b.n	8012bae <_printf_i+0x126>
 8012c32:	6833      	ldr	r3, [r6, #0]
 8012c34:	6825      	ldr	r5, [r4, #0]
 8012c36:	6961      	ldr	r1, [r4, #20]
 8012c38:	1d18      	adds	r0, r3, #4
 8012c3a:	6030      	str	r0, [r6, #0]
 8012c3c:	062e      	lsls	r6, r5, #24
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	d501      	bpl.n	8012c46 <_printf_i+0x1be>
 8012c42:	6019      	str	r1, [r3, #0]
 8012c44:	e002      	b.n	8012c4c <_printf_i+0x1c4>
 8012c46:	0668      	lsls	r0, r5, #25
 8012c48:	d5fb      	bpl.n	8012c42 <_printf_i+0x1ba>
 8012c4a:	8019      	strh	r1, [r3, #0]
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	6123      	str	r3, [r4, #16]
 8012c50:	4616      	mov	r6, r2
 8012c52:	e7bc      	b.n	8012bce <_printf_i+0x146>
 8012c54:	6833      	ldr	r3, [r6, #0]
 8012c56:	1d1a      	adds	r2, r3, #4
 8012c58:	6032      	str	r2, [r6, #0]
 8012c5a:	681e      	ldr	r6, [r3, #0]
 8012c5c:	6862      	ldr	r2, [r4, #4]
 8012c5e:	2100      	movs	r1, #0
 8012c60:	4630      	mov	r0, r6
 8012c62:	f7ed fabd 	bl	80001e0 <memchr>
 8012c66:	b108      	cbz	r0, 8012c6c <_printf_i+0x1e4>
 8012c68:	1b80      	subs	r0, r0, r6
 8012c6a:	6060      	str	r0, [r4, #4]
 8012c6c:	6863      	ldr	r3, [r4, #4]
 8012c6e:	6123      	str	r3, [r4, #16]
 8012c70:	2300      	movs	r3, #0
 8012c72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c76:	e7aa      	b.n	8012bce <_printf_i+0x146>
 8012c78:	6923      	ldr	r3, [r4, #16]
 8012c7a:	4632      	mov	r2, r6
 8012c7c:	4649      	mov	r1, r9
 8012c7e:	4640      	mov	r0, r8
 8012c80:	47d0      	blx	sl
 8012c82:	3001      	adds	r0, #1
 8012c84:	d0ad      	beq.n	8012be2 <_printf_i+0x15a>
 8012c86:	6823      	ldr	r3, [r4, #0]
 8012c88:	079b      	lsls	r3, r3, #30
 8012c8a:	d413      	bmi.n	8012cb4 <_printf_i+0x22c>
 8012c8c:	68e0      	ldr	r0, [r4, #12]
 8012c8e:	9b03      	ldr	r3, [sp, #12]
 8012c90:	4298      	cmp	r0, r3
 8012c92:	bfb8      	it	lt
 8012c94:	4618      	movlt	r0, r3
 8012c96:	e7a6      	b.n	8012be6 <_printf_i+0x15e>
 8012c98:	2301      	movs	r3, #1
 8012c9a:	4632      	mov	r2, r6
 8012c9c:	4649      	mov	r1, r9
 8012c9e:	4640      	mov	r0, r8
 8012ca0:	47d0      	blx	sl
 8012ca2:	3001      	adds	r0, #1
 8012ca4:	d09d      	beq.n	8012be2 <_printf_i+0x15a>
 8012ca6:	3501      	adds	r5, #1
 8012ca8:	68e3      	ldr	r3, [r4, #12]
 8012caa:	9903      	ldr	r1, [sp, #12]
 8012cac:	1a5b      	subs	r3, r3, r1
 8012cae:	42ab      	cmp	r3, r5
 8012cb0:	dcf2      	bgt.n	8012c98 <_printf_i+0x210>
 8012cb2:	e7eb      	b.n	8012c8c <_printf_i+0x204>
 8012cb4:	2500      	movs	r5, #0
 8012cb6:	f104 0619 	add.w	r6, r4, #25
 8012cba:	e7f5      	b.n	8012ca8 <_printf_i+0x220>
 8012cbc:	08014b81 	.word	0x08014b81
 8012cc0:	08014b92 	.word	0x08014b92

08012cc4 <__sflush_r>:
 8012cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ccc:	0716      	lsls	r6, r2, #28
 8012cce:	4605      	mov	r5, r0
 8012cd0:	460c      	mov	r4, r1
 8012cd2:	d454      	bmi.n	8012d7e <__sflush_r+0xba>
 8012cd4:	684b      	ldr	r3, [r1, #4]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	dc02      	bgt.n	8012ce0 <__sflush_r+0x1c>
 8012cda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	dd48      	ble.n	8012d72 <__sflush_r+0xae>
 8012ce0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ce2:	2e00      	cmp	r6, #0
 8012ce4:	d045      	beq.n	8012d72 <__sflush_r+0xae>
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012cec:	682f      	ldr	r7, [r5, #0]
 8012cee:	6a21      	ldr	r1, [r4, #32]
 8012cf0:	602b      	str	r3, [r5, #0]
 8012cf2:	d030      	beq.n	8012d56 <__sflush_r+0x92>
 8012cf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012cf6:	89a3      	ldrh	r3, [r4, #12]
 8012cf8:	0759      	lsls	r1, r3, #29
 8012cfa:	d505      	bpl.n	8012d08 <__sflush_r+0x44>
 8012cfc:	6863      	ldr	r3, [r4, #4]
 8012cfe:	1ad2      	subs	r2, r2, r3
 8012d00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d02:	b10b      	cbz	r3, 8012d08 <__sflush_r+0x44>
 8012d04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d06:	1ad2      	subs	r2, r2, r3
 8012d08:	2300      	movs	r3, #0
 8012d0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d0c:	6a21      	ldr	r1, [r4, #32]
 8012d0e:	4628      	mov	r0, r5
 8012d10:	47b0      	blx	r6
 8012d12:	1c43      	adds	r3, r0, #1
 8012d14:	89a3      	ldrh	r3, [r4, #12]
 8012d16:	d106      	bne.n	8012d26 <__sflush_r+0x62>
 8012d18:	6829      	ldr	r1, [r5, #0]
 8012d1a:	291d      	cmp	r1, #29
 8012d1c:	d82b      	bhi.n	8012d76 <__sflush_r+0xb2>
 8012d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8012dc8 <__sflush_r+0x104>)
 8012d20:	40ca      	lsrs	r2, r1
 8012d22:	07d6      	lsls	r6, r2, #31
 8012d24:	d527      	bpl.n	8012d76 <__sflush_r+0xb2>
 8012d26:	2200      	movs	r2, #0
 8012d28:	6062      	str	r2, [r4, #4]
 8012d2a:	04d9      	lsls	r1, r3, #19
 8012d2c:	6922      	ldr	r2, [r4, #16]
 8012d2e:	6022      	str	r2, [r4, #0]
 8012d30:	d504      	bpl.n	8012d3c <__sflush_r+0x78>
 8012d32:	1c42      	adds	r2, r0, #1
 8012d34:	d101      	bne.n	8012d3a <__sflush_r+0x76>
 8012d36:	682b      	ldr	r3, [r5, #0]
 8012d38:	b903      	cbnz	r3, 8012d3c <__sflush_r+0x78>
 8012d3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d3e:	602f      	str	r7, [r5, #0]
 8012d40:	b1b9      	cbz	r1, 8012d72 <__sflush_r+0xae>
 8012d42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d46:	4299      	cmp	r1, r3
 8012d48:	d002      	beq.n	8012d50 <__sflush_r+0x8c>
 8012d4a:	4628      	mov	r0, r5
 8012d4c:	f7ff fa94 	bl	8012278 <_free_r>
 8012d50:	2300      	movs	r3, #0
 8012d52:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d54:	e00d      	b.n	8012d72 <__sflush_r+0xae>
 8012d56:	2301      	movs	r3, #1
 8012d58:	4628      	mov	r0, r5
 8012d5a:	47b0      	blx	r6
 8012d5c:	4602      	mov	r2, r0
 8012d5e:	1c50      	adds	r0, r2, #1
 8012d60:	d1c9      	bne.n	8012cf6 <__sflush_r+0x32>
 8012d62:	682b      	ldr	r3, [r5, #0]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d0c6      	beq.n	8012cf6 <__sflush_r+0x32>
 8012d68:	2b1d      	cmp	r3, #29
 8012d6a:	d001      	beq.n	8012d70 <__sflush_r+0xac>
 8012d6c:	2b16      	cmp	r3, #22
 8012d6e:	d11e      	bne.n	8012dae <__sflush_r+0xea>
 8012d70:	602f      	str	r7, [r5, #0]
 8012d72:	2000      	movs	r0, #0
 8012d74:	e022      	b.n	8012dbc <__sflush_r+0xf8>
 8012d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d7a:	b21b      	sxth	r3, r3
 8012d7c:	e01b      	b.n	8012db6 <__sflush_r+0xf2>
 8012d7e:	690f      	ldr	r7, [r1, #16]
 8012d80:	2f00      	cmp	r7, #0
 8012d82:	d0f6      	beq.n	8012d72 <__sflush_r+0xae>
 8012d84:	0793      	lsls	r3, r2, #30
 8012d86:	680e      	ldr	r6, [r1, #0]
 8012d88:	bf08      	it	eq
 8012d8a:	694b      	ldreq	r3, [r1, #20]
 8012d8c:	600f      	str	r7, [r1, #0]
 8012d8e:	bf18      	it	ne
 8012d90:	2300      	movne	r3, #0
 8012d92:	eba6 0807 	sub.w	r8, r6, r7
 8012d96:	608b      	str	r3, [r1, #8]
 8012d98:	f1b8 0f00 	cmp.w	r8, #0
 8012d9c:	dde9      	ble.n	8012d72 <__sflush_r+0xae>
 8012d9e:	6a21      	ldr	r1, [r4, #32]
 8012da0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012da2:	4643      	mov	r3, r8
 8012da4:	463a      	mov	r2, r7
 8012da6:	4628      	mov	r0, r5
 8012da8:	47b0      	blx	r6
 8012daa:	2800      	cmp	r0, #0
 8012dac:	dc08      	bgt.n	8012dc0 <__sflush_r+0xfc>
 8012dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012db6:	81a3      	strh	r3, [r4, #12]
 8012db8:	f04f 30ff 	mov.w	r0, #4294967295
 8012dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dc0:	4407      	add	r7, r0
 8012dc2:	eba8 0800 	sub.w	r8, r8, r0
 8012dc6:	e7e7      	b.n	8012d98 <__sflush_r+0xd4>
 8012dc8:	20400001 	.word	0x20400001

08012dcc <_fflush_r>:
 8012dcc:	b538      	push	{r3, r4, r5, lr}
 8012dce:	690b      	ldr	r3, [r1, #16]
 8012dd0:	4605      	mov	r5, r0
 8012dd2:	460c      	mov	r4, r1
 8012dd4:	b913      	cbnz	r3, 8012ddc <_fflush_r+0x10>
 8012dd6:	2500      	movs	r5, #0
 8012dd8:	4628      	mov	r0, r5
 8012dda:	bd38      	pop	{r3, r4, r5, pc}
 8012ddc:	b118      	cbz	r0, 8012de6 <_fflush_r+0x1a>
 8012dde:	6a03      	ldr	r3, [r0, #32]
 8012de0:	b90b      	cbnz	r3, 8012de6 <_fflush_r+0x1a>
 8012de2:	f7fe fec3 	bl	8011b6c <__sinit>
 8012de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d0f3      	beq.n	8012dd6 <_fflush_r+0xa>
 8012dee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012df0:	07d0      	lsls	r0, r2, #31
 8012df2:	d404      	bmi.n	8012dfe <_fflush_r+0x32>
 8012df4:	0599      	lsls	r1, r3, #22
 8012df6:	d402      	bmi.n	8012dfe <_fflush_r+0x32>
 8012df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012dfa:	f7ff fa26 	bl	801224a <__retarget_lock_acquire_recursive>
 8012dfe:	4628      	mov	r0, r5
 8012e00:	4621      	mov	r1, r4
 8012e02:	f7ff ff5f 	bl	8012cc4 <__sflush_r>
 8012e06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e08:	07da      	lsls	r2, r3, #31
 8012e0a:	4605      	mov	r5, r0
 8012e0c:	d4e4      	bmi.n	8012dd8 <_fflush_r+0xc>
 8012e0e:	89a3      	ldrh	r3, [r4, #12]
 8012e10:	059b      	lsls	r3, r3, #22
 8012e12:	d4e1      	bmi.n	8012dd8 <_fflush_r+0xc>
 8012e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e16:	f7ff fa19 	bl	801224c <__retarget_lock_release_recursive>
 8012e1a:	e7dd      	b.n	8012dd8 <_fflush_r+0xc>

08012e1c <__swhatbuf_r>:
 8012e1c:	b570      	push	{r4, r5, r6, lr}
 8012e1e:	460c      	mov	r4, r1
 8012e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e24:	2900      	cmp	r1, #0
 8012e26:	b096      	sub	sp, #88	@ 0x58
 8012e28:	4615      	mov	r5, r2
 8012e2a:	461e      	mov	r6, r3
 8012e2c:	da0d      	bge.n	8012e4a <__swhatbuf_r+0x2e>
 8012e2e:	89a3      	ldrh	r3, [r4, #12]
 8012e30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012e34:	f04f 0100 	mov.w	r1, #0
 8012e38:	bf14      	ite	ne
 8012e3a:	2340      	movne	r3, #64	@ 0x40
 8012e3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012e40:	2000      	movs	r0, #0
 8012e42:	6031      	str	r1, [r6, #0]
 8012e44:	602b      	str	r3, [r5, #0]
 8012e46:	b016      	add	sp, #88	@ 0x58
 8012e48:	bd70      	pop	{r4, r5, r6, pc}
 8012e4a:	466a      	mov	r2, sp
 8012e4c:	f000 f878 	bl	8012f40 <_fstat_r>
 8012e50:	2800      	cmp	r0, #0
 8012e52:	dbec      	blt.n	8012e2e <__swhatbuf_r+0x12>
 8012e54:	9901      	ldr	r1, [sp, #4]
 8012e56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012e5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012e5e:	4259      	negs	r1, r3
 8012e60:	4159      	adcs	r1, r3
 8012e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012e66:	e7eb      	b.n	8012e40 <__swhatbuf_r+0x24>

08012e68 <__smakebuf_r>:
 8012e68:	898b      	ldrh	r3, [r1, #12]
 8012e6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e6c:	079d      	lsls	r5, r3, #30
 8012e6e:	4606      	mov	r6, r0
 8012e70:	460c      	mov	r4, r1
 8012e72:	d507      	bpl.n	8012e84 <__smakebuf_r+0x1c>
 8012e74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012e78:	6023      	str	r3, [r4, #0]
 8012e7a:	6123      	str	r3, [r4, #16]
 8012e7c:	2301      	movs	r3, #1
 8012e7e:	6163      	str	r3, [r4, #20]
 8012e80:	b003      	add	sp, #12
 8012e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e84:	ab01      	add	r3, sp, #4
 8012e86:	466a      	mov	r2, sp
 8012e88:	f7ff ffc8 	bl	8012e1c <__swhatbuf_r>
 8012e8c:	9f00      	ldr	r7, [sp, #0]
 8012e8e:	4605      	mov	r5, r0
 8012e90:	4639      	mov	r1, r7
 8012e92:	4630      	mov	r0, r6
 8012e94:	f7ff fa64 	bl	8012360 <_malloc_r>
 8012e98:	b948      	cbnz	r0, 8012eae <__smakebuf_r+0x46>
 8012e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e9e:	059a      	lsls	r2, r3, #22
 8012ea0:	d4ee      	bmi.n	8012e80 <__smakebuf_r+0x18>
 8012ea2:	f023 0303 	bic.w	r3, r3, #3
 8012ea6:	f043 0302 	orr.w	r3, r3, #2
 8012eaa:	81a3      	strh	r3, [r4, #12]
 8012eac:	e7e2      	b.n	8012e74 <__smakebuf_r+0xc>
 8012eae:	89a3      	ldrh	r3, [r4, #12]
 8012eb0:	6020      	str	r0, [r4, #0]
 8012eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012eb6:	81a3      	strh	r3, [r4, #12]
 8012eb8:	9b01      	ldr	r3, [sp, #4]
 8012eba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012ebe:	b15b      	cbz	r3, 8012ed8 <__smakebuf_r+0x70>
 8012ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012ec4:	4630      	mov	r0, r6
 8012ec6:	f000 f84d 	bl	8012f64 <_isatty_r>
 8012eca:	b128      	cbz	r0, 8012ed8 <__smakebuf_r+0x70>
 8012ecc:	89a3      	ldrh	r3, [r4, #12]
 8012ece:	f023 0303 	bic.w	r3, r3, #3
 8012ed2:	f043 0301 	orr.w	r3, r3, #1
 8012ed6:	81a3      	strh	r3, [r4, #12]
 8012ed8:	89a3      	ldrh	r3, [r4, #12]
 8012eda:	431d      	orrs	r5, r3
 8012edc:	81a5      	strh	r5, [r4, #12]
 8012ede:	e7cf      	b.n	8012e80 <__smakebuf_r+0x18>

08012ee0 <_raise_r>:
 8012ee0:	291f      	cmp	r1, #31
 8012ee2:	b538      	push	{r3, r4, r5, lr}
 8012ee4:	4605      	mov	r5, r0
 8012ee6:	460c      	mov	r4, r1
 8012ee8:	d904      	bls.n	8012ef4 <_raise_r+0x14>
 8012eea:	2316      	movs	r3, #22
 8012eec:	6003      	str	r3, [r0, #0]
 8012eee:	f04f 30ff 	mov.w	r0, #4294967295
 8012ef2:	bd38      	pop	{r3, r4, r5, pc}
 8012ef4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012ef6:	b112      	cbz	r2, 8012efe <_raise_r+0x1e>
 8012ef8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012efc:	b94b      	cbnz	r3, 8012f12 <_raise_r+0x32>
 8012efe:	4628      	mov	r0, r5
 8012f00:	f000 f852 	bl	8012fa8 <_getpid_r>
 8012f04:	4622      	mov	r2, r4
 8012f06:	4601      	mov	r1, r0
 8012f08:	4628      	mov	r0, r5
 8012f0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f0e:	f000 b839 	b.w	8012f84 <_kill_r>
 8012f12:	2b01      	cmp	r3, #1
 8012f14:	d00a      	beq.n	8012f2c <_raise_r+0x4c>
 8012f16:	1c59      	adds	r1, r3, #1
 8012f18:	d103      	bne.n	8012f22 <_raise_r+0x42>
 8012f1a:	2316      	movs	r3, #22
 8012f1c:	6003      	str	r3, [r0, #0]
 8012f1e:	2001      	movs	r0, #1
 8012f20:	e7e7      	b.n	8012ef2 <_raise_r+0x12>
 8012f22:	2100      	movs	r1, #0
 8012f24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012f28:	4620      	mov	r0, r4
 8012f2a:	4798      	blx	r3
 8012f2c:	2000      	movs	r0, #0
 8012f2e:	e7e0      	b.n	8012ef2 <_raise_r+0x12>

08012f30 <raise>:
 8012f30:	4b02      	ldr	r3, [pc, #8]	@ (8012f3c <raise+0xc>)
 8012f32:	4601      	mov	r1, r0
 8012f34:	6818      	ldr	r0, [r3, #0]
 8012f36:	f7ff bfd3 	b.w	8012ee0 <_raise_r>
 8012f3a:	bf00      	nop
 8012f3c:	2000005c 	.word	0x2000005c

08012f40 <_fstat_r>:
 8012f40:	b538      	push	{r3, r4, r5, lr}
 8012f42:	4d07      	ldr	r5, [pc, #28]	@ (8012f60 <_fstat_r+0x20>)
 8012f44:	2300      	movs	r3, #0
 8012f46:	4604      	mov	r4, r0
 8012f48:	4608      	mov	r0, r1
 8012f4a:	4611      	mov	r1, r2
 8012f4c:	602b      	str	r3, [r5, #0]
 8012f4e:	f7ef f9a3 	bl	8002298 <_fstat>
 8012f52:	1c43      	adds	r3, r0, #1
 8012f54:	d102      	bne.n	8012f5c <_fstat_r+0x1c>
 8012f56:	682b      	ldr	r3, [r5, #0]
 8012f58:	b103      	cbz	r3, 8012f5c <_fstat_r+0x1c>
 8012f5a:	6023      	str	r3, [r4, #0]
 8012f5c:	bd38      	pop	{r3, r4, r5, pc}
 8012f5e:	bf00      	nop
 8012f60:	200061b4 	.word	0x200061b4

08012f64 <_isatty_r>:
 8012f64:	b538      	push	{r3, r4, r5, lr}
 8012f66:	4d06      	ldr	r5, [pc, #24]	@ (8012f80 <_isatty_r+0x1c>)
 8012f68:	2300      	movs	r3, #0
 8012f6a:	4604      	mov	r4, r0
 8012f6c:	4608      	mov	r0, r1
 8012f6e:	602b      	str	r3, [r5, #0]
 8012f70:	f7ef f9a2 	bl	80022b8 <_isatty>
 8012f74:	1c43      	adds	r3, r0, #1
 8012f76:	d102      	bne.n	8012f7e <_isatty_r+0x1a>
 8012f78:	682b      	ldr	r3, [r5, #0]
 8012f7a:	b103      	cbz	r3, 8012f7e <_isatty_r+0x1a>
 8012f7c:	6023      	str	r3, [r4, #0]
 8012f7e:	bd38      	pop	{r3, r4, r5, pc}
 8012f80:	200061b4 	.word	0x200061b4

08012f84 <_kill_r>:
 8012f84:	b538      	push	{r3, r4, r5, lr}
 8012f86:	4d07      	ldr	r5, [pc, #28]	@ (8012fa4 <_kill_r+0x20>)
 8012f88:	2300      	movs	r3, #0
 8012f8a:	4604      	mov	r4, r0
 8012f8c:	4608      	mov	r0, r1
 8012f8e:	4611      	mov	r1, r2
 8012f90:	602b      	str	r3, [r5, #0]
 8012f92:	f7ef f93d 	bl	8002210 <_kill>
 8012f96:	1c43      	adds	r3, r0, #1
 8012f98:	d102      	bne.n	8012fa0 <_kill_r+0x1c>
 8012f9a:	682b      	ldr	r3, [r5, #0]
 8012f9c:	b103      	cbz	r3, 8012fa0 <_kill_r+0x1c>
 8012f9e:	6023      	str	r3, [r4, #0]
 8012fa0:	bd38      	pop	{r3, r4, r5, pc}
 8012fa2:	bf00      	nop
 8012fa4:	200061b4 	.word	0x200061b4

08012fa8 <_getpid_r>:
 8012fa8:	f7ef b92a 	b.w	8002200 <_getpid>

08012fac <_sbrk_r>:
 8012fac:	b538      	push	{r3, r4, r5, lr}
 8012fae:	4d06      	ldr	r5, [pc, #24]	@ (8012fc8 <_sbrk_r+0x1c>)
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	4604      	mov	r4, r0
 8012fb4:	4608      	mov	r0, r1
 8012fb6:	602b      	str	r3, [r5, #0]
 8012fb8:	f7ef f996 	bl	80022e8 <_sbrk>
 8012fbc:	1c43      	adds	r3, r0, #1
 8012fbe:	d102      	bne.n	8012fc6 <_sbrk_r+0x1a>
 8012fc0:	682b      	ldr	r3, [r5, #0]
 8012fc2:	b103      	cbz	r3, 8012fc6 <_sbrk_r+0x1a>
 8012fc4:	6023      	str	r3, [r4, #0]
 8012fc6:	bd38      	pop	{r3, r4, r5, pc}
 8012fc8:	200061b4 	.word	0x200061b4

08012fcc <_realloc_r>:
 8012fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fd0:	4607      	mov	r7, r0
 8012fd2:	4614      	mov	r4, r2
 8012fd4:	460d      	mov	r5, r1
 8012fd6:	b921      	cbnz	r1, 8012fe2 <_realloc_r+0x16>
 8012fd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012fdc:	4611      	mov	r1, r2
 8012fde:	f7ff b9bf 	b.w	8012360 <_malloc_r>
 8012fe2:	b92a      	cbnz	r2, 8012ff0 <_realloc_r+0x24>
 8012fe4:	f7ff f948 	bl	8012278 <_free_r>
 8012fe8:	4625      	mov	r5, r4
 8012fea:	4628      	mov	r0, r5
 8012fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ff0:	f000 f81a 	bl	8013028 <_malloc_usable_size_r>
 8012ff4:	4284      	cmp	r4, r0
 8012ff6:	4606      	mov	r6, r0
 8012ff8:	d802      	bhi.n	8013000 <_realloc_r+0x34>
 8012ffa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012ffe:	d8f4      	bhi.n	8012fea <_realloc_r+0x1e>
 8013000:	4621      	mov	r1, r4
 8013002:	4638      	mov	r0, r7
 8013004:	f7ff f9ac 	bl	8012360 <_malloc_r>
 8013008:	4680      	mov	r8, r0
 801300a:	b908      	cbnz	r0, 8013010 <_realloc_r+0x44>
 801300c:	4645      	mov	r5, r8
 801300e:	e7ec      	b.n	8012fea <_realloc_r+0x1e>
 8013010:	42b4      	cmp	r4, r6
 8013012:	4622      	mov	r2, r4
 8013014:	4629      	mov	r1, r5
 8013016:	bf28      	it	cs
 8013018:	4632      	movcs	r2, r6
 801301a:	f7ff f918 	bl	801224e <memcpy>
 801301e:	4629      	mov	r1, r5
 8013020:	4638      	mov	r0, r7
 8013022:	f7ff f929 	bl	8012278 <_free_r>
 8013026:	e7f1      	b.n	801300c <_realloc_r+0x40>

08013028 <_malloc_usable_size_r>:
 8013028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801302c:	1f18      	subs	r0, r3, #4
 801302e:	2b00      	cmp	r3, #0
 8013030:	bfbc      	itt	lt
 8013032:	580b      	ldrlt	r3, [r1, r0]
 8013034:	18c0      	addlt	r0, r0, r3
 8013036:	4770      	bx	lr

08013038 <_init>:
 8013038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801303a:	bf00      	nop
 801303c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801303e:	bc08      	pop	{r3}
 8013040:	469e      	mov	lr, r3
 8013042:	4770      	bx	lr

08013044 <_fini>:
 8013044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013046:	bf00      	nop
 8013048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801304a:	bc08      	pop	{r3}
 801304c:	469e      	mov	lr, r3
 801304e:	4770      	bx	lr
