// Seed: 4279755817
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4;
  assign module_2.id_8 = 0;
  wire id_5 = (id_4);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always #1 begin : LABEL_0
    if (1) id_1 <= 1 / id_5;
  end
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6
);
  supply1 id_8 = 1'd0;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
