
*** Running vivado
    with args -log snake.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source snake.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source snake.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/47476/Documents/Tencent Files/474766209/FileRecv/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/VGA.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/cake_create.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/game_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/random.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/VIVADO/src/snake.v:]
Command: synth_design -top snake -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 468.348 ; gain = 102.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'snake' [C:/VIVADO/src/snake.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_HDMI_0' [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/Driver_HDMI_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_HDMI_0' (3#1) [C:/VIVADO/tmp_edit_project.runs/synth_1/.Xil/Vivado-24560-LAPTOP-TEK82PBB/realtime/Driver_HDMI_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'game_control' [C:/VIVADO/src/game_control.v:2]
	Parameter dead bound to: 2'b10 
	Parameter start bound to: 2'b00 
WARNING: [Synth 8-5788] Register game_status_reg in module game_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/VIVADO/src/game_control.v:39]
INFO: [Synth 8-6155] done synthesizing module 'game_control' (4#1) [C:/VIVADO/src/game_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'snake_control' [C:/VIVADO/src/snake_control.v:2]
	Parameter up bound to: 2'b00 
	Parameter down bound to: 2'b01 
	Parameter left bound to: 2'b10 
	Parameter right bound to: 2'b11 
	Parameter count_num bound to: 5000000 - type: integer 
	Parameter Red_Wall bound to: 30 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/VIVADO/src/snake_control.v:55]
WARNING: [Synth 8-5788] Register dir_reg in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/VIVADO/src/snake_control.v:19]
INFO: [Synth 8-6155] done synthesizing module 'snake_control' (5#1) [C:/VIVADO/src/snake_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/VIVADO/src/VGA.v:2]
	Parameter Red_Wall bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA' (6#1) [C:/VIVADO/src/VGA.v:2]
INFO: [Synth 8-6157] synthesizing module 'cake' [C:/VIVADO/src/cake.v:2]
INFO: [Synth 8-6157] synthesizing module 'random' [C:/VIVADO/src/random.v:2]
INFO: [Synth 8-6155] done synthesizing module 'random' (7#1) [C:/VIVADO/src/random.v:2]
INFO: [Synth 8-6157] synthesizing module 'cake_create' [C:/VIVADO/src/cake_create.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cake_create' (8#1) [C:/VIVADO/src/cake_create.v:2]
WARNING: [Synth 8-3848] Net load in module/entity cake does not have driver. [C:/VIVADO/src/cake.v:21]
WARNING: [Synth 8-3848] Net seed in module/entity cake does not have driver. [C:/VIVADO/src/cake.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cake' (9#1) [C:/VIVADO/src/cake.v:2]
WARNING: [Synth 8-3848] Net led in module/entity snake does not have driver. [C:/VIVADO/src/snake.v:8]
INFO: [Synth 8-6155] done synthesizing module 'snake' (10#1) [C:/VIVADO/src/snake.v:2]
WARNING: [Synth 8-3331] design random has unconnected port seed[11]
WARNING: [Synth 8-3331] design random has unconnected port seed[10]
WARNING: [Synth 8-3331] design random has unconnected port seed[9]
WARNING: [Synth 8-3331] design snake has unconnected port led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.191 ; gain = 158.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1_random:load to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[8] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[7] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[6] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[5] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[4] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[3] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[2] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[1] to constant 0 [C:/VIVADO/src/cake.v:24]
WARNING: [Synth 8-3295] tying undriven pin U1_random:seed[0] to constant 0 [C:/VIVADO/src/cake.v:24]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.191 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 524.191 ; gain = 158.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0/Driver_HDMI_0_in_context.xdc] for cell 'inst'
Finished Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/Driver_HDMI_0_3/Driver_HDMI_0/Driver_HDMI_0_in_context.xdc] for cell 'inst'
Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb'
Finished Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb'
Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/VIVADO/src/constraint.xdc]
Finished Parsing XDC File [C:/VIVADO/src/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/VIVADO/src/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/snake_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/snake_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/VIVADO/tmp_edit_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/VIVADO/tmp_edit_project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.211 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.211 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 832.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/VIVADO/tmp_edit_project.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/VIVADO/src/snake_control.v:55]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/VIVADO/src/snake_control.v:55]
INFO: [Synth 8-5546] ROM "snake_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "snake_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "snake_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "snake_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 54    
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 24    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module snake_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 50    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 22    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module random 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cake_create 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "snake_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "snake_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design snake has unconnected port led
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/next_status_reg[0] )
INFO: [Synth 8-3886] merging instance 'U4/U1_cake_create/rand_x_reg[9]' (FDCE) to 'U4/U1_cake_create/rand_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'U4/U1_cake_create/rand_x_reg[10]' (FDCE) to 'U4/U1_cake_create/rand_x_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/U1_cake_create/rand_x_reg[11] )
INFO: [Synth 8-3886] merging instance 'U4/U1_cake_create/rand_y_reg[9]' (FDCE) to 'U4/U1_cake_create/rand_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'U4/U1_cake_create/rand_y_reg[10]' (FDCE) to 'U4/U1_cake_create/rand_y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/U1_cake_create/rand_y_reg[11] )
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[0]' (FDP) to 'U3/vga_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[1]' (FDP) to 'U3/vga_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[2]' (FDP) to 'U3/vga_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[3]' (FDP) to 'U3/vga_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[4]' (FDP) to 'U3/vga_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[5]' (FDP) to 'U3/vga_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'U3/vga_b_reg[6]' (FDP) to 'U3/vga_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[0]' (FDP) to 'U3/vga_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[1]' (FDP) to 'U3/vga_g_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[2]' (FDP) to 'U3/vga_g_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[3]' (FDP) to 'U3/vga_g_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[4]' (FDP) to 'U3/vga_g_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[5]' (FDP) to 'U3/vga_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'U3/vga_g_reg[6]' (FDP) to 'U3/vga_g_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U3/vga_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[1]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[2]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[3]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[4]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[5]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3/vga_r_reg[6]' (FDP) to 'U3/vga_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/game_status_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 832.211 ; gain = 466.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 915.891 ; gain = 549.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rgb2dvi_0     |         1|
|3     |Driver_HDMI_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Driver_HDMI_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |rgb2dvi_0     |     1|
|4     |CARRY4        |   298|
|5     |LUT1          |   311|
|6     |LUT2          |    37|
|7     |LUT3          |    15|
|8     |LUT4          |   681|
|9     |LUT5          |    43|
|10    |LUT6          |   128|
|11    |FDCE          |   341|
|12    |FDPE          |    19|
|13    |FDRE          |     3|
|14    |IBUF          |     5|
|15    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  1942|
|2     |  U1               |game_control  |     5|
|3     |  U2               |snake_control |  1533|
|4     |  U3               |VGA           |   275|
|5     |  U4               |cake          |    63|
|6     |    U1_cake_create |cake_create   |    51|
|7     |    U1_random      |random        |    12|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 916.000 ; gain = 550.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 916.000 ; gain = 242.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 916.000 ; gain = 550.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'snake' is not ideal for floorplanning, since the cellview 'snake_control' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 916.000 ; gain = 562.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 916.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/VIVADO/tmp_edit_project.runs/synth_1/snake.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file snake_utilization_synth.rpt -pb snake_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  5 16:44:23 2020...
