{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Instruction:\n",
    "    def __init__(self, instruction):\n",
    "        self.opcode = instruction >> 26 & 0b111111\n",
    "        self.rs = instruction >> 21 & 0b11111\n",
    "        self.rt = instruction >> 16 & 0b11111\n",
    "        self.rd = instruction >> 11 & 0b11111\n",
    "        self.shamt = instruction >> 6 & 0b11111\n",
    "        self.funct = instruction & 0b111111\n",
    "        self.imm = instruction & 0xFFFF\n",
    "        self.cycles = [0] * 5 #creates an array for every stage to record at which stage was an instruction in every cycle\n",
    "                                #for example, if an instruction was at Decode stage, then self.cycles[0] = 0 and self.cycoles[1] = 1 and so on... a dictionary might be better.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineState:\n",
    "    def __init__(self):\n",
    "        self.cycle = 0\n",
    "        self.pc = 0\n",
    "        self.registers = [0] *32\n",
    "        self.memory = [0] * 1024 #can be changed to any size depending on the memory size\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineRegister:\n",
    "    def __init__(self):\n",
    "        self.instruction = 0\n",
    "        self.data = 0 # any data, depending on the stage. signals are interpreted directly w/o a CU so no need for multiple signals \n",
    "        self.stall = 0\n",
    "        self.flush = 0\n",
    "        self.pc = 0 "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "instructions = []\n",
    "with open(\"imem.txt\", 'r') as inst:\n",
    "    for line in inst:\n",
    "        parts = line.split(\":\")\n",
    "        if len(parts)>1:\n",
    "            instructions.append(int(parts[1].strip().rstrip(\";\"),2))\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "IF_ID = PipelineRegister()\n",
    "ID_EX = PipelineRegister()\n",
    "EX_MEM = PipelineRegister()\n",
    "MEM_WB = PipelineRegister()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "state = PipelineState()\n",
    "def fetch(state, instructions, IF_ID):\n",
    "    if IF_ID.stall:\n",
    "        return\n",
    "    elif IF_ID.flush:\n",
    "        IF_ID = PipelineRegister()\n",
    "    else:\n",
    "        inst = instructions[state.pc]\n",
    "        inst.cycles[0] = 1\n",
    "        IF_ID.instruction = inst\n",
    "        IF_ID.pc = state.pc\n",
    "        state.pc += 1\n",
    "        IF_ID.stall = 1\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "opcodes = {\n",
    "    0x0 : 'rtype', 0x8: 'addi', 0xd :'ori', 0xe: 'xori', 0xc:'andi', 0xa:'slti',\n",
    "    0x23: 'lw', 0x2b : 'sw', 0x4:'beq', 0x2:'j', 0x3 : 'jal', 0x5:'bne'\n",
    "      \n",
    "}\n",
    "rtypes = {\n",
    "    0x20: 'add', 0x22:'sub', 0x24:'and', 0x25: 'or', 0x2a:'slt', 0x26: 'xor', \n",
    "    0x27:'nor', 0x0:'sll', 0x2:'srl', 0x8:'jr'\n",
    "    \n",
    "}\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "def decode(state, IF_ID, ID_EX):\n",
    "    if not IF_ID.stall: #checks if IFID is fetching another instruction or not\n",
    "        return\n",
    "    ID_EX.readData1 = 0\n",
    "    ID_EX.readData2 = 0\n",
    "    ID_EX.imm = 0\n",
    "    inst = IF_ID.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 1\n",
    "    inst.cycles[2] = 0\n",
    "    inst.cycles[3] = 0\n",
    "    \n",
    "    if opcodes[inst.opcode] == 'rtype':\n",
    "        ID_EX.readData1 = state.registers[inst.rs]\n",
    "        ID_EX.readData2 = state.registers[inst.rt]\n",
    "    else:\n",
    "        ID_EX.imm = inst.imm\n",
    "        ID_EX.readData1 = state.registers[inst.rs]\n",
    "    ID_EX.instruction = inst\n",
    "    ID_EX.pc = IF_ID.pc\n",
    "    ID_EX.stall = 1 #IDEX cannot decode and change its value until execute stage is done\n",
    "    IF_ID.stall = 0 # IFID is now allowed to fetch another instruction\n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "def execute(state,ID_EX, EX_MEM):\n",
    "    if not ID_EX.stall: #checks if IDEX is decoding another instruction or not\n",
    "        return\n",
    "    \n",
    "    EX_MEM.forwardBres = 0\n",
    "    EX_MEM.imm = 0\n",
    "    EX_MEM.readData1 = 0\n",
    "    inst = ID_EX.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 0\n",
    "    inst.cycles[2] = 1\n",
    "    inst.cycles[3] = 0\n",
    "    op1 = ID_EX.readData1\n",
    "    op2 = ID_EX.readData2 if opcodes[inst.opcode] == 'rtype' else ID_EX.imm\n",
    "    if opcodes[inst.opcode] == 'rtype':\n",
    "        if rtypes[inst.funct] =='add':\n",
    "            EX_MEM.data = op1 + op2\n",
    "        elif rtypes[inst.funct] =='sub':\n",
    "            EX_MEM.data = op1 - op2\n",
    "        elif rtypes[inst.funct] =='and':\n",
    "            EX_MEM.data = op1 & op2\n",
    "        elif rtypes[inst.funct] =='or':\n",
    "            EX_MEM.data = op1 | op2\n",
    "        elif rtypes[inst.funct] =='slt':\n",
    "            EX_MEM.data = 1 if op1<op2 else 0\n",
    "        elif rtypes[inst.funct] =='xor':\n",
    "            EX_MEM.data = op1 ^ op2\n",
    "        elif rtypes[inst.funct] =='nor':\n",
    "            EX_MEM.data = ~(op1 | op2)\n",
    "        elif rtypes[inst.funct] =='sll':\n",
    "            EX_MEM.data = op1 <<inst.shamt\n",
    "        elif rtypes[inst.funct] =='srl':\n",
    "            EX_MEM.data = op1 >> inst.shamt\n",
    "    elif opcodes[inst.opcode] == 'addi':\n",
    "        EX_MEM.data = op1+op2\n",
    "    elif opcodes[inst.opcode] == 'ori':\n",
    "        EX_MEM.data = op1|op2\n",
    "    elif opcodes[inst.opcode] == 'xori':\n",
    "        EX_MEM.data = op1^op2\n",
    "    elif opcodes[inst.opcode] == 'andi':\n",
    "        EX_MEM.data = op1&op2\n",
    "    elif opcodes[inst.opcode] == 'slti':\n",
    "        EX_MEM.data = 1 if op1<op2 else 0\n",
    "    else: EX_MEM.data = 0\n",
    "    EX_MEM.instruction = inst\n",
    "    EX_MEM.imm = ID_EX.imm\n",
    "    EX_MEM.readData1 = ID_EX.readData1\n",
    "    EX_MEM.forwardBres = op2\n",
    "    EX_MEM.pc = ID_EX.pc\n",
    "    EX_MEM.stall = 1\n",
    "    ID_EX.stall = 0\n",
    "\n",
    "        \n",
    "        \n",
    "            \n",
    "        \n",
    "            \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def memory (state, EX_MEM, MEM_WB):\n",
    "    if not EX_MEM.stall: #checks if exeucte is executing or not\n",
    "        return\n",
    "    inst = EX_MEM.instruction\n",
    "    inst.cycles[0] = 0\n",
    "    inst.cycles[1] = 0\n",
    "    inst.cycles[2] = 0\n",
    "    inst.cycles[3] = 1\n",
    "    if opcodes[inst.opcode] == 'lw':\n",
    "        state.memory[EX_MEM.forwardBres + EX_MEM.imm] = EX_MEM.readData1\n",
    "    elif opcodes[inst.opcode] == 'sw':\n",
    "        MEM_WB.data = state.memory[EX_MEM.forwardBres + EX_MEM.imm]\n",
    "    MEM_WB.instruction = inst\n",
    "    MEM_WB.pc = EX_MEM.pc\n",
    "    MEM_WB.stall = 1\n",
    "    EX_MEM.stall =0\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def writeBack(state, MEM_WB):\n",
    "    if not MEM_WB.stall:\n",
    "        return\n",
    "    \n",
    "    "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
