// Seed: 3561316563
`define pp_3 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  generate
    assign id_1 = id_2 ? 1 : id_0;
  endgenerate
  logic id_3;
  logic id_4;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
