{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627417866631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627417866631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 06:31:06 2021 " "Processing started: Wed Jul 28 06:31:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627417866631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417866631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off above_and_beyond -c above_and_beyond " "Command: quartus_map --read_settings_files=on --write_settings_files=off above_and_beyond -c above_and_beyond" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417866631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627417867092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627417867092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(16) " "Verilog HDL information at alu.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/alu.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/alu.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627417874896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/alu.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627417874898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417874898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/above_and_beyond.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/above_and_beyond.v" { { "Info" "ISGN_ENTITY_NAME" "1 above_and_beyond " "Found entity 1: above_and_beyond" {  } { { "../hdl/above_and_beyond.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/above_and_beyond.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627417874900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417874900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/input_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/above_and_beyond/hdl/input_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_manager " "Found entity 1: input_manager" {  } { { "../hdl/input_manager.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/input_manager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627417874903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417874903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "above_and_beyond " "Elaborating entity \"above_and_beyond\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627417874935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_manager input_manager:input_manager " "Elaborating entity \"input_manager\" for hierarchy \"input_manager:input_manager\"" {  } { { "../hdl/above_and_beyond.v" "input_manager" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/above_and_beyond.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627417874937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_manager.v(51) " "Verilog HDL assignment warning at input_manager.v(51): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/input_manager.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/input_manager.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627417874937 "|above_and_beyond|input_manager:input_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../hdl/above_and_beyond.v" "alu" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/above_and_beyond.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627417874944 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "overflow alu.v(11) " "Verilog HDL error at alu.v(11): variable \"overflow\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "../hdl/alu.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/alu.v" 11 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1627417874945 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(16) " "Verilog HDL Always Construct warning at alu.v(16): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/alu.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/alu.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1627417874945 "|above_and_beyond|alu:alu"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "alu:alu " "Can't elaborate user hierarchy \"alu:alu\"" {  } { { "../hdl/above_and_beyond.v" "alu" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/hdl/above_and_beyond.v" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627417874945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/synthesis/output_files/above_and_beyond.map.smsg " "Generated suppressed messages file C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/above_and_beyond/synthesis/output_files/above_and_beyond.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417874969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627417875011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 28 06:31:15 2021 " "Processing ended: Wed Jul 28 06:31:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627417875011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627417875011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627417875011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627417875011 ""}
