{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716016499007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716016499008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 01:14:58 2024 " "Processing started: Sat May 18 01:14:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716016499008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016499008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Convolucionador -c Convolucionador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Convolucionador -c Convolucionador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016499008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716016499437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716016499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" { { "Info" "ISGN_ENTITY_NAME" "1 aipStatus " "Found entity 1: aipStatus" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509186 ""} { "Info" "ISGN_ENTITY_NAME" "2 aipParametricMux " "Found entity 2: aipParametricMux" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509186 ""} { "Info" "ISGN_ENTITY_NAME" "3 aipId " "Found entity 3: aipId" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509186 ""} { "Info" "ISGN_ENTITY_NAME" "4 aipConfigurationRegister " "Found entity 4: aipConfigurationRegister" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_register " "Found entity 1: ipm_register" {  } { { "../HDL/basicBlocks/ipm/ipm_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm " "Found entity 1: ipm" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../HDL/basicBlocks/conv_adder.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_reg " "Found entity 1: adder_reg" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntrK " "Found entity 1: cntrK" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessOrEqualThan " "Found entity 1: comparatorLessOrEqualThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessThan " "Found entity 1: comparatorLessThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataZ_block " "Found entity 1: dataZ_block" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_reg " "Found entity 1: fsm_reg" {  } { { "../HDL/basicBlocks/conv_fsm_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initializable_cntr " "Found entity 1: initializable_cntr" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memY_addr_block " "Found entity 1: memY_addr_block" {  } { { "../HDL/basicBlocks/conv_memY_addr_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../HDL/basicBlocks/conv_multiplier.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxNto1 " "Found entity 1: muxNto1" {  } { { "../HDL/basicBlocks/conv_muxNto1.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../HDL/basicBlocks/conv_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk_sv " "Found entity 1: simple_dual_port_ram_single_clk_sv" {  } { { "../HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../HDL/basicBlocks/conv_subtractor.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_reg " "Found entity 1: subtractor_reg" {  } { { "../HDL/basicBlocks/conv_subtractor_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_dual_port_ram_single_clk.v(32) " "Verilog HDL information at simple_dual_port_ram_single_clk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716016509204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk " "Found entity 1: simple_dual_port_ram_single_clk" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID40048008_aip " "Found entity 1: ID40048008_aip" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509208 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID40048008_aipModules " "Found entity 2: ID40048008_aipModules" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509208 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID40048008_aipCtrl " "Found entity 3: ID40048008_aipCtrl" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID40048008_conv " "Found entity 1: ID40048008_conv" {  } { { "../HDL/ID40048008/src/ID40048008_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_convCore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_convCore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID40048008_convCore " "Found entity 1: ID40048008_convCore" {  } { { "../HDL/ID40048008/src/ID40048008_convCore.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_convCore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/ipm_ID40048008_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/ipm_ID40048008_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_ID40048008_conv " "Found entity 1: ipm_ID40048008_conv" {  } { { "../HDL/ID40048008/ipm_ID40048008_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/ipm_ID40048008_conv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716016509211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509211 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ID40048008_aip.v(671) " "Verilog HDL or VHDL warning at ID40048008_aip.v(671): conditional expression evaluates to a constant" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 671 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716016509217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipm_ID40048008_conv " "Elaborating entity \"ipm_ID40048008_conv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716016509303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm ipm:IPM " "Elaborating entity \"ipm\" for hierarchy \"ipm:IPM\"" {  } { { "../HDL/ID40048008/ipm_ID40048008_conv.v" "IPM" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/ipm_ID40048008_conv.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm_register ipm:IPM\|ipm_register:IPM_REG " "Elaborating entity \"ipm_register\" for hierarchy \"ipm:IPM\|ipm_register:IPM_REG\"" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "IPM_REG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID40048008_conv ID40048008_conv:IP_CONV " "Elaborating entity \"ID40048008_conv\" for hierarchy \"ID40048008_conv:IP_CONV\"" {  } { { "../HDL/ID40048008/ipm_ID40048008_conv.v" "IP_CONV" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/ipm_ID40048008_conv.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID40048008_aip ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE " "Elaborating entity \"ID40048008_aip\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\"" {  } { { "../HDL/ID40048008/src/ID40048008_conv.v" "INTERFACE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID40048008_aipModules ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP " "Elaborating entity \"ID40048008_aipModules\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "AIP" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "MEMIN\[0\].MEMIN" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "MEMOUT\[0\].MEMOUT" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipConfigurationRegister ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipConfigurationRegister:CONFREG " "Elaborating entity \"aipConfigurationRegister\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipConfigurationRegister:CONFREG\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "CONFREG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID40048008_aipCtrl ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|ID40048008_aipCtrl:CNTRL " "Elaborating entity \"ID40048008_aipCtrl\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|ID40048008_aipCtrl:CNTRL\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "CNTRL" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipParametricMux ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipParametricMux:MUX " "Elaborating entity \"aipParametricMux\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipParametricMux:MUX\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "MUX" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipId ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipId:ID " "Elaborating entity \"aipId\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipId:ID\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "ID" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipStatus ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipStatus:STATUS " "Elaborating entity \"aipStatus\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_aip:INTERFACE\|ID40048008_aipModules:AIP\|aipStatus:STATUS\"" {  } { { "../HDL/ID40048008/src/ID40048008_aip.v" "STATUS" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_aip.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID40048008_convCore ID40048008_conv:IP_CONV\|ID40048008_convCore:CORE " "Elaborating entity \"ID40048008_convCore\" for hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_convCore:CORE\"" {  } { { "../HDL/ID40048008/src/ID40048008_conv.v" "CORE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ID40048008_convCore.sv(28) " "Verilog HDL assignment warning at ID40048008_convCore.sv(28): truncated value with size 6 to match size of target (5)" {  } { { "../HDL/ID40048008/src/ID40048008_convCore.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_convCore.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716016509335 "|ipm_ID40048008_conv|ID40048008_conv:IP_CONV|ID40048008_convCore:CORE"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "sizeX ID40048008_convCore.sv(28) " "Verilog HDL error at ID40048008_convCore.sv(28): expression in variable declaration assignment to sizeX must be constant" {  } { { "../HDL/ID40048008/src/ID40048008_convCore.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_convCore.sv" 28 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1716016509335 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ID40048008_conv:IP_CONV\|ID40048008_convCore:CORE " "Can't elaborate user hierarchy \"ID40048008_conv:IP_CONV\|ID40048008_convCore:CORE\"" {  } { { "../HDL/ID40048008/src/ID40048008_conv.v" "CORE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID40048008/src/ID40048008_conv.v" 114 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716016509336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/Quartus/output_files/Convolucionador.map.smsg " "Generated suppressed messages file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/Quartus/output_files/Convolucionador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509357 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716016509412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 18 01:15:09 2024 " "Processing ended: Sat May 18 01:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716016509412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716016509412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716016509412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716016509412 ""}
