/* Copyright (c) 2015, The Linux Foundation. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

#include "qcom-ipq4019-ap.dk04.1.dtsi"
#include <dt-bindings/soc/qcom,tcsr.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Cloud Core M4 Pro";
	compatible = "m4pro";
	chosen {
		// bootargs-append = " root=ubi0:rootfs rootfstype=ubifs";
	bootargs-append = " root=/dev/ubiblock0_1 rootfstype=squashfs  vt.global_cursor_default=0";
	};
	memory {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};
	soc {

		i2c_1: i2c@78b8000 { /* BLSP1 QUP2 */
			pinctrl-0 = <&i2c_1_pins>;
			pinctrl-names = "default";

			status = "okay";
		};

			blsp1_spi2: spi@78b6000 { /* BLSP1 QUP2 */
			compatible = "qcom,spi-qup-v2.2.1";
			reg = <0x78b6000 0x600>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
				<&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&blsp_dma 7>, <&blsp_dma 6>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		counter@4a1000 {
			compatible = "qcom, qca-gcnt";
			reg = <0x4a1000 0x4>;
		};
		tcsr@1949000 {
			compatible = "qcom,tcsr";
			reg = <0x1949000 0x100>;
			qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
		};

		tcsr@194b000 {
			compatible = "qcom,tcsr";
			reg = <0x194b000 0x100>;
			qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
			status = "okay";
		};

		ess_tcsr@1953000 {
			compatible = "qcom,tcsr";
			reg = <0x1953000 0x1000>;
			qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
		};


		tcsr@1957000 {
			compatible = "qcom,tcsr";
			reg = <0x1957000 0x100>;
			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
		};
				ess-psgmii@98000 {
			status = "okay";
		};

		ess-switch@c000000 {
			status = "okay";
			switch_lan_bmp = <0x3c>; /* lan port bitmap */
			switch_wan_bmp = <0x2>; /* wan port bitmap */
		};

		keys {
			compatible = "gpio-keys";
			reset {
				label = "reset";
				gpios = <&tlmm 33 GPIO_ACTIVE_LOW>;
				linux,code = <KEY_RESTART>;
			};
		};

		gpio-export {
			compatible = "gpio-export";

			lte1 {
				label = "lte1";
				gpio-export,name = "lte1";
				gpio-export,output = <1>;
				gpios = <&tlmm 32 GPIO_ACTIVE_HIGH>;
			};

			lte2 {
				label = "lte2";
				gpio-export,name = "lte2";
				gpio-export,output = <1>;
				gpios = <&tlmm 31 GPIO_ACTIVE_HIGH>;
			};
			lte3 {
				label = "lte3";
				gpio-export,name = "lte3";
				gpio-export,output = <1>;
				gpios = <&tlmm 30 GPIO_ACTIVE_HIGH>;
			};

			lte4 {
				label = "lte4";
				gpio-export,name = "lte4";
				gpio-export,output = <1>;
				gpios = <&tlmm 29 GPIO_ACTIVE_HIGH>;
			};
		};

		leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&led_pins>;
		pinctrl-names = "default";

		power: power {
			label = "power";
			gpios = <&tlmm 42 GPIO_ACTIVE_HIGH>;
		};

	};
		edma@c080000 {
			status = "okay";

			gmac0 {
				qcom,poll_required_dynamic = <1>;
				vlan_tag = <1 0x3c>;
				status = "okay";
			};
			gmac1 {
				qcom,phy_mdio_addr =  <0x18>;
				qcom,poll_required = <1>;
				qcom,poll_required_dynamic = <1>;
				qcom,forced_speed = <1000>;
				qcom,forced_duplex = <1>;
				vlan_tag = <2 0x2>;
				status = "okay";
			};
		};
	};
};

&i2c_1{
	pinctrl-0 = <&i2c_1_pins>;
	pinctrl-names = "default";
	status = "okay";
		
	axp2402@46{
		compatible = "X-Powers, axp2402";
		reg = <0x46>;
		status = "okay";

		axp2402-charger{
			compatible = "X-Powers, axp2402-charger";
			irqpin-gpios = <&tlmm 18 GPIO_ACTIVE_LOW>;
			ichg_cc = <1536>;			//最大充电电流
			idpm = <3072>;				//最大输入电流
			chg_target_voltage = <8440>;	//电池电压
			vsys_min=<5400>;         //设置放电保护电压
			battery_max_capacity = <8000>;	//电池最大容量
			status = "okay";
		};
	};
};

&blsp1_spi2 {
	status = "okay";
	pinctrl-0 = <&fbtft_pins>;
	pinctrl-names = "default";
//	cs-gpios = <&tlmm 45 0>;

	ili9341@0 {
		compatible = "ilitek,ili9341";
		reg = <0>;
		spi-max-frequency = <4000000>;
		rotate = <90>;
		bgr;
		fps = <10>;
		buswidth = <8>;
		dc-gpios = <&tlmm 45 GPIO_ACTIVE_HIGH>;
		// dc = <&tlmm 45 GPIO_ACTIVE_LOW>;
		reset-gpios = <&tlmm 8 GPIO_ACTIVE_HIGH>;
		debug = <0>;
	};	
};

&blsp1_spi1{
	status = "okay";
	mx25l25635e@0 {
		reg = <0>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <24000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "SBL1";
				reg = <0x0 0x40000>;
				read-only;
			};
			partition@40000 {
				label = "MIBIB";
				reg = <0x40000 0x20000>;
				read-only;
			};
			partition@60000 {
				label = "QSEE";
				reg = <0x60000 0x60000>;
				read-only;
			};
			partition@c0000 {
				label = "CDT";
				reg = <0xc0000 0x10000>;
				read-only;
			};
			partition@d0000 {
				label = "DDRPARAMS";
				reg = <0xd0000 0x10000>;
				read-only;
			};
			partition@e0000 {
				label = "APPSBLENV";
				reg = <0xe0000 0x10000>;
				// read-only;
			};
			partition@f0000 {
				label = "APPSBL";
				reg = <0xf0000 0x80000>;
				read-only;
			};
			partition@170000 {
				label = "ART";
				reg = <0x170000 0x10000>;
				//read-only;
			};
		};
	};

};

&blsp_dma {
	status = "okay";
};

&cryptobam {
	status = "okay";
};

&nand{
	status = "okay";
	nand@0 {
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			partition@0 {
				label = "rootfs";
				reg = <0x0 0x4000000>;
			};
		};
	};

};
&qpic_bam {
	status = "okay";
};

&blsp1_uart1 {
	status = "okay";
};

&wifi0 {
	status = "okay";
	qcom,ath10k-calibration-variant = "CM520-79F";
};

&wifi1 {
	status = "okay";
	qcom,ath10k-calibration-variant = "CM520-79F";
};

&tlmm {

	i2c_1_pins: i2c_1_pinmux {
				pinmux {
					function = "blsp_i2c1";
					pins = "gpio34", "gpio35";
				};
				pinconf {
					pins = "gpio34", "gpio35";
					drive-strength = <16>;
					bias-disable;
				};
			};

	fbtft_pins: spi_1_pinmux {
		pinmux {
			function = "blsp_spi1";
			pins = "gpio44", "gpio46", "gpio47";
			bias-disable;
		};
		pinmux_cs {
			function = "gpio";
			pins = "gpio45";
			bias-pull-down;
			output-low;
		};
	};

	mdio_pins: mdio_pinmux {
		mux_1 {
			pins = "gpio6";
			function = "mdio";
			bias-pull-up;
		};
		mux_2 {
			pins = "gpio7";
			function = "mdc";
			bias-pull-up;
		};
	};

	led_pins: led_pinmux {
		mux {
			pins =  "gpio42";
			drive-strength = <0x8>;
			bias-disable;
			output-high;
		};
	};
};

&mdio {
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	phy-reset-gpio = <&tlmm 49 GPIO_ACTIVE_HIGH>;
	status = "okay";
	
	mii_id_offset = <0x18>;
	mii_id_offset_limit = <0x5>;

	ethphy0: ethernet-phy@0 {
		reg = <0x18>;
	};

	ethphy1: ethernet-phy@1 {
		reg = <0x19>;
	};

	ethphy2: ethernet-phy@2 {
		reg = <0x1a>;
	};

	ethphy3: ethernet-phy@3 {
		reg = <0x1b>;
	};

	ethphy4: ethernet-phy@4 {
		reg = <0x1c>;
	};
};


