# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Matrix_Multiplication_in_FPGA.gen/sources_1/ip/c_mio_sommatore/sim/c_mio_sommatore.vhd" \
"../../../../Matrix_Multiplication_in_FPGA.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
