<?xml version="1.0" encoding="utf-8"?>
<!-- generator="FeedCreator 1.7.2-ppt DokuWiki" -->
<?xml-stylesheet href="http://www.ece.cmu.edu/~jhoe/doku/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="http://www.ece.cmu.edu/~jhoe/doku/feed.php">
        <title>James C. Hoe</title>
        <description></description>
        <link>http://www.ece.cmu.edu/~jhoe/doku/</link>
        <image rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/lib/images/favicon.ico" />
       <dc:date>2013-04-05T20:56:33-04:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2011&amp;rev=1321584669&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2012&amp;rev=1364819121&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2012&amp;rev=1364819083&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2013&amp;rev=1360334671&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2010&amp;rev=1294458477&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2011&amp;rev=1312732552&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_introduction_to_computer_architecture&amp;rev=1327682011&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=2009_memocode_co-design_contest&amp;rev=1260243981&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_modelsim_verilog_simulator&amp;rev=1260328141&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_synopsys_design_compiler&amp;rev=1260328301&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_term_project_for_teaching_superscalar_out-of-order&amp;rev=1260242384&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=about_pittsburgh&amp;rev=1272417166&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=advice_column&amp;rev=1363605892&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=cluster_computing&amp;rev=1276442909&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=digital_signal_processing_hardware&amp;rev=1353763661&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ece_quick_links&amp;rev=1359576337&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_architecture_for_computing&amp;rev=1355713197&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_prototyping_and_emulation_of_computer_systems&amp;rev=1337899182&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=home&amp;rev=1365084108&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=how_to_contact_me&amp;rev=1351284855&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=list_of_publications&amp;rev=1363605607&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_2009_design_contest_faq&amp;rev=1260282143&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_hw_sw_co-design_contest&amp;rev=1314368079&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_advice_column&amp;rev=1353505085&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_independent_research_projects&amp;rev=1356454002&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=operation_centric_hardware_abstraction&amp;rev=1353707432&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=pipeline_synthesis_from_transaction-based_specifications&amp;rev=1353763188&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=projects_for_graduate_computer_architecture_courses&amp;rev=1260242415&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=random_musings&amp;rev=1360324993&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=reliable_processors_and_systems&amp;rev=1298071083&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=research&amp;rev=1363604551&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=smarts_simulation_sampling&amp;rev=1337903516&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=students&amp;rev=1360330479&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching&amp;rev=1314367928&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching_history&amp;rev=1353365216&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="http://www.ece.cmu.edu/~jhoe/doku/lib/images/favicon.ico">
        <title>James C. Hoe</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/</link>
        <url>http://www.ece.cmu.edu/~jhoe/doku/lib/images/favicon.ico</url>
    </image>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2011&amp;rev=1321584669&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-11-17T21:51:09-04:00</dc:date>
        <title>18-100_course_schedule_fall_2011</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2011&amp;rev=1321584669&amp;do=diff</link>
        <description>18-100 Introduction to ECE Course Description

Blackboard Site



 Week  Date  L#  Topic 1 8/30  L1  Introduction, discussion of engineering systems and sub-systems, basic electricity   9/1   L2  Voltage, current, resistance, power, circuit schematic symbols, ground 2 9/6   L3  Power dissipation, Ohm's law, Kirchoff's Voltage and Current Laws, basic circuits   9/8   L4  Series and parallel resistances and combinations, solving circuits using equivalent resistances 3 9/13  L5  Superposition, Thev…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2012&amp;rev=1364819121&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-04-01T08:25:21-04:00</dc:date>
        <title>18-100_course_schedule_fall_2012</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_fall_2012&amp;rev=1364819121&amp;do=diff</link>
        <description>*  Lecture
		*  TR 	01:30PM 	02:50PM 	PH 100

	*  Recitatations 
		*  M 	11:30AM 	12:20PM 	WEH 4709
		*  M 	12:30PM 	01:20PM 	WEH 4709
		*  M 	01:30PM 	02:20PM 	PH A20
		*  M 	02:30PM 	03:20PM 	WEH 5409
		*  M 	03:30PM 	04:20PM 	WEH 6423


	*  Labs
		*  M/T/W/Th 	06:30PM 	09:20PM 	HH A101
		*  F 	01:30PM 	04:20PM 	HH A101</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2012&amp;rev=1364819083&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-04-01T08:24:43-04:00</dc:date>
        <title>18-100_course_schedule_spring_2012</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2012&amp;rev=1364819083&amp;do=diff</link>
        <description>*  Lecture
		*  TR 	01:30PM 	02:50PM 	DH 2315

	*  Recitatations 
		*  M 	11:30AM 	12:20PM 	PH A22
		*  M 	12:30PM 	01:20PM 	GHC 4102
		*  M 	02:30PM 	03:20PM 	WEH 5312

	*  Labs
		*  W 	06:30PM 	09:20PM 	HH A101
		*  R 	06:30PM 	09:20PM 	HH A101
		*  F 	01:30PM 	04:20PM 	HH A101</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2013&amp;rev=1360334671&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-02-08T09:44:31-04:00</dc:date>
        <title>18-100_course_schedule_spring_2013</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-100_course_schedule_spring_2013&amp;rev=1360334671&amp;do=diff</link>
        <description>*  Lecture
		*  TR 	01:30PM 	02:50PM 	DH 2315

	*  Recitatations 
		*  M 	11:30AM 	12:20PM 	WEH 5310
		*  M 	12:30PM 	01:20PM 	WEH 5310
		*  M 	02:30PM 	03:20PM 	GHC 5222

	*  Labs
		*  T 	06:30PM 	09:20PM 	HH A101
		*  W 	06:30PM 	09:20PM 	HH A101
		*  R 	06:30PM 	09:20PM 	HH A101
		*  F 	01:30PM 	04:20PM 	HH A101</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2010&amp;rev=1294458477&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-01-07T22:47:57-04:00</dc:date>
        <title>18-447_course_schedule_spring_2010</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2010&amp;rev=1294458477&amp;do=diff</link>
        <description>Reading assignments are to be completed BEFORE coming to class.  (P&amp;H=The Hardware/Software
Interface, Fourth Edition by Patterson and Hennessy, Morgan Kaufmann/Elsvier.) You may also find it 
helpful to preview lecture notes from Spring 2009 before class.  There will be additional assigned readings  from research papers.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2011&amp;rev=1312732552&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-08-07T11:55:52-04:00</dc:date>
        <title>18-447_course_schedule_spring_2011</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_course_schedule_spring_2011&amp;rev=1312732552&amp;do=diff</link>
        <description>Reading assignments are to be completed BEFORE coming to class.  (P&amp;H=The Hardware/Software
Interface, Fourth Edition by Patterson and Hennessy, Morgan Kaufmann/Elsvier.) You may also find it 
helpful to preview lecture notes from Spring 2010 before class.  There will be additional assigned readings  from research papers.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_introduction_to_computer_architecture&amp;rev=1327682011&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-01-27T11:33:31-04:00</dc:date>
        <title>18-447_introduction_to_computer_architecture</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=18-447_introduction_to_computer_architecture&amp;rev=1327682011&amp;do=diff</link>
        <description>Quick Links

	*   Go to Blackboard for announcements and handouts
	*  Spring 2011 Lecture Notes (with Parallel Architecture)
	*   Spring 2009 Lecture Notes (without Parallel Architecture)
	*  A Short Intro to Synopsys Design Compiler
	*  A Short Intro to ModelSim Verilog Simulator</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=2009_memocode_co-design_contest&amp;rev=1260243981&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-07T22:46:21-04:00</dc:date>
        <title>2009_memocode_co-design_contest</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=2009_memocode_co-design_contest&amp;rev=1260243981&amp;do=diff</link>
        <description>We like to thank  IEEE Council on Electronic Design and Automation (CEDA),   Bluespec and   Xilinx for sponsoring the 2009 contest.

Final Results


The winner of this year's Absolute Performance Prize is Team TeleTitanium (Daniel L. Rosenband and Till Rosenband).  The winner of this year's Normalized Performance Prize is Team MIT (A. Agarwal, N. Dave, K. Fleming, A. Khan, M. King, M. Ng, M. Vijayaraghavan, CSAIL, MIT).  Each prize carries with it a $1000 cash award.  The winners are also invite…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_modelsim_verilog_simulator&amp;rev=1260328141&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-08T22:09:01-04:00</dc:date>
        <title>a_short_intro_to_modelsim_verilog_simulator</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_modelsim_verilog_simulator&amp;rev=1260328141&amp;do=diff</link>
        <description>ModelSim will serve as the main Verilog compiler, simulator, and debugger for 18-447. This file will guide you through using ModelSim for the first time.  ModelSim also comes with a number of official documents (/afs/ece/class/ece447/docs/modelsim). The ModelSim Tutorial (se_tutor.pdf) is a must read after reading this document.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_synopsys_design_compiler&amp;rev=1260328301&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-08T22:11:41-04:00</dc:date>
        <title>a_short_intro_to_synopsys_design_compiler</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_short_intro_to_synopsys_design_compiler&amp;rev=1260328301&amp;do=diff</link>
        <description>Synopsys Design Compiler is a software package that compiles synthesizable Verilog into a netlist to target an ASIC standard cell library. In 18-447, we will use this tool to verify that your Verilog code is, indeed, synthesizable. Design Compiler takes a special synthesis script and your synthesizable Verilog hardware description and produces a netlist and estimates for timing, power consumption, and circuit area of your circuit, optimized for your input clock rate.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_term_project_for_teaching_superscalar_out-of-order&amp;rev=1260242384&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-07T22:19:44-04:00</dc:date>
        <title>a_term_project_for_teaching_superscalar_out-of-order</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=a_term_project_for_teaching_superscalar_out-of-order&amp;rev=1260242384&amp;do=diff</link>
        <description>I developed this project for  CMU 18-744 Hardware Systems Engineering. Students have to support very few instructions but
get to work out many of the intricate and subtle details in real superscalar designs. It is quite a bit of work for the students but the course seems to be
popular. Project description and Verilog sources for setting up this project are available for download.   Send me an email if you are interested in using this project in a course.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=about_pittsburgh&amp;rev=1272417166&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-04-27T21:12:46-04:00</dc:date>
        <title>about_pittsburgh</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=about_pittsburgh&amp;rev=1272417166&amp;do=diff</link>
        <description>*   Pittsburgh in Wikipedia
	*   The Official City of Pittsburgh Website
	*   The Most Liveable City in the United States
	*   Historical Weather Data and Forecasts 

	*   Pittsburg or Pittsburgh?
	*   Pittsburgh International Airport

	*  Professional Sports
		*   Steelers

		*   Penguins

		*   Pirates</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=advice_column&amp;rev=1363605892&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-03-18T07:24:52-04:00</dc:date>
        <title>advice_column</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=advice_column&amp;rev=1363605892&amp;do=diff</link>
        <description>This is Prof. James C. Hoe’s personal and unofficial recommendations to an ECE undergrad.  Many topics also apply to MS students.  I also started a new MS-specific blog.

In places, this page contains certain biases toward someone who is interested in computer architecture.  This bias exists not to exclude students in other fields of study but to encourage students to seek out mentors knowledgeable about their own areas.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=cluster_computing&amp;rev=1276442909&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-06-13T11:28:29-04:00</dc:date>
        <title>cluster_computing</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=cluster_computing&amp;rev=1276442909&amp;do=diff</link>
        <description>Once upon a time, I developed the  StarT-X and  StarT-Jr parallel systems. In 1998, a  Hyades StarT-X Cluster with 32 400MHz Pentium-II Xeon processors was delivered to MIT's Earth Atmosphere and Planetary Science Department.  For several years, the cluster was their primary facility for running MITgcmUV (a general circulation model for climate simulation) in research and courses.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=digital_signal_processing_hardware&amp;rev=1353763661&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-11-24T08:27:41-04:00</dc:date>
        <title>digital_signal_processing_hardware</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=digital_signal_processing_hardware&amp;rev=1353763661&amp;do=diff</link>
        <description>This research develops a domain-specific hardware synthesis framework for digital signal processing (DSP) computations.  By incorporating domain-specific knowledge of mathematics and algebra into a synthesis tool, the proposed framework can manipulate a math-level transform description to optimize a DSP transform implementation at the algorithmic and architectural design level.  This research is affiliated with the  SPIRAL project. This research is supported by Intel ISTC and the DARPA PERFECT p…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ece_quick_links&amp;rev=1359576337&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-01-30T15:05:37-04:00</dc:date>
        <title>ece_quick_links</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ece_quick_links&amp;rev=1359576337&amp;do=diff</link>
        <description>ECE

	*  ECE Course Listings 
	*  ECE Academic Guide
	*  ECE Academic Integrity Policy
	*   ECE Undergrad Degree Requirements 
	*  ECE Quick Facts
	*  ECE Faculty and Staff Listings
	*   ECE Research Areas (Centers and Labs)
	*  Centers and Labs (that I am connected with)
		*  CALCM - Computer Architecture Lab at Carnegie Mellon

		*  C2S2 - Center for Circuit &amp; System Solutions  
		*   CSSI - Center for Silicon System Implementation
		*  Carnegie Mellon University - CyLab
		*  ITRI Lab@CMU</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_architecture_for_computing&amp;rev=1355713197&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-12-16T21:59:57-04:00</dc:date>
        <title>fpga_architecture_for_computing</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_architecture_for_computing&amp;rev=1355713197&amp;do=diff</link>
        <description>Despite their promise in both processing performance and efficiency, today’s FPGAs are woefully inadequate as computing devices, particularly due to their lack of a standard native memory architecture. In a major departure from conventional FPGAs (which are designed to compete with ASIC technologies) the CoRAM (Connected RAM) project endeavors to completely rethink the FPGA architecture from scratch to create a new generation of first-class reconfigurable computing devices. The goal of the CoRAM…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_prototyping_and_emulation_of_computer_systems&amp;rev=1337899182&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-05-24T18:39:42-04:00</dc:date>
        <title>fpga_prototyping_and_emulation_of_computer_systems</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=fpga_prototyping_and_emulation_of_computer_systems&amp;rev=1337899182&amp;do=diff</link>
        <description>This research explores the application of Field Programmable Gate Arrays (FPGA) and High-level Hardware Synthesis technologies in computer systems prototyping and emulation.  This research has been supported in funding and/or equipment by NSF, FCRP/C2S2, SUN, and Xilinx.  Please see the  ProtoFlex project page for complete and up-to-date details.  We have made the  ProtoFlex FPGA-accelerated simulator opensource.  Please also visit the related  SimFlex project on multiprocessor simulation (in so…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=home&amp;rev=1365084108&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-04-04T10:01:48-04:00</dc:date>
        <title>home</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=home&amp;rev=1365084108&amp;do=diff</link>
        <description>I am Professor and Associate Department Head of Electrical and Computer Engineering at Carnegie Mellon University.  (My official webpage.) My research interests include computer architecture, reconfigurable computing and high-level hardware description and synthesis. I am affiliated with CALCM and CSSI. I received my Ph.D. in EECS from MIT in 2000 (S.M., 1994). I received my B.S. in EECS from UC Berkeley in 1992.  I am an IEEE Fellow.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=how_to_contact_me&amp;rev=1351284855&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-10-26T16:54:15-04:00</dc:date>
        <title>how_to_contact_me</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=how_to_contact_me&amp;rev=1351284855&amp;do=diff</link>
        <description>James C. Hoe

Dept. of Electrical and Computer Engineering

Carnegie Mellon University

5000 Forbes Avenue,  ECE-HH-1113

Pittsburgh, PA 15213

Email: jhoe+www at ece_cmu_edu

Phone: (412) 268-4259

Fax: (412) 268-1397

Due to the traffic volume, I apologize I cannot reply to email queries about graduate school admission and undergrad summer research internship.  I do look at them, especially those with something specific to comment. If you are interested in my projects, please submit a graduate…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=list_of_publications&amp;rev=1363605607&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-03-18T07:20:07-04:00</dc:date>
        <title>list_of_publications</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=list_of_publications&amp;rev=1363605607&amp;do=diff</link>
        <description>See also

	*   Publications by projects with downloadable PDFs.
	*   Google Scholar Profile

Archival Journal Papers Critically Reviewed Before Publication

	*  Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Püschel,  “Computer Generation of Hardware for Linear Digital Signal Processing Transforms,” ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17, Issue 2, pp 15:1~33, April 2012. 
	*  Peter A. Milder, Rachid Bouziane, Robert Koutsoyannis, Christian R.…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_2009_design_contest_faq&amp;rev=1260282143&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-08T09:22:23-04:00</dc:date>
        <title>memocode_2009_design_contest_faq</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_2009_design_contest_faq&amp;rev=1260282143&amp;do=diff</link>
        <description>Isn't the interpolation as defined overly simplified?


The required computation is completely contrived.  Interpolation/projection from Cartessian-to-polar (and vice versa) is much more involved in the real-world.  We purposely simplified problem to allow people to focus on the more universal design problem of managing concurrency and locality.  We don't want the “math” to be a barrier to entry for the challenge (which is open to all comers).</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_hw_sw_co-design_contest&amp;rev=1314368079&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-08-26T10:14:39-04:00</dc:date>
        <title>memocode_hw_sw_co-design_contest</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=memocode_hw_sw_co-design_contest&amp;rev=1314368079&amp;do=diff</link>
        <description>I co-organized the contests below.  The contest materials are all open source (including
many of the solutions).


	*   2007 MEMOCODE HW/SW Co-Design Contest 
	*   2009 MEMOCODE HW/SW Co-Design Contest


 Contact me if you are interested in using the project materials.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_advice_column&amp;rev=1353505085&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-11-21T08:38:05-04:00</dc:date>
        <title>ms_advice_column</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_advice_column&amp;rev=1353505085&amp;do=diff</link>
        <description>This is Prof. James C. Hoe’s personal and unofficial recommendations to an ECE Professional MS student.  (Note to non-CMU visitors: MS in ECE at CMU is a course-based terminal program.) You may also want to see what I have to say in my undergraduate blog in particular  the topic on studying effectively.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_independent_research_projects&amp;rev=1356454002&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-12-25T11:46:42-04:00</dc:date>
        <title>ms_independent_research_projects</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=ms_independent_research_projects&amp;rev=1356454002&amp;do=diff</link>
        <description>MS Independent Research Projects


I am recruiting 1 or 2 CMU MS students who want to work on Independent Research Projects for credit or pay.  

One project involves SystemC/TLM modeling of processors.  Strong C++ programming is required. Familiarity and interest in hardware and processors preferred.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=operation_centric_hardware_abstraction&amp;rev=1353707432&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-11-23T16:50:32-04:00</dc:date>
        <title>operation_centric_hardware_abstraction</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=operation_centric_hardware_abstraction&amp;rev=1353707432&amp;do=diff</link>
        <description>This research investigates a high-level hardware design framework that supports a new hardware design abstraction that is fundamentally different from RTL.  This framework is based on an operation-centric abstraction for hardware description. In an operation-centric description, the behavior of a system is decomposed
and described as a collection of atomic operations.  Check out   Bluespec.com for a commercial implementation.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=pipeline_synthesis_from_transaction-based_specifications&amp;rev=1353763188&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-11-24T08:19:48-04:00</dc:date>
        <title>pipeline_synthesis_from_transaction-based_specifications</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=pipeline_synthesis_from_transaction-based_specifications&amp;rev=1353763188&amp;do=diff</link>
        <description>Pipelining is a classic and widely used microarchitectural optimization to improve performance and efficiency. Pipelining a datapath by hand is tedious and error prone, as it requires the designer to reason about subtle corner cases when sequentially dependent operations are processed concurrently in different pipeline stages. Adding pipeline optimizations such as forwarding, speculation, and multithreading further exacerbates the problem. We are developing a novel transactional datapath specifi…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=projects_for_graduate_computer_architecture_courses&amp;rev=1260242415&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2009-12-07T22:20:15-04:00</dc:date>
        <title>projects_for_graduate_computer_architecture_courses</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=projects_for_graduate_computer_architecture_courses&amp;rev=1260242415&amp;do=diff</link>
        <description>I developed these four projects with Kai Yu and  Eric Chung, for  CMU 18-741 Advanced Computer Architecture in Fall 2005. The projects were given out in synch with the lectures. Each project lasts 2 to 3 weeks. The emphasis is on really figuring out what is going on in these bread-and-butter topics.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=random_musings&amp;rev=1360324993&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-02-08T07:03:13-04:00</dc:date>
        <title>random_musings</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=random_musings&amp;rev=1360324993&amp;do=diff</link>
        <description>About the Undergraduate Experience

	*  I have started to compile some (unsanctioned) recommendations for ECE undergrads. 
	*  Do you have the knack?

	*  A short overview of undergraduate research and graduate studies opportunities for ECE sophomores in 18-200.  Undergraduates, from CMU and elsewhere, interested in summer research at CMU/ECE should apply here.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=reliable_processors_and_systems&amp;rev=1298071083&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-02-18T18:18:03-04:00</dc:date>
        <title>reliable_processors_and_systems</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=reliable_processors_and_systems&amp;rev=1298071083&amp;do=diff</link>
        <description>This research investigates the impact of soft-error tolerance in future deep-submicron microprocessor designs. The study investigates different options to achieve the desired level of protection against soft errors. This research effort is in part supported by NSF through a CAREER Award.   The  TRUSS Project (Total Reliability Using Scalable Servers) develops a reliable, available, and serviceable (RAS) hardware platform based on a distributed cluster of commodity blade servers.  The goal of the…</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=research&amp;rev=1363604551&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-03-18T07:02:31-04:00</dc:date>
        <title>research</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=research&amp;rev=1363604551&amp;do=diff</link>
        <description>James C. Hoe is interested in many aspects of computer architecture and digital hardware design.  His current research focuses on computer architecture, processor microarchitecture, simulation and FPGA emulation of computer systems, and tools for high-level hardware design and synthesis.  (List of Publications)</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=smarts_simulation_sampling&amp;rev=1337903516&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-05-24T19:51:56-04:00</dc:date>
        <title>smarts_simulation_sampling</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=smarts_simulation_sampling&amp;rev=1337903516&amp;do=diff</link>
        <description>SMARTS is a framework that applies statistical sampling to accelerate microarchitecture simulation. It employs systematic sampling to measure only a very small portion of the entire application being simulated. The accelerated simulation rate allows complete benchmarks to be used in performance studies. SMARTS is a part of  SimFlex.  SMARTS/TurboSMARTS and SimFlex tools are available for  download.</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=students&amp;rev=1360330479&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2013-02-08T08:34:39-04:00</dc:date>
        <title>students</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=students&amp;rev=1360330479&amp;do=diff</link>
        <description>Postdoc Position Opening


I am recruiting a postdoc with background in signal/image/media processing and with excellent programming and/or hardware design skills (CPU/GPU/FPGA/ASIC, etc.).  Please contact me by email with a PDF of your CV.

MS Independent Research Projects


I am recruiting 1 or 2 CMU MS students who want to work on Independent Research Projects for credit or pay.   (See Details)</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching&amp;rev=1314367928&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2011-08-26T10:12:08-04:00</dc:date>
        <title>teaching</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching&amp;rev=1314367928&amp;do=diff</link>
        <description>*  Teaching History

	*  A Term Project for Teaching Superscalar Out-of-Order

	*  Projects for Graduate Computer Architecture Courses

	*  HW/SW Co-Design Projects

	*  Random Musings</description>
    </item>
    <item rdf:about="http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching_history&amp;rev=1353365216&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2012-11-19T17:46:56-04:00</dc:date>
        <title>teaching_history</title>
        <link>http://www.ece.cmu.edu/~jhoe/doku/doku.php?id=teaching_history&amp;rev=1353365216&amp;do=diff</link>
        <description>* 18-100 Introduction to Electrical and Computer Engineering
 ECE Course Description
 Fall 2012 Syllabus and Lecture Notes
 Spring 2013, Fall 2012, Spring 2012, Fall 2011

	* 18-200 Emerging Trends in Electrical and Computer Engineering
 ECE Course Description
 Fall 2012, Fall 2011, Fall 2010, Fall 2009</description>
    </item>
</rdf:RDF>
