#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug  3 12:12:07 2025
# Process ID: 23814
# Current directory: /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1
# Command line: vivado -log camera_test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source camera_test_top.tcl -notrace
# Log file: /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top.vdi
# Journal file: /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/vivado.jou
# Running On: ghermann-Inspiron-16-7620-2-in-1, OS: Linux, CPU Frequency: 1484.391 MHz, CPU Physical cores: 12, Host memory: 16437 MB
#-----------------------------------------------------------
source camera_test_top.tcl -notrace
Command: link_design -top camera_test_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1659.875 ; gain = 0.000 ; free physical = 2282 ; free virtual = 9976
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_inst UUID: b65d52e4-76d5-562d-b429-2afca0f6d0a3 
Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Finished Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[*]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[*]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sioc'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sioc'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_siod'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_siod'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:173]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports cam_xclk]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:173]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:174]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports cam_xclk]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:174]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cam_sioc'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:188]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports cam_sioc]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:188]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cam_sioc'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:189]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports cam_sioc]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:189]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cam_siod'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:190]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports cam_siod]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:190]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cam_siod'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:191]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports cam_siod]'. [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc:191]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/ghermann/Desktop/camera_test/camera_test.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.340 ; gain = 0.000 ; free physical = 2184 ; free virtual = 9878
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

9 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.340 ; gain = 495.809 ; free physical = 2184 ; free virtual = 9878
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1911.152 ; gain = 86.812 ; free physical = 2179 ; free virtual = 9872

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20a1c0f6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.980 ; gain = 454.828 ; free physical = 1706 ; free virtual = 9440

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c363300abeb4feb8.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.715 ; gain = 0.000 ; free physical = 1387 ; free virtual = 9103
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2724d8b09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.715 ; gain = 20.812 ; free physical = 1387 ; free virtual = 9103

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14318e3ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.715 ; gain = 20.812 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c81c366c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.715 ; gain = 20.812 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 20833ad5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.715 ; gain = 20.812 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Sweep, 874 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 20833ad5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.730 ; gain = 52.828 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 20833ad5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.730 ; gain = 52.828 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 20833ad5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.730 ; gain = 52.828 ; free physical = 1384 ; free virtual = 9100
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              15  |                                             80  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              67  |                                            874  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2703.730 ; gain = 0.000 ; free physical = 1384 ; free virtual = 9100
Ending Logic Optimization Task | Checksum: 1820dfb0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2703.730 ; gain = 52.828 ; free physical = 1384 ; free virtual = 9100

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1a0f70095

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 1388 ; free virtual = 9104
Ending Power Optimization Task | Checksum: 1a0f70095

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2946.676 ; gain = 242.945 ; free physical = 1396 ; free virtual = 9112

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a0f70095

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 1396 ; free virtual = 9112

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 1396 ; free virtual = 9112
Ending Netlist Obfuscation Task | Checksum: 10d2f9422

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 1396 ; free virtual = 9112
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2946.676 ; gain = 1122.336 ; free physical = 1396 ; free virtual = 9112
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2946.676 ; gain = 0.000 ; free physical = 1391 ; free virtual = 9108
INFO: [Common 17-1381] The checkpoint '/home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file camera_test_top_drc_opted.rpt -pb camera_test_top_drc_opted.pb -rpx camera_test_top_drc_opted.rpx
Command: report_drc -file camera_test_top_drc_opted.rpt -pb camera_test_top_drc_opted.pb -rpx camera_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1324 ; free virtual = 9041
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10610bd5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1324 ; free virtual = 9041
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1324 ; free virtual = 9041

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 72b550b7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1331 ; free virtual = 9051

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15fd79558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1332 ; free virtual = 9054

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15fd79558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1332 ; free virtual = 9054
Phase 1 Placer Initialization | Checksum: 15fd79558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1332 ; free virtual = 9055

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8a8bc7da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9199

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12a8b7ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1485 ; free virtual = 9208

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12a8b7ee4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1485 ; free virtual = 9208

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 168fc632d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1501 ; free virtual = 9225

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 127 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 58 nets or LUTs. Breaked 0 LUT, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1487 ; free virtual = 9213

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             58  |                    58  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10e44c346

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1488 ; free virtual = 9214
Phase 2.4 Global Placement Core | Checksum: 19b895e34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1486 ; free virtual = 9213
Phase 2 Global Placement | Checksum: 19b895e34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1486 ; free virtual = 9213

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ebebe51e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1485 ; free virtual = 9212

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 68c11eae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1482 ; free virtual = 9209

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: af53a539

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1482 ; free virtual = 9209

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1380c1dbb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1482 ; free virtual = 9209

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aa18dc1c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1474 ; free virtual = 9201

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b93684e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1473 ; free virtual = 9200

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ba896642

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1473 ; free virtual = 9200
Phase 3 Detail Placement | Checksum: 1ba896642

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1473 ; free virtual = 9200

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144998378

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.781 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a069be5c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d6bb7c75

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
Phase 4.1.1.1 BUFG Insertion | Checksum: 144998378

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.781. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f369f6f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
Phase 4.1 Post Commit Optimization | Checksum: f369f6f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f369f6f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f369f6f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
Phase 4.3 Placer Reporting | Checksum: f369f6f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12abca7f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
Ending Placer Task | Checksum: 106ef56ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1469 ; free virtual = 9196
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1402 ; free virtual = 9184
INFO: [Common 17-1381] The checkpoint '/home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file camera_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1364 ; free virtual = 9143
INFO: [runtcl-4] Executing : report_utilization -file camera_test_top_utilization_placed.rpt -pb camera_test_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file camera_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1359 ; free virtual = 9163
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1342 ; free virtual = 9147
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1316 ; free virtual = 9126
INFO: [Common 17-1381] The checkpoint '/home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab4e9be3 ConstDB: 0 ShapeSum: 5ba0baca RouteDB: 0
Post Restoration Checksum: NetGraph: ec926db NumContArr: fbf6e68f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10ac00d6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1275 ; free virtual = 9032

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10ac00d6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1234 ; free virtual = 8991

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10ac00d6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1234 ; free virtual = 8992
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c7bde3b1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1266 ; free virtual = 8976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.835  | TNS=0.000  | WHS=-0.171 | THS=-73.848|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: ecfabce8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1266 ; free virtual = 8977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.835  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: d9d4d378

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1265 ; free virtual = 8980

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2806
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2806
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d9d4d378

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1258 ; free virtual = 8972

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d9d4d378

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1258 ; free virtual = 8972
Phase 3 Initial Routing | Checksum: 1603ee58e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1250 ; free virtual = 8965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a624146f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1256 ; free virtual = 8971

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 218712fc0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.406  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 22e2572b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969
Phase 4 Rip-up And Reroute | Checksum: 22e2572b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22e2572b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22e2572b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969
Phase 5 Delay and Skew Optimization | Checksum: 22e2572b0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21d7b8fed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1254 ; free virtual = 8969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.521  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1563f42f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1257 ; free virtual = 8972
Phase 6 Post Hold Fix | Checksum: 1563f42f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1257 ; free virtual = 8972

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.413948 %
  Global Horizontal Routing Utilization  = 0.525609 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1563f42f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1257 ; free virtual = 8973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1563f42f9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1257 ; free virtual = 8973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9c31a099

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1256 ; free virtual = 8971

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.521  | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9c31a099

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8975
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1287 ; free virtual = 9002

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1287 ; free virtual = 9002
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2961.734 ; gain = 0.000 ; free physical = 1286 ; free virtual = 9006
INFO: [Common 17-1381] The checkpoint '/home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file camera_test_top_drc_routed.rpt -pb camera_test_top_drc_routed.pb -rpx camera_test_top_drc_routed.rpx
Command: report_drc -file camera_test_top_drc_routed.rpt -pb camera_test_top_drc_routed.pb -rpx camera_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file camera_test_top_methodology_drc_routed.rpt -pb camera_test_top_methodology_drc_routed.pb -rpx camera_test_top_methodology_drc_routed.rpx
Command: report_methodology -file camera_test_top_methodology_drc_routed.rpt -pb camera_test_top_methodology_drc_routed.pb -rpx camera_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ghermann/Desktop/camera_test/camera_test.runs/impl_1/camera_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file camera_test_top_power_routed.rpt -pb camera_test_top_power_summary_routed.pb -rpx camera_test_top_power_routed.rpx
Command: report_power -file camera_test_top_power_routed.rpt -pb camera_test_top_power_summary_routed.pb -rpx camera_test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file camera_test_top_route_status.rpt -pb camera_test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file camera_test_top_timing_summary_routed.rpt -pb camera_test_top_timing_summary_routed.pb -rpx camera_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file camera_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file camera_test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file camera_test_top_bus_skew_routed.rpt -pb camera_test_top_bus_skew_routed.pb -rpx camera_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Aug  3 12:13:15 2025...
