/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  reg [18:0] _01_;
  wire [16:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_9z;
  wire [29:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_49z = ~celloutsig_0_17z;
  assign celloutsig_1_13z = in_data[126] | ~(celloutsig_1_3z[0]);
  assign celloutsig_0_17z = celloutsig_0_4z | celloutsig_0_9z[0];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[85];
  assign celloutsig_1_5z = in_data[117:112] + { in_data[179:177], celloutsig_1_3z };
  assign celloutsig_1_6z = _00_ + celloutsig_1_0z[17:15];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_2z[16:0], celloutsig_0_0z, celloutsig_0_0z };
  reg [16:0] _11_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _11_ <= 17'h00000;
    else _11_ <= { celloutsig_1_0z[13:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[16:14], _00_, _02_[10:0] } = _11_;
  assign celloutsig_1_1z = in_data[150:138] && celloutsig_1_0z[22:10];
  assign celloutsig_1_16z = { _00_[1:0], _02_[10:9] } && { celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_17z = ! { celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[81] & ~(in_data[54]);
  assign celloutsig_1_0z = in_data[177:148] * in_data[174:145];
  assign celloutsig_1_2z = { in_data[155:149], celloutsig_1_1z, celloutsig_1_1z } * in_data[161:153];
  assign celloutsig_1_19z = | celloutsig_1_2z[7:1];
  assign celloutsig_0_48z = ^ celloutsig_0_12z[7:1];
  assign celloutsig_1_15z = ^ { in_data[155:152], celloutsig_1_13z };
  assign celloutsig_1_3z = celloutsig_1_0z[13:11] >> in_data[139:137];
  assign celloutsig_0_12z = in_data[62:55] >> { _01_[17:15], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_18z = { in_data[127:124], celloutsig_1_5z, celloutsig_1_17z } << { celloutsig_1_6z[2:1], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[17:15] - celloutsig_0_5z[2:0];
  assign celloutsig_0_2z = { in_data[29:13], celloutsig_0_0z, celloutsig_0_1z } - { in_data[45:30], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[14:3] ~^ { in_data[57:48], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[3:2], celloutsig_1_1z } ~^ celloutsig_1_6z;
  assign celloutsig_0_11z = ~((_01_[16] & celloutsig_0_4z) | in_data[89]);
  assign _02_[13:11] = _00_;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
