<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: STM32H563xx</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___s_t_m32_h563xx.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">STM32H563xx<div class="ingroups"><a class="el" href="group___s_t.html">ST</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32H563xx:</div>
<div class="dyncontent">
<div class="center"><img src="group___s_t_m32_h563xx.png" border="0" usemap="#agroup______s__t__m32__h563xx" alt=""/></div>
<map name="agroup______s__t__m32__h563xx" id="agroup______s__t__m32__h563xx">
<area shape="rect" href="group___configuration__of___c_m_s_i_s.html" title=" " alt="" coords="248,5,414,32"/>
<area shape="rect" href="group___s_t.html" title=" " alt="" coords="5,31,44,57"/>
<area shape="rect" title=" " alt="" coords="92,31,200,57"/>
<area shape="rect" href="group___s_t_m32_h5xx__peripherals.html" title=" " alt="" coords="249,56,413,83"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__of___c_m_s_i_s.html">Configuration_of_CMSIS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_h5xx__peripherals.html">STM32H5xx_peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d2fe9ef1d513c3a97d30f98f0047c" id="r_ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga328d2fe9ef1d513c3a97d30f98f0047c">IDR</a></td></tr>
<tr class="separator:ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29f59e3e9149946df6717c205eaac7c" id="r_gaf29f59e3e9149946df6717c205eaac7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf29f59e3e9149946df6717c205eaac7c">INIT</a></td></tr>
<tr class="separator:gaf29f59e3e9149946df6717c205eaac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9037a11797290aef4ac48048c07e2e89" id="r_ga9037a11797290aef4ac48048c07e2e89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9037a11797290aef4ac48048c07e2e89">POL</a></td></tr>
<tr class="separator:ga9037a11797290aef4ac48048c07e2e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3008fbdf84a7a11b6bcd22e918d7e637" id="r_ga3008fbdf84a7a11b6bcd22e918d7e637"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3008fbdf84a7a11b6bcd22e918d7e637">RESERVED3</a> [246]</td></tr>
<tr class="separator:ga3008fbdf84a7a11b6bcd22e918d7e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbe8b1d96d0177374ee19ee2e7cd2be" id="r_gadcbe8b1d96d0177374ee19ee2e7cd2be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadcbe8b1d96d0177374ee19ee2e7cd2be">HWCFGR</a></td></tr>
<tr class="separator:gadcbe8b1d96d0177374ee19ee2e7cd2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6990ddf8ca53b7428075c079454fd959" id="r_ga6990ddf8ca53b7428075c079454fd959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6990ddf8ca53b7428075c079454fd959">VERR</a></td></tr>
<tr class="separator:ga6990ddf8ca53b7428075c079454fd959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291d80b2bf8ac4456dc9672839cb55f5" id="r_ga291d80b2bf8ac4456dc9672839cb55f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga291d80b2bf8ac4456dc9672839cb55f5">PIDR</a></td></tr>
<tr class="separator:ga291d80b2bf8ac4456dc9672839cb55f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4808f9b54b80ceb7d283165fe7c2e165" id="r_ga4808f9b54b80ceb7d283165fe7c2e165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4808f9b54b80ceb7d283165fe7c2e165">SIDR</a></td></tr>
<tr class="separator:ga4808f9b54b80ceb7d283165fe7c2e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b4be0d626a00f26bc295b379b3bba6" id="r_ga08b4be0d626a00f26bc295b379b3bba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga08b4be0d626a00f26bc295b379b3bba6">OAR1</a></td></tr>
<tr class="separator:ga08b4be0d626a00f26bc295b379b3bba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c57ffed0351fa064038939a6c0bbf6" id="r_gab5c57ffed0351fa064038939a6c0bbf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab5c57ffed0351fa064038939a6c0bbf6">OAR2</a></td></tr>
<tr class="separator:gab5c57ffed0351fa064038939a6c0bbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5576a30ffbe0a0800ce7788610327677" id="r_ga5576a30ffbe0a0800ce7788610327677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5576a30ffbe0a0800ce7788610327677">TIMINGR</a></td></tr>
<tr class="separator:ga5576a30ffbe0a0800ce7788610327677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95187d83f061ebbddd8668d0db3fbaa5" id="r_ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a></td></tr>
<tr class="separator:ga95187d83f061ebbddd8668d0db3fbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf427631ab4515bb1f16bf5869682c18b" id="r_gaf427631ab4515bb1f16bf5869682c18b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf427631ab4515bb1f16bf5869682c18b">PECR</a></td></tr>
<tr class="separator:gaf427631ab4515bb1f16bf5869682c18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c" id="r_ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72" id="r_gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa81f5cac584bdef4235fcc7e8fa745" id="r_ga8aa81f5cac584bdef4235fcc7e8fa745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8aa81f5cac584bdef4235fcc7e8fa745">RDR</a></td></tr>
<tr class="separator:ga8aa81f5cac584bdef4235fcc7e8fa745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee306460ef1b9b1d7d8b63a54a2eaa5" id="r_ga1ee306460ef1b9b1d7d8b63a54a2eaa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ee306460ef1b9b1d7d8b63a54a2eaa5">RDWR</a></td></tr>
<tr class="separator:ga1ee306460ef1b9b1d7d8b63a54a2eaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40540a209bca9f0e2045a5748e1803da" id="r_ga40540a209bca9f0e2045a5748e1803da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40540a209bca9f0e2045a5748e1803da">TDR</a></td></tr>
<tr class="separator:ga40540a209bca9f0e2045a5748e1803da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba0818215a57fad0c4292d40e98ab1c" id="r_ga5ba0818215a57fad0c4292d40e98ab1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ba0818215a57fad0c4292d40e98ab1c">TDWR</a></td></tr>
<tr class="separator:ga5ba0818215a57fad0c4292d40e98ab1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0192ed2c050b276be3183015e307867b" id="r_ga0192ed2c050b276be3183015e307867b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0192ed2c050b276be3183015e307867b">IBIDR</a></td></tr>
<tr class="separator:ga0192ed2c050b276be3183015e307867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2211292b2b08ba4c232d5e4d91116c" id="r_gafd2211292b2b08ba4c232d5e4d91116c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd2211292b2b08ba4c232d5e4d91116c">TGTTDR</a></td></tr>
<tr class="separator:gafd2211292b2b08ba4c232d5e4d91116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e46d43688bcc569d63b1da667e497" id="r_gac84e46d43688bcc569d63b1da667e497"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac84e46d43688bcc569d63b1da667e497">RESERVED2</a> [2]</td></tr>
<tr class="separator:gac84e46d43688bcc569d63b1da667e497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4542ea05a0b470ea36390d18618664" id="r_gadf4542ea05a0b470ea36390d18618664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf4542ea05a0b470ea36390d18618664">SER</a></td></tr>
<tr class="separator:gadf4542ea05a0b470ea36390d18618664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f0f833dbe064708de75d95c68c32fd" id="r_gab6f0f833dbe064708de75d95c68c32fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6f0f833dbe064708de75d95c68c32fd">RESERVED3</a> [2]</td></tr>
<tr class="separator:gab6f0f833dbe064708de75d95c68c32fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed92ad6e80b4c577d8f78cb77ac11f4e" id="r_gaed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a></td></tr>
<tr class="separator:gaed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddf7c5c07df077c74c0ce1c16ca1210" id="r_ga7ddf7c5c07df077c74c0ce1c16ca1210"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ddf7c5c07df077c74c0ce1c16ca1210">RESERVED4</a> [3]</td></tr>
<tr class="separator:ga7ddf7c5c07df077c74c0ce1c16ca1210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7642c419e7ec7eb43d4fc73b46fcabf4" id="r_ga7642c419e7ec7eb43d4fc73b46fcabf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7642c419e7ec7eb43d4fc73b46fcabf4">EVR</a></td></tr>
<tr class="separator:ga7642c419e7ec7eb43d4fc73b46fcabf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4645da279d80b4d5926843246884dba" id="r_gae4645da279d80b4d5926843246884dba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae4645da279d80b4d5926843246884dba">CEVR</a></td></tr>
<tr class="separator:gae4645da279d80b4d5926843246884dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4bebbe6b0ac5c1518bc6efb1086fd9" id="r_gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7877bd52406b5711ea7be08386db20e6" id="r_ga7877bd52406b5711ea7be08386db20e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7877bd52406b5711ea7be08386db20e6">DEVR0</a></td></tr>
<tr class="separator:ga7877bd52406b5711ea7be08386db20e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e479b4a57e557d0ccad3578c5cf9a5" id="r_ga95e479b4a57e557d0ccad3578c5cf9a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95e479b4a57e557d0ccad3578c5cf9a5">DEVRX</a> [4]</td></tr>
<tr class="separator:ga95e479b4a57e557d0ccad3578c5cf9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436b0a0901fb6307a7579a26a4eb05eb" id="r_ga436b0a0901fb6307a7579a26a4eb05eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga436b0a0901fb6307a7579a26a4eb05eb">RESERVED6</a> [7]</td></tr>
<tr class="separator:ga436b0a0901fb6307a7579a26a4eb05eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad816611434fcd61c503c575020081143" id="r_gad816611434fcd61c503c575020081143"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad816611434fcd61c503c575020081143">MAXRLR</a></td></tr>
<tr class="separator:gad816611434fcd61c503c575020081143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c2488027e044d626918ad7192420bc" id="r_ga08c2488027e044d626918ad7192420bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga08c2488027e044d626918ad7192420bc">MAXWLR</a></td></tr>
<tr class="separator:ga08c2488027e044d626918ad7192420bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d301cb239881c85459eae5d3783dbc" id="r_ga77d301cb239881c85459eae5d3783dbc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77d301cb239881c85459eae5d3783dbc">RESERVED7</a> [2]</td></tr>
<tr class="separator:ga77d301cb239881c85459eae5d3783dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d92ceafc5a03787a9782bf14187c24" id="r_ga86d92ceafc5a03787a9782bf14187c24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86d92ceafc5a03787a9782bf14187c24">TIMINGR0</a></td></tr>
<tr class="separator:ga86d92ceafc5a03787a9782bf14187c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850d09f904398448b2c064c928cce0c" id="r_gad850d09f904398448b2c064c928cce0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad850d09f904398448b2c064c928cce0c">TIMINGR1</a></td></tr>
<tr class="separator:gad850d09f904398448b2c064c928cce0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8c07eee76ef8809e568abc87b11bc2" id="r_gacd8c07eee76ef8809e568abc87b11bc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacd8c07eee76ef8809e568abc87b11bc2">TIMINGR2</a></td></tr>
<tr class="separator:gacd8c07eee76ef8809e568abc87b11bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89374cc638b7a8846cadbfca23a909f8" id="r_ga89374cc638b7a8846cadbfca23a909f8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89374cc638b7a8846cadbfca23a909f8">RESERVED9</a> [5]</td></tr>
<tr class="separator:ga89374cc638b7a8846cadbfca23a909f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b825594b22d78419cd9e5d169f78b9c" id="r_ga9b825594b22d78419cd9e5d169f78b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b825594b22d78419cd9e5d169f78b9c">BCR</a></td></tr>
<tr class="separator:ga9b825594b22d78419cd9e5d169f78b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6225cb8f4938f98204d11afaffd41c9" id="r_gaf6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:gaf6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb79976eb85fc20b972bb37020aac9a6" id="r_gafb79976eb85fc20b972bb37020aac9a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb79976eb85fc20b972bb37020aac9a6">GETCAPR</a></td></tr>
<tr class="separator:gafb79976eb85fc20b972bb37020aac9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb025a82fdd7c05cb9dd4a7001b46e0c" id="r_gabb025a82fdd7c05cb9dd4a7001b46e0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabb025a82fdd7c05cb9dd4a7001b46e0c">CRCAPR</a></td></tr>
<tr class="separator:gabb025a82fdd7c05cb9dd4a7001b46e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04442da66b2182f0e346d543497f7305" id="r_ga04442da66b2182f0e346d543497f7305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04442da66b2182f0e346d543497f7305">GETMXDSR</a></td></tr>
<tr class="separator:ga04442da66b2182f0e346d543497f7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f78d9cbe494684e8e217d0e9e7e4e" id="r_ga5e1f78d9cbe494684e8e217d0e9e7e4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1f78d9cbe494684e8e217d0e9e7e4e">EPIDR</a></td></tr>
<tr class="separator:ga5e1f78d9cbe494684e8e217d0e9e7e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896bbb7153af0b67ad772360feaceeb4" id="r_ga896bbb7153af0b67ad772360feaceeb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a></td></tr>
<tr class="separator:ga896bbb7153af0b67ad772360feaceeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb55b037b800a25852736afdd7a258" id="r_gac2bb55b037b800a25852736afdd7a258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a></td></tr>
<tr class="separator:gac2bb55b037b800a25852736afdd7a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9028b8bcb5118b7073165fb50fcd559" id="r_gae9028b8bcb5118b7073165fb50fcd559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a></td></tr>
<tr class="separator:gae9028b8bcb5118b7073165fb50fcd559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a200e12acad17a5c7d2059159ea7e1" id="r_gad0a200e12acad17a5c7d2059159ea7e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a></td></tr>
<tr class="separator:gad0a200e12acad17a5c7d2059159ea7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804c7e15dbb587c7ea25511f6a7809f7" id="r_ga804c7e15dbb587c7ea25511f6a7809f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a></td></tr>
<tr class="separator:ga804c7e15dbb587c7ea25511f6a7809f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e45f9c9d67e384187b25334ba0a3e3d" id="r_ga2e45f9c9d67e384187b25334ba0a3e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a></td></tr>
<tr class="separator:ga2e45f9c9d67e384187b25334ba0a3e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c435f0e34ace4421241cd5c3ae87fc2" id="r_ga4c435f0e34ace4421241cd5c3ae87fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a></td></tr>
<tr class="separator:ga4c435f0e34ace4421241cd5c3ae87fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1590b77e57f17e75193da259da72095e" id="r_ga1590b77e57f17e75193da259da72095e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1590b77e57f17e75193da259da72095e">DHR12RD</a></td></tr>
<tr class="separator:ga1590b77e57f17e75193da259da72095e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc269320aff0a6482730224a4b641a59" id="r_gacc269320aff0a6482730224a4b641a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacc269320aff0a6482730224a4b641a59">DHR12LD</a></td></tr>
<tr class="separator:gacc269320aff0a6482730224a4b641a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590269cba8412f1be96b0ddb846ef44" id="r_ga9590269cba8412f1be96b0ddb846ef44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9590269cba8412f1be96b0ddb846ef44">DHR8RD</a></td></tr>
<tr class="separator:ga9590269cba8412f1be96b0ddb846ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa710505be03a41981c35bacc7ce20746" id="r_gaa710505be03a41981c35bacc7ce20746"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa710505be03a41981c35bacc7ce20746">DOR1</a></td></tr>
<tr class="separator:gaa710505be03a41981c35bacc7ce20746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9fb810b0cf6cbc1280c5c63be2418b" id="r_gaba9fb810b0cf6cbc1280c5c63be2418b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a></td></tr>
<tr class="separator:gaba9fb810b0cf6cbc1280c5c63be2418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97" id="r_ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798" id="r_ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b1c5dc8845e9975fd4e389f3d61df" id="r_ga2f1b1c5dc8845e9975fd4e389f3d61df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2f1b1c5dc8845e9975fd4e389f3d61df">SHSR1</a></td></tr>
<tr class="separator:ga2f1b1c5dc8845e9975fd4e389f3d61df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed474a60e57e7957d5ecc165ea1b770" id="r_ga2ed474a60e57e7957d5ecc165ea1b770"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ed474a60e57e7957d5ecc165ea1b770">SHSR2</a></td></tr>
<tr class="separator:ga2ed474a60e57e7957d5ecc165ea1b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bcc4a8d05220fba0dc44a6cd289a5b" id="r_ga32bcc4a8d05220fba0dc44a6cd289a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga32bcc4a8d05220fba0dc44a6cd289a5b">SHHR</a></td></tr>
<tr class="separator:ga32bcc4a8d05220fba0dc44a6cd289a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa3fb0105403a3cc45c5199a7cf18aa" id="r_ga0fa3fb0105403a3cc45c5199a7cf18aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0fa3fb0105403a3cc45c5199a7cf18aa">SHRR</a></td></tr>
<tr class="separator:ga0fa3fb0105403a3cc45c5199a7cf18aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af7ed279805b92b841f3a586bebf6ff" id="r_ga9af7ed279805b92b841f3a586bebf6ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9af7ed279805b92b841f3a586bebf6ff">RESERVED</a> [1]</td></tr>
<tr class="separator:ga9af7ed279805b92b841f3a586bebf6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9821924bd79574169e64a42d8fcd2bf" id="r_gab9821924bd79574169e64a42d8fcd2bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9821924bd79574169e64a42d8fcd2bf">AUTOCR</a></td></tr>
<tr class="separator:gab9821924bd79574169e64a42d8fcd2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445dd5529e7dc6a4fa2fec4f78da2692" id="r_ga445dd5529e7dc6a4fa2fec4f78da2692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga445dd5529e7dc6a4fa2fec4f78da2692">DIN</a></td></tr>
<tr class="separator:ga445dd5529e7dc6a4fa2fec4f78da2692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7060ac1ed928ee931d7664650f2dcf75" id="r_ga7060ac1ed928ee931d7664650f2dcf75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7060ac1ed928ee931d7664650f2dcf75">STR</a></td></tr>
<tr class="separator:ga7060ac1ed928ee931d7664650f2dcf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cdb629fbb2bfa63db818ac846847a1" id="r_ga02cdb629fbb2bfa63db818ac846847a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga02cdb629fbb2bfa63db818ac846847a1">HR</a> [5]</td></tr>
<tr class="separator:ga02cdb629fbb2bfa63db818ac846847a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae845b86e973b4bf8a33c447c261633f6" id="r_gae845b86e973b4bf8a33c447c261633f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae845b86e973b4bf8a33c447c261633f6">IMR</a></td></tr>
<tr class="separator:gae845b86e973b4bf8a33c447c261633f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31675cbea6dc1b5f7de162884a4bb6eb" id="r_ga31675cbea6dc1b5f7de162884a4bb6eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga31675cbea6dc1b5f7de162884a4bb6eb">RESERVED</a> [52]</td></tr>
<tr class="separator:ga31675cbea6dc1b5f7de162884a4bb6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb521a6641fbbbccfcd6c3906382326c" id="r_gacb521a6641fbbbccfcd6c3906382326c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacb521a6641fbbbccfcd6c3906382326c">CSR</a> [103]</td></tr>
<tr class="separator:gacb521a6641fbbbccfcd6c3906382326c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f057a89e692f5ef831d8788df55114" id="r_ga56f057a89e692f5ef831d8788df55114"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56f057a89e692f5ef831d8788df55114">HR</a> [16]</td></tr>
<tr class="separator:ga56f057a89e692f5ef831d8788df55114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb377f2e045d82f5052189be3b004324" id="r_gacb377f2e045d82f5052189be3b004324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacb377f2e045d82f5052189be3b004324">NSCR</a></td></tr>
<tr class="separator:gacb377f2e045d82f5052189be3b004324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845a96f74eb9e952921091c4c621242e" id="r_ga845a96f74eb9e952921091c4c621242e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga845a96f74eb9e952921091c4c621242e">HTCR</a></td></tr>
<tr class="separator:ga845a96f74eb9e952921091c4c621242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24df28d0e440321b21f6f07b3bb93dea" id="r_ga24df28d0e440321b21f6f07b3bb93dea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga24df28d0e440321b21f6f07b3bb93dea">IDCODE</a></td></tr>
<tr class="separator:ga24df28d0e440321b21f6f07b3bb93dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c36c82c92159d332e737b3eb3e91f8" id="r_ga28c36c82c92159d332e737b3eb3e91f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28c36c82c92159d332e737b3eb3e91f8">APB1FZR1</a></td></tr>
<tr class="separator:ga28c36c82c92159d332e737b3eb3e91f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2e6232df2a59e1404b361408dcd3af" id="r_gacd2e6232df2a59e1404b361408dcd3af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacd2e6232df2a59e1404b361408dcd3af">APB1FZR2</a></td></tr>
<tr class="separator:gacd2e6232df2a59e1404b361408dcd3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c34e6f73e221c57a5464377d5caf82" id="r_ga28c34e6f73e221c57a5464377d5caf82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28c34e6f73e221c57a5464377d5caf82">APB2FZR</a></td></tr>
<tr class="separator:ga28c34e6f73e221c57a5464377d5caf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae200ad41b304021a64db413b65451d37" id="r_gae200ad41b304021a64db413b65451d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae200ad41b304021a64db413b65451d37">APB3FZR</a></td></tr>
<tr class="separator:gae200ad41b304021a64db413b65451d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3efc9075a17b5d4cb755c8e3bcf6ddd" id="r_gac3efc9075a17b5d4cb755c8e3bcf6ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac3efc9075a17b5d4cb755c8e3bcf6ddd">AHB1FZR</a></td></tr>
<tr class="separator:gac3efc9075a17b5d4cb755c8e3bcf6ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a06e2c31bc558bda13b677f0d9d068" id="r_gab3a06e2c31bc558bda13b677f0d9d068"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3a06e2c31bc558bda13b677f0d9d068">RESERVED2</a> [54]</td></tr>
<tr class="separator:gab3a06e2c31bc558bda13b677f0d9d068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1535b497ca99be6e7bb7202de240a5bf" id="r_ga1535b497ca99be6e7bb7202de240a5bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1535b497ca99be6e7bb7202de240a5bf">DBG_AUTH_HOST</a></td></tr>
<tr class="separator:ga1535b497ca99be6e7bb7202de240a5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf88d51d1fce8331abded4f3059c448b" id="r_gadf88d51d1fce8331abded4f3059c448b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf88d51d1fce8331abded4f3059c448b">DBG_AUTH_DEV</a></td></tr>
<tr class="separator:gadf88d51d1fce8331abded4f3059c448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ad227c819d2c1f9609cc00db7f745c" id="r_ga11ad227c819d2c1f9609cc00db7f745c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga11ad227c819d2c1f9609cc00db7f745c">DBG_AUTH_ACK</a></td></tr>
<tr class="separator:ga11ad227c819d2c1f9609cc00db7f745c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe433e1daadf2542c91d12e676617f9" id="r_gacfe433e1daadf2542c91d12e676617f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacfe433e1daadf2542c91d12e676617f9">RESERVED3</a> [945]</td></tr>
<tr class="separator:gacfe433e1daadf2542c91d12e676617f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c2ffe4107c2e28a0537f432ac35149" id="r_ga69c2ffe4107c2e28a0537f432ac35149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga69c2ffe4107c2e28a0537f432ac35149">PIDR4</a></td></tr>
<tr class="separator:ga69c2ffe4107c2e28a0537f432ac35149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa4a74e26f43de094444822ab00ffbc" id="r_ga6aa4a74e26f43de094444822ab00ffbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6aa4a74e26f43de094444822ab00ffbc">PIDR5</a></td></tr>
<tr class="separator:ga6aa4a74e26f43de094444822ab00ffbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f6ec200d585017549f7a67eb69fa44" id="r_ga82f6ec200d585017549f7a67eb69fa44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga82f6ec200d585017549f7a67eb69fa44">PIDR6</a></td></tr>
<tr class="separator:ga82f6ec200d585017549f7a67eb69fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269720ee501bc7dd86837b326ff84141" id="r_ga269720ee501bc7dd86837b326ff84141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga269720ee501bc7dd86837b326ff84141">PIDR7</a></td></tr>
<tr class="separator:ga269720ee501bc7dd86837b326ff84141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5cd4de32d2ce1f21a192927f3a37a6" id="r_ga7e5cd4de32d2ce1f21a192927f3a37a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e5cd4de32d2ce1f21a192927f3a37a6">PIDR0</a></td></tr>
<tr class="separator:ga7e5cd4de32d2ce1f21a192927f3a37a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa877b2e413b85ea14d926ed8e284bb00" id="r_gaa877b2e413b85ea14d926ed8e284bb00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa877b2e413b85ea14d926ed8e284bb00">PIDR1</a></td></tr>
<tr class="separator:gaa877b2e413b85ea14d926ed8e284bb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a6f03a67a6f06fa4948257778a6aa7" id="r_ga64a6f03a67a6f06fa4948257778a6aa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64a6f03a67a6f06fa4948257778a6aa7">PIDR2</a></td></tr>
<tr class="separator:ga64a6f03a67a6f06fa4948257778a6aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c48999b2ee7093e22c8d346df4e9a68" id="r_ga9c48999b2ee7093e22c8d346df4e9a68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c48999b2ee7093e22c8d346df4e9a68">PIDR3</a></td></tr>
<tr class="separator:ga9c48999b2ee7093e22c8d346df4e9a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2bdc9a5ee48c0814fd86cc6808f506" id="r_gabc2bdc9a5ee48c0814fd86cc6808f506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabc2bdc9a5ee48c0814fd86cc6808f506">CIDR0</a></td></tr>
<tr class="separator:gabc2bdc9a5ee48c0814fd86cc6808f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be8ec4d2f7049813ba3a4b784ee1f3a" id="r_ga4be8ec4d2f7049813ba3a4b784ee1f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4be8ec4d2f7049813ba3a4b784ee1f3a">CIDR1</a></td></tr>
<tr class="separator:ga4be8ec4d2f7049813ba3a4b784ee1f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb7b0160d06696ae317e678bae0c8ca" id="r_ga9bb7b0160d06696ae317e678bae0c8ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bb7b0160d06696ae317e678bae0c8ca">CIDR2</a></td></tr>
<tr class="separator:ga9bb7b0160d06696ae317e678bae0c8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb91b58b52c1f4638f373efd5bf8aa1" id="r_gadbb91b58b52c1f4638f373efd5bf8aa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadbb91b58b52c1f4638f373efd5bf8aa1">CIDR3</a></td></tr>
<tr class="separator:gadbb91b58b52c1f4638f373efd5bf8aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa196fddf0ba7d6e3ce29bdb04eb38b94" id="r_gaa196fddf0ba7d6e3ce29bdb04eb38b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a></td></tr>
<tr class="separator:gaa196fddf0ba7d6e3ce29bdb04eb38b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524e134cec519206cb41d0545e382978" id="r_ga524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:ga524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc4ec74be864c929261e0810f2fd7f0" id="r_ga9cc4ec74be864c929261e0810f2fd7f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9cc4ec74be864c929261e0810f2fd7f0">ESCR</a></td></tr>
<tr class="separator:ga9cc4ec74be864c929261e0810f2fd7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf751d49ef824c1636c78822ecae066f4" id="r_gaf751d49ef824c1636c78822ecae066f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf751d49ef824c1636c78822ecae066f4">ESUR</a></td></tr>
<tr class="separator:gaf751d49ef824c1636c78822ecae066f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919b70dd8762e44263a02dfbafc7b8ce" id="r_ga919b70dd8762e44263a02dfbafc7b8ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</a></td></tr>
<tr class="separator:ga919b70dd8762e44263a02dfbafc7b8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ccc5d081bbee3c61ae9aa5e0c83af9" id="r_gaa3ccc5d081bbee3c61ae9aa5e0c83af9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</a></td></tr>
<tr class="separator:gaa3ccc5d081bbee3c61ae9aa5e0c83af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6deac9db4276f5f49e6c450bb85f08c9" id="r_ga6deac9db4276f5f49e6c450bb85f08c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6deac9db4276f5f49e6c450bb85f08c9">RIS</a></td></tr>
<tr class="separator:ga6deac9db4276f5f49e6c450bb85f08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba38fabf19f3281498431e76b2b4eb4" id="r_ga8ba38fabf19f3281498431e76b2b4eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ba38fabf19f3281498431e76b2b4eb4">MIS</a></td></tr>
<tr class="separator:ga8ba38fabf19f3281498431e76b2b4eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03de462eb3f92e5a629f830826eb096" id="r_gad03de462eb3f92e5a629f830826eb096"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad03de462eb3f92e5a629f830826eb096">RESERVED1</a> [4]</td></tr>
<tr class="separator:gad03de462eb3f92e5a629f830826eb096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28708479372d0271966ded96952e7e9" id="r_gaf28708479372d0271966ded96952e7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf28708479372d0271966ded96952e7e9">RCFGLOCKR</a></td></tr>
<tr class="separator:gaf28708479372d0271966ded96952e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524e134cec519206cb41d0545e382978" id="r_ga524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:ga524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb4b1b9401a4c7cff62b2c0e0af9cd3" id="r_gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">SMISR</a></td></tr>
<tr class="separator:gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539923e2064868e7e609778474e3dd4b" id="r_ga539923e2064868e7e609778474e3dd4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga539923e2064868e7e609778474e3dd4b">CLBAR</a></td></tr>
<tr class="separator:ga539923e2064868e7e609778474e3dd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02100607c2e943f29b0c4f3378a94507" id="r_ga02100607c2e943f29b0c4f3378a94507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga02100607c2e943f29b0c4f3378a94507">CFCR</a></td></tr>
<tr class="separator:ga02100607c2e943f29b0c4f3378a94507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2" id="r_ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97" id="r_ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8db476d2f152499f3014c8db1dca5a" id="r_ga1b8db476d2f152499f3014c8db1dca5a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b8db476d2f152499f3014c8db1dca5a">RESERVED2</a> [10]</td></tr>
<tr class="separator:ga1b8db476d2f152499f3014c8db1dca5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8969be36eab0c9fe3924bace354fb8" id="r_gada8969be36eab0c9fe3924bace354fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gada8969be36eab0c9fe3924bace354fb8">CTR1</a></td></tr>
<tr class="separator:gada8969be36eab0c9fe3924bace354fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9dfe7d89068455bb198d2da39f6cc1f" id="r_gaa9dfe7d89068455bb198d2da39f6cc1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9dfe7d89068455bb198d2da39f6cc1f">CTR2</a></td></tr>
<tr class="separator:gaa9dfe7d89068455bb198d2da39f6cc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841d752b5ed61f7743923a67e622c798" id="r_ga841d752b5ed61f7743923a67e622c798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga841d752b5ed61f7743923a67e622c798">CBR1</a></td></tr>
<tr class="separator:ga841d752b5ed61f7743923a67e622c798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ab99d74989193a551ecdde079dc3dd" id="r_gaf9ab99d74989193a551ecdde079dc3dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf9ab99d74989193a551ecdde079dc3dd">CSAR</a></td></tr>
<tr class="separator:gaf9ab99d74989193a551ecdde079dc3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e8f327c2b32c5be85ed81c45cb63a1" id="r_ga71e8f327c2b32c5be85ed81c45cb63a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga71e8f327c2b32c5be85ed81c45cb63a1">CDAR</a></td></tr>
<tr class="separator:ga71e8f327c2b32c5be85ed81c45cb63a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e7feb5c6da614440b430cf5900cb51" id="r_gab1e7feb5c6da614440b430cf5900cb51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1e7feb5c6da614440b430cf5900cb51">CTR3</a></td></tr>
<tr class="separator:gab1e7feb5c6da614440b430cf5900cb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45091d7b6c2b327a52d6cc146fda7adc" id="r_ga45091d7b6c2b327a52d6cc146fda7adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga45091d7b6c2b327a52d6cc146fda7adc">CBR2</a></td></tr>
<tr class="separator:ga45091d7b6c2b327a52d6cc146fda7adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ce1cda5c1a5d1759798d1d926f034f" id="r_ga61ce1cda5c1a5d1759798d1d926f034f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga61ce1cda5c1a5d1759798d1d926f034f">RESERVED3</a> [8]</td></tr>
<tr class="separator:ga61ce1cda5c1a5d1759798d1d926f034f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64267592cd4d0ea6184929dcc7e1333d" id="r_ga64267592cd4d0ea6184929dcc7e1333d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64267592cd4d0ea6184929dcc7e1333d">CLLR</a></td></tr>
<tr class="separator:ga64267592cd4d0ea6184929dcc7e1333d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20acbcac1c35f66de94c9ff0e2ddc7b0" id="r_ga20acbcac1c35f66de94c9ff0e2ddc7b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20acbcac1c35f66de94c9ff0e2ddc7b0">MACCR</a></td></tr>
<tr class="separator:ga20acbcac1c35f66de94c9ff0e2ddc7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda649334cc152ed46e8e573be3e039" id="r_ga2cda649334cc152ed46e8e573be3e039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2cda649334cc152ed46e8e573be3e039">MACECR</a></td></tr>
<tr class="separator:ga2cda649334cc152ed46e8e573be3e039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a9f12755f6e3b3057aff8fb69b0283" id="r_gab7a9f12755f6e3b3057aff8fb69b0283"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab7a9f12755f6e3b3057aff8fb69b0283">MACPFR</a></td></tr>
<tr class="separator:gab7a9f12755f6e3b3057aff8fb69b0283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a93ce5cde4224fe09eb265bb824066" id="r_gae6a93ce5cde4224fe09eb265bb824066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae6a93ce5cde4224fe09eb265bb824066">MACWTR</a></td></tr>
<tr class="separator:gae6a93ce5cde4224fe09eb265bb824066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16704a07ec30687902c294e5930ded70" id="r_ga16704a07ec30687902c294e5930ded70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga16704a07ec30687902c294e5930ded70">MACHT0R</a></td></tr>
<tr class="separator:ga16704a07ec30687902c294e5930ded70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fa615d5b7380b9d517c12e4dd54df3" id="r_ga49fa615d5b7380b9d517c12e4dd54df3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga49fa615d5b7380b9d517c12e4dd54df3">MACHT1R</a></td></tr>
<tr class="separator:ga49fa615d5b7380b9d517c12e4dd54df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f50589a9bc5a56a3be99659cac7e0b" id="r_gaa0f50589a9bc5a56a3be99659cac7e0b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa0f50589a9bc5a56a3be99659cac7e0b">RESERVED1</a> [14]</td></tr>
<tr class="separator:gaa0f50589a9bc5a56a3be99659cac7e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6993caf09de42829defe5263fbcd72f1" id="r_ga6993caf09de42829defe5263fbcd72f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6993caf09de42829defe5263fbcd72f1">MACVTR</a></td></tr>
<tr class="separator:ga6993caf09de42829defe5263fbcd72f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c289e2c7a3c80fe5a2ed9b513fcf9f6" id="r_ga8c289e2c7a3c80fe5a2ed9b513fcf9f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8c289e2c7a3c80fe5a2ed9b513fcf9f6">MACVHTR</a></td></tr>
<tr class="separator:ga8c289e2c7a3c80fe5a2ed9b513fcf9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158" id="r_gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1576a3a3488c6406754a5eec9964210c" id="r_ga1576a3a3488c6406754a5eec9964210c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1576a3a3488c6406754a5eec9964210c">MACVIR</a></td></tr>
<tr class="separator:ga1576a3a3488c6406754a5eec9964210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a86d9b2d9a8fa53dab512d0bd93c51" id="r_gae9a86d9b2d9a8fa53dab512d0bd93c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9a86d9b2d9a8fa53dab512d0bd93c51">MACIVIR</a></td></tr>
<tr class="separator:gae9a86d9b2d9a8fa53dab512d0bd93c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a809438fc4550cec0c219bffed0f3a" id="r_ga26a809438fc4550cec0c219bffed0f3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26a809438fc4550cec0c219bffed0f3a">RESERVED4</a> [2]</td></tr>
<tr class="separator:ga26a809438fc4550cec0c219bffed0f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaeadf7a965ab111cf24ef5fa58dec3c" id="r_gabaeadf7a965ab111cf24ef5fa58dec3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabaeadf7a965ab111cf24ef5fa58dec3c">MACTFCR</a></td></tr>
<tr class="separator:gabaeadf7a965ab111cf24ef5fa58dec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e8984142ff0c4ead5a12076f773f9e" id="r_gab4e8984142ff0c4ead5a12076f773f9e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab4e8984142ff0c4ead5a12076f773f9e">RESERVED5</a> [7]</td></tr>
<tr class="separator:gab4e8984142ff0c4ead5a12076f773f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e8042ba6554f188958eca07cf3e25" id="r_ga751e8042ba6554f188958eca07cf3e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga751e8042ba6554f188958eca07cf3e25">MACRFCR</a></td></tr>
<tr class="separator:ga751e8042ba6554f188958eca07cf3e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436b0a0901fb6307a7579a26a4eb05eb" id="r_ga436b0a0901fb6307a7579a26a4eb05eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga436b0a0901fb6307a7579a26a4eb05eb">RESERVED6</a> [7]</td></tr>
<tr class="separator:ga436b0a0901fb6307a7579a26a4eb05eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5e015d3963df17b47fdf3aa4116b47" id="r_ga8e5e015d3963df17b47fdf3aa4116b47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8e5e015d3963df17b47fdf3aa4116b47">MACISR</a></td></tr>
<tr class="separator:ga8e5e015d3963df17b47fdf3aa4116b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b4dfcb6c0a17db0f186237a04f34f8" id="r_gad4b4dfcb6c0a17db0f186237a04f34f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad4b4dfcb6c0a17db0f186237a04f34f8">MACIER</a></td></tr>
<tr class="separator:gad4b4dfcb6c0a17db0f186237a04f34f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a63d0d5e57edca712fe96d0cdaa69c" id="r_gad4a63d0d5e57edca712fe96d0cdaa69c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad4a63d0d5e57edca712fe96d0cdaa69c">MACRXTXSR</a></td></tr>
<tr class="separator:gad4a63d0d5e57edca712fe96d0cdaa69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3d40baea405ecaf6b38462357dac0" id="r_ga6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:ga6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ca60e81e96a37130bafe508b51a7e" id="r_gae00ca60e81e96a37130bafe508b51a7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae00ca60e81e96a37130bafe508b51a7e">MACPCSR</a></td></tr>
<tr class="separator:gae00ca60e81e96a37130bafe508b51a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66c39e9941e55dd3f304c9affac7150" id="r_gaa66c39e9941e55dd3f304c9affac7150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa66c39e9941e55dd3f304c9affac7150">MACRWKPFR</a></td></tr>
<tr class="separator:gaa66c39e9941e55dd3f304c9affac7150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eaa12957edad1f2a3aa4953c7e40a6" id="r_ga43eaa12957edad1f2a3aa4953c7e40a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga43eaa12957edad1f2a3aa4953c7e40a6">RESERVED8</a> [2]</td></tr>
<tr class="separator:ga43eaa12957edad1f2a3aa4953c7e40a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa22f038676236420462ae898cc511d4" id="r_gaaa22f038676236420462ae898cc511d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa22f038676236420462ae898cc511d4">MACLCSR</a></td></tr>
<tr class="separator:gaaa22f038676236420462ae898cc511d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc5992ea489b88345c289c408f0da2a" id="r_ga8fc5992ea489b88345c289c408f0da2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8fc5992ea489b88345c289c408f0da2a">MACLTCR</a></td></tr>
<tr class="separator:ga8fc5992ea489b88345c289c408f0da2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168be41204a23ac45e44a72ad2ff42ee" id="r_ga168be41204a23ac45e44a72ad2ff42ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga168be41204a23ac45e44a72ad2ff42ee">MACLETR</a></td></tr>
<tr class="separator:ga168be41204a23ac45e44a72ad2ff42ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1c5f33eb57688707c059cf02a41efa" id="r_ga1b1c5f33eb57688707c059cf02a41efa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b1c5f33eb57688707c059cf02a41efa">MAC1USTCR</a></td></tr>
<tr class="separator:ga1b1c5f33eb57688707c059cf02a41efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6fc072d733f34f925188ed6c2bf446" id="r_gabc6fc072d733f34f925188ed6c2bf446"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabc6fc072d733f34f925188ed6c2bf446">RESERVED9</a> [12]</td></tr>
<tr class="separator:gabc6fc072d733f34f925188ed6c2bf446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e862ace1967b1b5e1065b57cf31078" id="r_ga08e862ace1967b1b5e1065b57cf31078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga08e862ace1967b1b5e1065b57cf31078">MACVR</a></td></tr>
<tr class="separator:ga08e862ace1967b1b5e1065b57cf31078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a00b3f5087e59c974ce910ac4acf943" id="r_ga9a00b3f5087e59c974ce910ac4acf943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9a00b3f5087e59c974ce910ac4acf943">MACDR</a></td></tr>
<tr class="separator:ga9a00b3f5087e59c974ce910ac4acf943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c173f2fa5c4ef64aafebcccaebf05fd" id="r_ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40086e309c6ba761bc1157c1b4b0d249" id="r_ga40086e309c6ba761bc1157c1b4b0d249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40086e309c6ba761bc1157c1b4b0d249">MACHWF0R</a></td></tr>
<tr class="separator:ga40086e309c6ba761bc1157c1b4b0d249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad67672fc7dea2c30340187a0794001" id="r_ga3ad67672fc7dea2c30340187a0794001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3ad67672fc7dea2c30340187a0794001">MACHWF1R</a></td></tr>
<tr class="separator:ga3ad67672fc7dea2c30340187a0794001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a37dcf04d54253c3a5889c86a6d17ff" id="r_ga5a37dcf04d54253c3a5889c86a6d17ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5a37dcf04d54253c3a5889c86a6d17ff">MACHWF2R</a></td></tr>
<tr class="separator:ga5a37dcf04d54253c3a5889c86a6d17ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a9ed57582b903c780e027d9a7aeca8" id="r_gad7a9ed57582b903c780e027d9a7aeca8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7a9ed57582b903c780e027d9a7aeca8">RESERVED11</a> [54]</td></tr>
<tr class="separator:gad7a9ed57582b903c780e027d9a7aeca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade16a2ba45b5bef6102ab000bae2e224" id="r_gade16a2ba45b5bef6102ab000bae2e224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade16a2ba45b5bef6102ab000bae2e224">MACMDIOAR</a></td></tr>
<tr class="separator:gade16a2ba45b5bef6102ab000bae2e224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a684e1b8ad421dc4a86eb114296bdf" id="r_gaf4a684e1b8ad421dc4a86eb114296bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf4a684e1b8ad421dc4a86eb114296bdf">MACMDIODR</a></td></tr>
<tr class="separator:gaf4a684e1b8ad421dc4a86eb114296bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e43b4d2a9d12d4f73b5b47656075c1" id="r_ga86e43b4d2a9d12d4f73b5b47656075c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86e43b4d2a9d12d4f73b5b47656075c1">RESERVED12</a> [2]</td></tr>
<tr class="separator:ga86e43b4d2a9d12d4f73b5b47656075c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fec5362be61e4aa3d6d176b0d8b504" id="r_gaf3fec5362be61e4aa3d6d176b0d8b504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf3fec5362be61e4aa3d6d176b0d8b504">MACARPAR</a></td></tr>
<tr class="separator:gaf3fec5362be61e4aa3d6d176b0d8b504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a3c5b865d90cd7d2de44aefbc368e4" id="r_ga98a3c5b865d90cd7d2de44aefbc368e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98a3c5b865d90cd7d2de44aefbc368e4">RESERVED13</a> [59]</td></tr>
<tr class="separator:ga98a3c5b865d90cd7d2de44aefbc368e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b4520c137846f0a128146144514419" id="r_gab8b4520c137846f0a128146144514419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab8b4520c137846f0a128146144514419">MACA0HR</a></td></tr>
<tr class="separator:gab8b4520c137846f0a128146144514419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e8169adb601f00e411b840f9fbb5af" id="r_ga45e8169adb601f00e411b840f9fbb5af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga45e8169adb601f00e411b840f9fbb5af">MACA0LR</a></td></tr>
<tr class="separator:ga45e8169adb601f00e411b840f9fbb5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6cc81e1024f9a93ec7653d32f12dcb" id="r_ga3a6cc81e1024f9a93ec7653d32f12dcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a6cc81e1024f9a93ec7653d32f12dcb">MACA1HR</a></td></tr>
<tr class="separator:ga3a6cc81e1024f9a93ec7653d32f12dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfb486dd07e2fd02fb491733deffd9b" id="r_gaadfb486dd07e2fd02fb491733deffd9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadfb486dd07e2fd02fb491733deffd9b">MACA1LR</a></td></tr>
<tr class="separator:gaadfb486dd07e2fd02fb491733deffd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1ce04678d5141e115cfd6f7b803d1" id="r_ga38f1ce04678d5141e115cfd6f7b803d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38f1ce04678d5141e115cfd6f7b803d1">MACA2HR</a></td></tr>
<tr class="separator:ga38f1ce04678d5141e115cfd6f7b803d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423b12ab536a1c4fdb1ce63f645822a7" id="r_ga423b12ab536a1c4fdb1ce63f645822a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga423b12ab536a1c4fdb1ce63f645822a7">MACA2LR</a></td></tr>
<tr class="separator:ga423b12ab536a1c4fdb1ce63f645822a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02ff09f7ce33f093ad04b84fee2bdec" id="r_gad02ff09f7ce33f093ad04b84fee2bdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad02ff09f7ce33f093ad04b84fee2bdec">MACA3HR</a></td></tr>
<tr class="separator:gad02ff09f7ce33f093ad04b84fee2bdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba9f73c7fa756305d54a8f80872c6df" id="r_ga2ba9f73c7fa756305d54a8f80872c6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ba9f73c7fa756305d54a8f80872c6df">MACA3LR</a></td></tr>
<tr class="separator:ga2ba9f73c7fa756305d54a8f80872c6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51894f9103680a6a88e1e2e66abf5d9" id="r_gab51894f9103680a6a88e1e2e66abf5d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab51894f9103680a6a88e1e2e66abf5d9">RESERVED14</a> [248]</td></tr>
<tr class="separator:gab51894f9103680a6a88e1e2e66abf5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57490cb3a07132702f96d8b5d547c89" id="r_gad57490cb3a07132702f96d8b5d547c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad57490cb3a07132702f96d8b5d547c89">MMCCR</a></td></tr>
<tr class="separator:gad57490cb3a07132702f96d8b5d547c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea29ac183c979d0cb95ad3781fe9ed91" id="r_gaea29ac183c979d0cb95ad3781fe9ed91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea29ac183c979d0cb95ad3781fe9ed91">MMCRIR</a></td></tr>
<tr class="separator:gaea29ac183c979d0cb95ad3781fe9ed91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614e0b81fce7cf218a357f8a0a3de7b8" id="r_ga614e0b81fce7cf218a357f8a0a3de7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga614e0b81fce7cf218a357f8a0a3de7b8">MMCTIR</a></td></tr>
<tr class="separator:ga614e0b81fce7cf218a357f8a0a3de7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63872a3017c14a869c647123573dd002" id="r_ga63872a3017c14a869c647123573dd002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga63872a3017c14a869c647123573dd002">MMCRIMR</a></td></tr>
<tr class="separator:ga63872a3017c14a869c647123573dd002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e294dd2625a93ebf2aab9f2b3c4911" id="r_ga18e294dd2625a93ebf2aab9f2b3c4911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga18e294dd2625a93ebf2aab9f2b3c4911">MMCTIMR</a></td></tr>
<tr class="separator:ga18e294dd2625a93ebf2aab9f2b3c4911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bcbb5b618a21ce3d119cc649f10318" id="r_ga96bcbb5b618a21ce3d119cc649f10318"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga96bcbb5b618a21ce3d119cc649f10318">RESERVED15</a> [14]</td></tr>
<tr class="separator:ga96bcbb5b618a21ce3d119cc649f10318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28842de17684cd939651f2244b23bbb0" id="r_ga28842de17684cd939651f2244b23bbb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28842de17684cd939651f2244b23bbb0">MMCTSCGPR</a></td></tr>
<tr class="separator:ga28842de17684cd939651f2244b23bbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1a847398d63b39f7ffbee3504ab2aa" id="r_ga0b1a847398d63b39f7ffbee3504ab2aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b1a847398d63b39f7ffbee3504ab2aa">MMCTMCGPR</a></td></tr>
<tr class="separator:ga0b1a847398d63b39f7ffbee3504ab2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8cf4b5abc39cd8f99377348ee5300b" id="r_ga6b8cf4b5abc39cd8f99377348ee5300b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b8cf4b5abc39cd8f99377348ee5300b">RESERVED16</a> [5]</td></tr>
<tr class="separator:ga6b8cf4b5abc39cd8f99377348ee5300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f79b23f8b9743ad24a975c41a57e7" id="r_gab80f79b23f8b9743ad24a975c41a57e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab80f79b23f8b9743ad24a975c41a57e7">MMCTPCGR</a></td></tr>
<tr class="separator:gab80f79b23f8b9743ad24a975c41a57e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4492fdd9f6b5071e4b7989df031cd418" id="r_ga4492fdd9f6b5071e4b7989df031cd418"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4492fdd9f6b5071e4b7989df031cd418">RESERVED17</a> [10]</td></tr>
<tr class="separator:ga4492fdd9f6b5071e4b7989df031cd418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a90d327c1d430a393491a2773e865bc" id="r_ga7a90d327c1d430a393491a2773e865bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a90d327c1d430a393491a2773e865bc">MMCRCRCEPR</a></td></tr>
<tr class="separator:ga7a90d327c1d430a393491a2773e865bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5421d85ff055f9d05519588894abe4d" id="r_gaa5421d85ff055f9d05519588894abe4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa5421d85ff055f9d05519588894abe4d">MMCRAEPR</a></td></tr>
<tr class="separator:gaa5421d85ff055f9d05519588894abe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9a5a999defff802bb8a06d8163ce86" id="r_ga4d9a5a999defff802bb8a06d8163ce86"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d9a5a999defff802bb8a06d8163ce86">RESERVED18</a> [10]</td></tr>
<tr class="separator:ga4d9a5a999defff802bb8a06d8163ce86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201cb7aabfae5cf3cc7d73c5175937c6" id="r_ga201cb7aabfae5cf3cc7d73c5175937c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga201cb7aabfae5cf3cc7d73c5175937c6">MMCRUPGR</a></td></tr>
<tr class="separator:ga201cb7aabfae5cf3cc7d73c5175937c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc00f0dbc67debc4765b609ed4b5489c" id="r_gacc00f0dbc67debc4765b609ed4b5489c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacc00f0dbc67debc4765b609ed4b5489c">RESERVED19</a> [9]</td></tr>
<tr class="separator:gacc00f0dbc67debc4765b609ed4b5489c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5ca085d08fa3e9a0432ff61b18f68d" id="r_ga0e5ca085d08fa3e9a0432ff61b18f68d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e5ca085d08fa3e9a0432ff61b18f68d">MMCTLPIMSTR</a></td></tr>
<tr class="separator:ga0e5ca085d08fa3e9a0432ff61b18f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05021ac85a60ab29868ccd9d0f20128f" id="r_ga05021ac85a60ab29868ccd9d0f20128f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga05021ac85a60ab29868ccd9d0f20128f">MMCTLPITCR</a></td></tr>
<tr class="separator:ga05021ac85a60ab29868ccd9d0f20128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e33e734a7bbce0e0a58f0c02eafb0a" id="r_ga29e33e734a7bbce0e0a58f0c02eafb0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29e33e734a7bbce0e0a58f0c02eafb0a">MMCRLPIMSTR</a></td></tr>
<tr class="separator:ga29e33e734a7bbce0e0a58f0c02eafb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207be808e58cc9541a8fddc4929cde26" id="r_ga207be808e58cc9541a8fddc4929cde26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga207be808e58cc9541a8fddc4929cde26">MMCRLPITCR</a></td></tr>
<tr class="separator:ga207be808e58cc9541a8fddc4929cde26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef8c4baa5eec953c92ed5ee3c5fa31c" id="r_gadef8c4baa5eec953c92ed5ee3c5fa31c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadef8c4baa5eec953c92ed5ee3c5fa31c">RESERVED20</a> [65]</td></tr>
<tr class="separator:gadef8c4baa5eec953c92ed5ee3c5fa31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fb0e5834c108fa19e9eca218b483c5" id="r_gad7fb0e5834c108fa19e9eca218b483c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7fb0e5834c108fa19e9eca218b483c5">MACL3L4C0R</a></td></tr>
<tr class="separator:gad7fb0e5834c108fa19e9eca218b483c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022c1fd2f41b1c7e08087e9a8c050588" id="r_ga022c1fd2f41b1c7e08087e9a8c050588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga022c1fd2f41b1c7e08087e9a8c050588">MACL4A0R</a></td></tr>
<tr class="separator:ga022c1fd2f41b1c7e08087e9a8c050588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7685153c54df4502147168c55e7ad4" id="r_ga2e7685153c54df4502147168c55e7ad4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e7685153c54df4502147168c55e7ad4">RESERVED21</a> [2]</td></tr>
<tr class="separator:ga2e7685153c54df4502147168c55e7ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ae894e35f2f56b452d1f30d0a75aea" id="r_gaf2ae894e35f2f56b452d1f30d0a75aea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2ae894e35f2f56b452d1f30d0a75aea">MACL3A0R0R</a></td></tr>
<tr class="separator:gaf2ae894e35f2f56b452d1f30d0a75aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89039b4939dadbcf42b51a20d52694e4" id="r_ga89039b4939dadbcf42b51a20d52694e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89039b4939dadbcf42b51a20d52694e4">MACL3A1R0R</a></td></tr>
<tr class="separator:ga89039b4939dadbcf42b51a20d52694e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa983b03fca17005bb9da0b2434c1ae01" id="r_gaa983b03fca17005bb9da0b2434c1ae01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa983b03fca17005bb9da0b2434c1ae01">MACL3A2R0R</a></td></tr>
<tr class="separator:gaa983b03fca17005bb9da0b2434c1ae01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bb7df42e04f07f4834bde36b0abbe5" id="r_ga35bb7df42e04f07f4834bde36b0abbe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga35bb7df42e04f07f4834bde36b0abbe5">MACL3A3R0R</a></td></tr>
<tr class="separator:ga35bb7df42e04f07f4834bde36b0abbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e556e42719c50d5000108e9d6f9420" id="r_ga98e556e42719c50d5000108e9d6f9420"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98e556e42719c50d5000108e9d6f9420">RESERVED22</a> [4]</td></tr>
<tr class="separator:ga98e556e42719c50d5000108e9d6f9420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24e25d6376f26d2b432695c83c7e504" id="r_gae24e25d6376f26d2b432695c83c7e504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae24e25d6376f26d2b432695c83c7e504">MACL3L4C1R</a></td></tr>
<tr class="separator:gae24e25d6376f26d2b432695c83c7e504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bd7bad8928b2bbe9b41d40d6f1280b" id="r_ga32bd7bad8928b2bbe9b41d40d6f1280b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga32bd7bad8928b2bbe9b41d40d6f1280b">MACL4A1R</a></td></tr>
<tr class="separator:ga32bd7bad8928b2bbe9b41d40d6f1280b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce11421910e4902c2da933e5fb96f59" id="r_gacce11421910e4902c2da933e5fb96f59"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacce11421910e4902c2da933e5fb96f59">RESERVED23</a> [2]</td></tr>
<tr class="separator:gacce11421910e4902c2da933e5fb96f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69803386893c0a2c948db276598c1a9" id="r_gac69803386893c0a2c948db276598c1a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac69803386893c0a2c948db276598c1a9">MACL3A0R1R</a></td></tr>
<tr class="separator:gac69803386893c0a2c948db276598c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9406b257f19e3f12fed1292a297c0c07" id="r_ga9406b257f19e3f12fed1292a297c0c07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9406b257f19e3f12fed1292a297c0c07">MACL3A1R1R</a></td></tr>
<tr class="separator:ga9406b257f19e3f12fed1292a297c0c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03329bafe73ffe051f78fbf0d6977450" id="r_ga03329bafe73ffe051f78fbf0d6977450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03329bafe73ffe051f78fbf0d6977450">MACL3A2R1R</a></td></tr>
<tr class="separator:ga03329bafe73ffe051f78fbf0d6977450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875663ac386b12a31e120a870600585f" id="r_ga875663ac386b12a31e120a870600585f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga875663ac386b12a31e120a870600585f">MACL3A3R1R</a></td></tr>
<tr class="separator:ga875663ac386b12a31e120a870600585f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9d24d383b63cc5062ad91a1e4d2a6c" id="r_gaca9d24d383b63cc5062ad91a1e4d2a6c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca9d24d383b63cc5062ad91a1e4d2a6c">RESERVED24</a> [108]</td></tr>
<tr class="separator:gaca9d24d383b63cc5062ad91a1e4d2a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac458f752d2b4529713a72a12f33899df" id="r_gac458f752d2b4529713a72a12f33899df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac458f752d2b4529713a72a12f33899df">MACTSCR</a></td></tr>
<tr class="separator:gac458f752d2b4529713a72a12f33899df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8e39915e143db146c8bc9d97a68373" id="r_ga8c8e39915e143db146c8bc9d97a68373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8c8e39915e143db146c8bc9d97a68373">MACSSIR</a></td></tr>
<tr class="separator:ga8c8e39915e143db146c8bc9d97a68373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43f361005b3f0ac6aea7fbf3dc9b0c" id="r_ga1a43f361005b3f0ac6aea7fbf3dc9b0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1a43f361005b3f0ac6aea7fbf3dc9b0c">MACSTSR</a></td></tr>
<tr class="separator:ga1a43f361005b3f0ac6aea7fbf3dc9b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fa54b46d8b7e0ad0c937fad0807e92" id="r_ga01fa54b46d8b7e0ad0c937fad0807e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga01fa54b46d8b7e0ad0c937fad0807e92">MACSTNR</a></td></tr>
<tr class="separator:ga01fa54b46d8b7e0ad0c937fad0807e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5248fc1a71b86a28a2d2bba5ed6df336" id="r_ga5248fc1a71b86a28a2d2bba5ed6df336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5248fc1a71b86a28a2d2bba5ed6df336">MACSTSUR</a></td></tr>
<tr class="separator:ga5248fc1a71b86a28a2d2bba5ed6df336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd66afecffe5f226611adb6dc53aad7b" id="r_gafd66afecffe5f226611adb6dc53aad7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd66afecffe5f226611adb6dc53aad7b">MACSTNUR</a></td></tr>
<tr class="separator:gafd66afecffe5f226611adb6dc53aad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c643b5bae0d507f5d5ba4a864b66e" id="r_ga081c643b5bae0d507f5d5ba4a864b66e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga081c643b5bae0d507f5d5ba4a864b66e">MACTSAR</a></td></tr>
<tr class="separator:ga081c643b5bae0d507f5d5ba4a864b66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b42380d04f4b980f1f6eb515e1e0051" id="r_ga9b42380d04f4b980f1f6eb515e1e0051"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b42380d04f4b980f1f6eb515e1e0051">RESERVED25</a></td></tr>
<tr class="separator:ga9b42380d04f4b980f1f6eb515e1e0051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0088c41ccc4e66408707c4281f3032c5" id="r_ga0088c41ccc4e66408707c4281f3032c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0088c41ccc4e66408707c4281f3032c5">MACTSSR</a></td></tr>
<tr class="separator:ga0088c41ccc4e66408707c4281f3032c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70e9aea8324cc824ce4c67867df6add" id="r_gaa70e9aea8324cc824ce4c67867df6add"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa70e9aea8324cc824ce4c67867df6add">RESERVED26</a> [3]</td></tr>
<tr class="separator:gaa70e9aea8324cc824ce4c67867df6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34210d9ed158079f15c02d8cc95a14e1" id="r_ga34210d9ed158079f15c02d8cc95a14e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34210d9ed158079f15c02d8cc95a14e1">MACTTSSNR</a></td></tr>
<tr class="separator:ga34210d9ed158079f15c02d8cc95a14e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853a317a2c06648a3184e758e2d89d18" id="r_ga853a317a2c06648a3184e758e2d89d18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga853a317a2c06648a3184e758e2d89d18">MACTTSSSR</a></td></tr>
<tr class="separator:ga853a317a2c06648a3184e758e2d89d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8627d7b6b17b5242999329115b566dee" id="r_ga8627d7b6b17b5242999329115b566dee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8627d7b6b17b5242999329115b566dee">RESERVED27</a> [2]</td></tr>
<tr class="separator:ga8627d7b6b17b5242999329115b566dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b3750a7be2edfe0904dc48b74c55ab" id="r_gae0b3750a7be2edfe0904dc48b74c55ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae0b3750a7be2edfe0904dc48b74c55ab">MACACR</a></td></tr>
<tr class="separator:gae0b3750a7be2edfe0904dc48b74c55ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbac6211d04f213189c888d3750178b" id="r_ga6fbac6211d04f213189c888d3750178b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6fbac6211d04f213189c888d3750178b">RESERVED28</a></td></tr>
<tr class="separator:ga6fbac6211d04f213189c888d3750178b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d1253f4359c522ce9720b2c6673465" id="r_ga19d1253f4359c522ce9720b2c6673465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga19d1253f4359c522ce9720b2c6673465">MACATSNR</a></td></tr>
<tr class="separator:ga19d1253f4359c522ce9720b2c6673465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a7e8ff0f98f2489e41b85ab537aa2" id="r_ga7b0a7e8ff0f98f2489e41b85ab537aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b0a7e8ff0f98f2489e41b85ab537aa2">MACATSSR</a></td></tr>
<tr class="separator:ga7b0a7e8ff0f98f2489e41b85ab537aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099f2d9d3fa741d4966913acce122c0d" id="r_ga099f2d9d3fa741d4966913acce122c0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga099f2d9d3fa741d4966913acce122c0d">MACTSIACR</a></td></tr>
<tr class="separator:ga099f2d9d3fa741d4966913acce122c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b2ef16909bcbdd7d7dcdcfe7ddbee1" id="r_ga00b2ef16909bcbdd7d7dcdcfe7ddbee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga00b2ef16909bcbdd7d7dcdcfe7ddbee1">MACTSEACR</a></td></tr>
<tr class="separator:ga00b2ef16909bcbdd7d7dcdcfe7ddbee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38886f7e0a26381cbefcf032aaa276cc" id="r_ga38886f7e0a26381cbefcf032aaa276cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38886f7e0a26381cbefcf032aaa276cc">MACTSICNR</a></td></tr>
<tr class="separator:ga38886f7e0a26381cbefcf032aaa276cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bed86936d642d8138265f5bddfb91c8" id="r_ga3bed86936d642d8138265f5bddfb91c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3bed86936d642d8138265f5bddfb91c8">MACTSECNR</a></td></tr>
<tr class="separator:ga3bed86936d642d8138265f5bddfb91c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e91f3b6113507f5f56bd2f32a9014b" id="r_ga11e91f3b6113507f5f56bd2f32a9014b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga11e91f3b6113507f5f56bd2f32a9014b">RESERVED29</a> [4]</td></tr>
<tr class="separator:ga11e91f3b6113507f5f56bd2f32a9014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b6b2d86e2fec4e7299306c0cb565c8" id="r_ga48b6b2d86e2fec4e7299306c0cb565c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga48b6b2d86e2fec4e7299306c0cb565c8">MACPPSCR</a></td></tr>
<tr class="separator:ga48b6b2d86e2fec4e7299306c0cb565c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0db6fcba77862a61d810ec7027f21d1" id="r_gaf0db6fcba77862a61d810ec7027f21d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf0db6fcba77862a61d810ec7027f21d1">RESERVED30</a> [3]</td></tr>
<tr class="separator:gaf0db6fcba77862a61d810ec7027f21d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba924816c489f39defe7b304814a13a9" id="r_gaba924816c489f39defe7b304814a13a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba924816c489f39defe7b304814a13a9">MACPPSTTSR</a></td></tr>
<tr class="separator:gaba924816c489f39defe7b304814a13a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3cce0262089bb929d1a65981ede04b" id="r_gaea3cce0262089bb929d1a65981ede04b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea3cce0262089bb929d1a65981ede04b">MACPPSTTNR</a></td></tr>
<tr class="separator:gaea3cce0262089bb929d1a65981ede04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d634ee0bb1b05bccc49e43a5487cdd" id="r_ga03d634ee0bb1b05bccc49e43a5487cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03d634ee0bb1b05bccc49e43a5487cdd">MACPPSIR</a></td></tr>
<tr class="separator:ga03d634ee0bb1b05bccc49e43a5487cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52c10aad10593144f5f23c5a68efadb" id="r_gaf52c10aad10593144f5f23c5a68efadb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf52c10aad10593144f5f23c5a68efadb">MACPPSWR</a></td></tr>
<tr class="separator:gaf52c10aad10593144f5f23c5a68efadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21beab6eea1599742d4a6ae11424a133" id="r_ga21beab6eea1599742d4a6ae11424a133"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21beab6eea1599742d4a6ae11424a133">RESERVED31</a> [12]</td></tr>
<tr class="separator:ga21beab6eea1599742d4a6ae11424a133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe62a52e6f2fa9d9754c5058defb8444" id="r_gabe62a52e6f2fa9d9754c5058defb8444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabe62a52e6f2fa9d9754c5058defb8444">MACPOCR</a></td></tr>
<tr class="separator:gabe62a52e6f2fa9d9754c5058defb8444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8366836cc7b522d763950567cfa48605" id="r_ga8366836cc7b522d763950567cfa48605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8366836cc7b522d763950567cfa48605">MACSPI0R</a></td></tr>
<tr class="separator:ga8366836cc7b522d763950567cfa48605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9e1572ad24116f7d5ad2df3cd1409d" id="r_gaab9e1572ad24116f7d5ad2df3cd1409d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab9e1572ad24116f7d5ad2df3cd1409d">MACSPI1R</a></td></tr>
<tr class="separator:gaab9e1572ad24116f7d5ad2df3cd1409d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4870490eed5c6b058a691665fe9232dc" id="r_ga4870490eed5c6b058a691665fe9232dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4870490eed5c6b058a691665fe9232dc">MACSPI2R</a></td></tr>
<tr class="separator:ga4870490eed5c6b058a691665fe9232dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5099538895e64e9df1f339cda8892d7b" id="r_ga5099538895e64e9df1f339cda8892d7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5099538895e64e9df1f339cda8892d7b">MACLMIR</a></td></tr>
<tr class="separator:ga5099538895e64e9df1f339cda8892d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cfccf2fedbfd9d4204ffa97a28812e" id="r_ga03cfccf2fedbfd9d4204ffa97a28812e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03cfccf2fedbfd9d4204ffa97a28812e">RESERVED32</a> [11]</td></tr>
<tr class="separator:ga03cfccf2fedbfd9d4204ffa97a28812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e8bff04e35f8bfcfec6975d2fa405e" id="r_ga96e8bff04e35f8bfcfec6975d2fa405e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga96e8bff04e35f8bfcfec6975d2fa405e">MTLOMR</a></td></tr>
<tr class="separator:ga96e8bff04e35f8bfcfec6975d2fa405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3164553b05beb13f8a2b4cd9a90f2c" id="r_ga5a3164553b05beb13f8a2b4cd9a90f2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5a3164553b05beb13f8a2b4cd9a90f2c">RESERVED33</a> [7]</td></tr>
<tr class="separator:ga5a3164553b05beb13f8a2b4cd9a90f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1e92e22f84e82909869975d5187001" id="r_ga1b1e92e22f84e82909869975d5187001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1b1e92e22f84e82909869975d5187001">MTLISR</a></td></tr>
<tr class="separator:ga1b1e92e22f84e82909869975d5187001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed40a2481e3a9e8087bdd913228736b" id="r_ga6ed40a2481e3a9e8087bdd913228736b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ed40a2481e3a9e8087bdd913228736b">RESERVED34</a> [55]</td></tr>
<tr class="separator:ga6ed40a2481e3a9e8087bdd913228736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78b157e81e383034e8583f0ce6e28d6" id="r_gad78b157e81e383034e8583f0ce6e28d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad78b157e81e383034e8583f0ce6e28d6">MTLTQOMR</a></td></tr>
<tr class="separator:gad78b157e81e383034e8583f0ce6e28d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04164f41f3b1aace388f69cc89dec52" id="r_gab04164f41f3b1aace388f69cc89dec52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab04164f41f3b1aace388f69cc89dec52">MTLTQUR</a></td></tr>
<tr class="separator:gab04164f41f3b1aace388f69cc89dec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bec872eb213ebb83e6a851cb97dd8" id="r_ga3b2bec872eb213ebb83e6a851cb97dd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b2bec872eb213ebb83e6a851cb97dd8">MTLTQDR</a></td></tr>
<tr class="separator:ga3b2bec872eb213ebb83e6a851cb97dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d5a4e8c95e2eecaafc6ccb36c71519" id="r_ga21d5a4e8c95e2eecaafc6ccb36c71519"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21d5a4e8c95e2eecaafc6ccb36c71519">RESERVED35</a> [8]</td></tr>
<tr class="separator:ga21d5a4e8c95e2eecaafc6ccb36c71519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4dd7e9d0636c9e273419e5c7a355ce" id="r_ga0a4dd7e9d0636c9e273419e5c7a355ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a4dd7e9d0636c9e273419e5c7a355ce">MTLQICSR</a></td></tr>
<tr class="separator:ga0a4dd7e9d0636c9e273419e5c7a355ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc7f9c593496a1474a3778046ccfdb3" id="r_gaddc7f9c593496a1474a3778046ccfdb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaddc7f9c593496a1474a3778046ccfdb3">MTLRQOMR</a></td></tr>
<tr class="separator:gaddc7f9c593496a1474a3778046ccfdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6f0d9b24b6edaf99329c0c49d5c1dd" id="r_gaac6f0d9b24b6edaf99329c0c49d5c1dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaac6f0d9b24b6edaf99329c0c49d5c1dd">MTLRQMPOCR</a></td></tr>
<tr class="separator:gaac6f0d9b24b6edaf99329c0c49d5c1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd8c7acb7f4c51bcfa3df922370ef31" id="r_ga0dd8c7acb7f4c51bcfa3df922370ef31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0dd8c7acb7f4c51bcfa3df922370ef31">MTLRQDR</a></td></tr>
<tr class="separator:ga0dd8c7acb7f4c51bcfa3df922370ef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f24cb84f1203de123236cc5125706e4" id="r_ga5f24cb84f1203de123236cc5125706e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f24cb84f1203de123236cc5125706e4">RESERVED36</a> [177]</td></tr>
<tr class="separator:ga5f24cb84f1203de123236cc5125706e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4a3873716e8c810534ed504a54ee43" id="r_ga0b4a3873716e8c810534ed504a54ee43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b4a3873716e8c810534ed504a54ee43">DMAMR</a></td></tr>
<tr class="separator:ga0b4a3873716e8c810534ed504a54ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8c455448f3325b8ff6632463281a1b" id="r_ga8e8c455448f3325b8ff6632463281a1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8e8c455448f3325b8ff6632463281a1b">DMASBMR</a></td></tr>
<tr class="separator:ga8e8c455448f3325b8ff6632463281a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6cc89c85c8bad274a10a3796fffec63" id="r_gad6cc89c85c8bad274a10a3796fffec63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad6cc89c85c8bad274a10a3796fffec63">DMAISR</a></td></tr>
<tr class="separator:gad6cc89c85c8bad274a10a3796fffec63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d70fe1a5a27e772f323170c2e72f1e" id="r_gad0d70fe1a5a27e772f323170c2e72f1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad0d70fe1a5a27e772f323170c2e72f1e">DMADSR</a></td></tr>
<tr class="separator:gad0d70fe1a5a27e772f323170c2e72f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef71471ccfa60e02f96726dbc5c4143" id="r_gabef71471ccfa60e02f96726dbc5c4143"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabef71471ccfa60e02f96726dbc5c4143">RESERVED37</a> [60]</td></tr>
<tr class="separator:gabef71471ccfa60e02f96726dbc5c4143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662fae832d565ed27cd7e1cf2d3faa9a" id="r_ga662fae832d565ed27cd7e1cf2d3faa9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga662fae832d565ed27cd7e1cf2d3faa9a">DMACCR</a></td></tr>
<tr class="separator:ga662fae832d565ed27cd7e1cf2d3faa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3916e72e8d216796e550ddb1877f353c" id="r_ga3916e72e8d216796e550ddb1877f353c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3916e72e8d216796e550ddb1877f353c">DMACTCR</a></td></tr>
<tr class="separator:ga3916e72e8d216796e550ddb1877f353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a76de63619cef9905df4ec01191c05" id="r_gae2a76de63619cef9905df4ec01191c05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2a76de63619cef9905df4ec01191c05">DMACRCR</a></td></tr>
<tr class="separator:gae2a76de63619cef9905df4ec01191c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ba1cb77b07839c67b3af48439bc403" id="r_gad6ba1cb77b07839c67b3af48439bc403"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad6ba1cb77b07839c67b3af48439bc403">RESERVED38</a> [2]</td></tr>
<tr class="separator:gad6ba1cb77b07839c67b3af48439bc403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f7c90efa880a1a64280c07ac95311d" id="r_ga12f7c90efa880a1a64280c07ac95311d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga12f7c90efa880a1a64280c07ac95311d">DMACTDLAR</a></td></tr>
<tr class="separator:ga12f7c90efa880a1a64280c07ac95311d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae026b985af45f46f579ea0290783fbd6" id="r_gae026b985af45f46f579ea0290783fbd6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae026b985af45f46f579ea0290783fbd6">RESERVED39</a></td></tr>
<tr class="separator:gae026b985af45f46f579ea0290783fbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196c506b74b1f7d5eff36e3f661e51be" id="r_ga196c506b74b1f7d5eff36e3f661e51be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga196c506b74b1f7d5eff36e3f661e51be">DMACRDLAR</a></td></tr>
<tr class="separator:ga196c506b74b1f7d5eff36e3f661e51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bfa073e780ad6c8da7ae4d63266cac" id="r_ga04bfa073e780ad6c8da7ae4d63266cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04bfa073e780ad6c8da7ae4d63266cac">DMACTDTPR</a></td></tr>
<tr class="separator:ga04bfa073e780ad6c8da7ae4d63266cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7198f3e9f9832f5444cedadd2cbc56e" id="r_gae7198f3e9f9832f5444cedadd2cbc56e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae7198f3e9f9832f5444cedadd2cbc56e">RESERVED40</a></td></tr>
<tr class="separator:gae7198f3e9f9832f5444cedadd2cbc56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e834e0b93586e09c9fc3b4f19516861" id="r_ga6e834e0b93586e09c9fc3b4f19516861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6e834e0b93586e09c9fc3b4f19516861">DMACRDTPR</a></td></tr>
<tr class="separator:ga6e834e0b93586e09c9fc3b4f19516861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c9f1f9607e6bf0ce7de768acfcf530" id="r_ga33c9f1f9607e6bf0ce7de768acfcf530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga33c9f1f9607e6bf0ce7de768acfcf530">DMACTDRLR</a></td></tr>
<tr class="separator:ga33c9f1f9607e6bf0ce7de768acfcf530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961ead1daeffccf493dd29093a7550d1" id="r_ga961ead1daeffccf493dd29093a7550d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga961ead1daeffccf493dd29093a7550d1">DMACRDRLR</a></td></tr>
<tr class="separator:ga961ead1daeffccf493dd29093a7550d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7430d0e12639745e424498a6909a1ba5" id="r_ga7430d0e12639745e424498a6909a1ba5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7430d0e12639745e424498a6909a1ba5">DMACIER</a></td></tr>
<tr class="separator:ga7430d0e12639745e424498a6909a1ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b5b554a0a4e80e04e41957105260e8" id="r_gaf4b5b554a0a4e80e04e41957105260e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf4b5b554a0a4e80e04e41957105260e8">DMACRIWTR</a></td></tr>
<tr class="separator:gaf4b5b554a0a4e80e04e41957105260e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838d6e866210f075a0268285f01f7678" id="r_ga838d6e866210f075a0268285f01f7678"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga838d6e866210f075a0268285f01f7678">DMACSFCSR</a></td></tr>
<tr class="separator:ga838d6e866210f075a0268285f01f7678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a0bef8a90d25e69f039215d2ed3e5e" id="r_ga50a0bef8a90d25e69f039215d2ed3e5e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga50a0bef8a90d25e69f039215d2ed3e5e">RESERVED41</a></td></tr>
<tr class="separator:ga50a0bef8a90d25e69f039215d2ed3e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac69fdb820a3a0e8bfd9abf0a96766a6" id="r_gaac69fdb820a3a0e8bfd9abf0a96766a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaac69fdb820a3a0e8bfd9abf0a96766a6">DMACCATDR</a></td></tr>
<tr class="separator:gaac69fdb820a3a0e8bfd9abf0a96766a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a7fc16390a12d47af31cc74568aa42" id="r_ga32a7fc16390a12d47af31cc74568aa42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga32a7fc16390a12d47af31cc74568aa42">RESERVED42</a></td></tr>
<tr class="separator:ga32a7fc16390a12d47af31cc74568aa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea2c34ba7b553fb270126772771f8f9" id="r_ga4ea2c34ba7b553fb270126772771f8f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ea2c34ba7b553fb270126772771f8f9">DMACCARDR</a></td></tr>
<tr class="separator:ga4ea2c34ba7b553fb270126772771f8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361e1ff7afb65b4eb34e4a3c5e53427a" id="r_ga361e1ff7afb65b4eb34e4a3c5e53427a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga361e1ff7afb65b4eb34e4a3c5e53427a">RESERVED43</a></td></tr>
<tr class="separator:ga361e1ff7afb65b4eb34e4a3c5e53427a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1bedd6cebe831f06de723ac5f0b427" id="r_gade1bedd6cebe831f06de723ac5f0b427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade1bedd6cebe831f06de723ac5f0b427">DMACCATBR</a></td></tr>
<tr class="separator:gade1bedd6cebe831f06de723ac5f0b427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa97fb0e7ce8175f672bfbf465e155" id="r_gaf2fa97fb0e7ce8175f672bfbf465e155"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2fa97fb0e7ce8175f672bfbf465e155">RESERVED44</a></td></tr>
<tr class="separator:gaf2fa97fb0e7ce8175f672bfbf465e155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c6c35ba7ebc820d8bcd9c03e6e1643" id="r_gae8c6c35ba7ebc820d8bcd9c03e6e1643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae8c6c35ba7ebc820d8bcd9c03e6e1643">DMACCARBR</a></td></tr>
<tr class="separator:gae8c6c35ba7ebc820d8bcd9c03e6e1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478136487d4dab303cdb3e458838f618" id="r_ga478136487d4dab303cdb3e458838f618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga478136487d4dab303cdb3e458838f618">DMACSR</a></td></tr>
<tr class="separator:ga478136487d4dab303cdb3e458838f618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404d3c78a6f380ece392f4f2c011b89e" id="r_ga404d3c78a6f380ece392f4f2c011b89e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga404d3c78a6f380ece392f4f2c011b89e">RESERVED45</a> [2]</td></tr>
<tr class="separator:ga404d3c78a6f380ece392f4f2c011b89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69f5c3daa0bb899ffce8502abcc1d51" id="r_gad69f5c3daa0bb899ffce8502abcc1d51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad69f5c3daa0bb899ffce8502abcc1d51">DMACMFCR</a></td></tr>
<tr class="separator:gad69f5c3daa0bb899ffce8502abcc1d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9977ed8528793541e579a317b264e657" id="r_ga9977ed8528793541e579a317b264e657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9977ed8528793541e579a317b264e657">RTSR1</a></td></tr>
<tr class="separator:ga9977ed8528793541e579a317b264e657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19a6271cc16f9052ca5b8933fdedec2" id="r_gaf19a6271cc16f9052ca5b8933fdedec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf19a6271cc16f9052ca5b8933fdedec2">FTSR1</a></td></tr>
<tr class="separator:gaf19a6271cc16f9052ca5b8933fdedec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1505a648822329eafa565c3fd5589b6c" id="r_ga1505a648822329eafa565c3fd5589b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1505a648822329eafa565c3fd5589b6c">SWIER1</a></td></tr>
<tr class="separator:ga1505a648822329eafa565c3fd5589b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb631cba78cb1fd8e5ec3dcb7973650" id="r_ga1eb631cba78cb1fd8e5ec3dcb7973650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1eb631cba78cb1fd8e5ec3dcb7973650">RPR1</a></td></tr>
<tr class="separator:ga1eb631cba78cb1fd8e5ec3dcb7973650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8f8dd71bbf5746ce38d7c02e3dd974" id="r_ga4a8f8dd71bbf5746ce38d7c02e3dd974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4a8f8dd71bbf5746ce38d7c02e3dd974">FPR1</a></td></tr>
<tr class="separator:ga4a8f8dd71bbf5746ce38d7c02e3dd974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55862d648a0def7a39e6428e48db4ba0" id="r_ga55862d648a0def7a39e6428e48db4ba0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55862d648a0def7a39e6428e48db4ba0">SECCFGR1</a></td></tr>
<tr class="separator:ga55862d648a0def7a39e6428e48db4ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1d42ee9a2f5b3e05232d130f834ec" id="r_ga6cf1d42ee9a2f5b3e05232d130f834ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6cf1d42ee9a2f5b3e05232d130f834ec">PRIVCFGR1</a></td></tr>
<tr class="separator:ga6cf1d42ee9a2f5b3e05232d130f834ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bacdf23d9c3a8692d99cc2930c1ed1" id="r_ga07bacdf23d9c3a8692d99cc2930c1ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07bacdf23d9c3a8692d99cc2930c1ed1">RTSR2</a></td></tr>
<tr class="separator:ga07bacdf23d9c3a8692d99cc2930c1ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f69f8f69bc737360b01b0e066643592" id="r_ga5f69f8f69bc737360b01b0e066643592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5f69f8f69bc737360b01b0e066643592">FTSR2</a></td></tr>
<tr class="separator:ga5f69f8f69bc737360b01b0e066643592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e17561a663731942ae2a24ccfeda992" id="r_ga0e17561a663731942ae2a24ccfeda992"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e17561a663731942ae2a24ccfeda992">SWIER2</a></td></tr>
<tr class="separator:ga0e17561a663731942ae2a24ccfeda992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c7a6ce19b3b333127bc049cf19a222" id="r_ga85c7a6ce19b3b333127bc049cf19a222"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga85c7a6ce19b3b333127bc049cf19a222">RPR2</a></td></tr>
<tr class="separator:ga85c7a6ce19b3b333127bc049cf19a222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3394554fc7e3dacc2762a55429120ce" id="r_gae3394554fc7e3dacc2762a55429120ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae3394554fc7e3dacc2762a55429120ce">FPR2</a></td></tr>
<tr class="separator:gae3394554fc7e3dacc2762a55429120ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792e89dd46c1c2ce59cdc7b2e6188711" id="r_ga792e89dd46c1c2ce59cdc7b2e6188711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga792e89dd46c1c2ce59cdc7b2e6188711">SECCFGR2</a></td></tr>
<tr class="separator:ga792e89dd46c1c2ce59cdc7b2e6188711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44860ab16eb7ece74165a8115022afd4" id="r_ga44860ab16eb7ece74165a8115022afd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44860ab16eb7ece74165a8115022afd4">PRIVCFGR2</a></td></tr>
<tr class="separator:ga44860ab16eb7ece74165a8115022afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac7a69e9c5dba0b2a762600543fcf42" id="r_ga9ac7a69e9c5dba0b2a762600543fcf42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9ac7a69e9c5dba0b2a762600543fcf42">RESERVED2</a> [9]</td></tr>
<tr class="separator:ga9ac7a69e9c5dba0b2a762600543fcf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f7bf8003ba69d66a4e86dea6eeab65" id="r_ga52f7bf8003ba69d66a4e86dea6eeab65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga52f7bf8003ba69d66a4e86dea6eeab65">EXTICR</a> [4]</td></tr>
<tr class="separator:ga52f7bf8003ba69d66a4e86dea6eeab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6333d477dc74f01a519559a12eea4b" id="r_ga9e6333d477dc74f01a519559a12eea4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9e6333d477dc74f01a519559a12eea4b">LOCKR</a></td></tr>
<tr class="separator:ga9e6333d477dc74f01a519559a12eea4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4069984b217d62abbb647830016682" id="r_gade4069984b217d62abbb647830016682"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade4069984b217d62abbb647830016682">RESERVED3</a> [3]</td></tr>
<tr class="separator:gade4069984b217d62abbb647830016682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86124759eb82b2816e3b8e19e578ae23" id="r_ga86124759eb82b2816e3b8e19e578ae23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86124759eb82b2816e3b8e19e578ae23">IMR1</a></td></tr>
<tr class="separator:ga86124759eb82b2816e3b8e19e578ae23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cb1cf342522c35163ca68d129225bb" id="r_ga35cb1cf342522c35163ca68d129225bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga35cb1cf342522c35163ca68d129225bb">EMR1</a></td></tr>
<tr class="separator:ga35cb1cf342522c35163ca68d129225bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a809438fc4550cec0c219bffed0f3a" id="r_ga26a809438fc4550cec0c219bffed0f3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26a809438fc4550cec0c219bffed0f3a">RESERVED4</a> [2]</td></tr>
<tr class="separator:ga26a809438fc4550cec0c219bffed0f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148580ac6bf32f046fd0d6d7af90756" id="r_ga6148580ac6bf32f046fd0d6d7af90756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6148580ac6bf32f046fd0d6d7af90756">IMR2</a></td></tr>
<tr class="separator:ga6148580ac6bf32f046fd0d6d7af90756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230867a7be42661d545fcb8c6667490d" id="r_ga230867a7be42661d545fcb8c6667490d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga230867a7be42661d545fcb8c6667490d">EMR2</a></td></tr>
<tr class="separator:ga230867a7be42661d545fcb8c6667490d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb55206b29a8c16354747c556ab8bea" id="r_ga9cb55206b29a8c16354747c556ab8bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9cb55206b29a8c16354747c556ab8bea">ACR</a></td></tr>
<tr class="separator:ga9cb55206b29a8c16354747c556ab8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad1b35fac6010e40595d39eedfec220" id="r_ga2ad1b35fac6010e40595d39eedfec220"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ad1b35fac6010e40595d39eedfec220">NSKEYR</a></td></tr>
<tr class="separator:ga2ad1b35fac6010e40595d39eedfec220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88026a6285431d4e193a847ed09e3fe" id="r_gaf88026a6285431d4e193a847ed09e3fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf88026a6285431d4e193a847ed09e3fe">SECKEYR</a></td></tr>
<tr class="separator:gaf88026a6285431d4e193a847ed09e3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4900646681dfe1ca43133d376c4423" id="r_gafc4900646681dfe1ca43133d376c4423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafc4900646681dfe1ca43133d376c4423">OPTKEYR</a></td></tr>
<tr class="separator:gafc4900646681dfe1ca43133d376c4423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410409072cf7925b1f65a6210d654abc" id="r_ga410409072cf7925b1f65a6210d654abc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga410409072cf7925b1f65a6210d654abc">NSOBKKEYR</a></td></tr>
<tr class="separator:ga410409072cf7925b1f65a6210d654abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fd9becd2c12edba207974ef6ca930d" id="r_gae2fd9becd2c12edba207974ef6ca930d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2fd9becd2c12edba207974ef6ca930d">SECOBKKEYR</a></td></tr>
<tr class="separator:gae2fd9becd2c12edba207974ef6ca930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e773391f0e406647ce89c8aa5167fd0" id="r_ga7e773391f0e406647ce89c8aa5167fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e773391f0e406647ce89c8aa5167fd0">OPSR</a></td></tr>
<tr class="separator:ga7e773391f0e406647ce89c8aa5167fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfef9b6d7da4271943edc04d7dfdf595" id="r_gacfef9b6d7da4271943edc04d7dfdf595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacfef9b6d7da4271943edc04d7dfdf595">OPTCR</a></td></tr>
<tr class="separator:gacfef9b6d7da4271943edc04d7dfdf595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bc918daae60895a4cfa3ea44e0529a" id="r_ga97bc918daae60895a4cfa3ea44e0529a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97bc918daae60895a4cfa3ea44e0529a">NSSR</a></td></tr>
<tr class="separator:ga97bc918daae60895a4cfa3ea44e0529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdc28288f06df03000fb258ccede7fe" id="r_ga7cdc28288f06df03000fb258ccede7fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7cdc28288f06df03000fb258ccede7fe">SECSR</a></td></tr>
<tr class="separator:ga7cdc28288f06df03000fb258ccede7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb377f2e045d82f5052189be3b004324" id="r_gacb377f2e045d82f5052189be3b004324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacb377f2e045d82f5052189be3b004324">NSCR</a></td></tr>
<tr class="separator:gacb377f2e045d82f5052189be3b004324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dd6cf6eb620d32d664a1ba8401689c" id="r_ga56dd6cf6eb620d32d664a1ba8401689c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56dd6cf6eb620d32d664a1ba8401689c">SECCR</a></td></tr>
<tr class="separator:ga56dd6cf6eb620d32d664a1ba8401689c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7974430e1b1398a86766ca77e8cde8b4" id="r_ga7974430e1b1398a86766ca77e8cde8b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7974430e1b1398a86766ca77e8cde8b4">NSCCR</a></td></tr>
<tr class="separator:ga7974430e1b1398a86766ca77e8cde8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa269561a6ce76532ee7779f5fc42a76e" id="r_gaa269561a6ce76532ee7779f5fc42a76e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa269561a6ce76532ee7779f5fc42a76e">SECCCR</a></td></tr>
<tr class="separator:gaa269561a6ce76532ee7779f5fc42a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60436f1fb28412e049d872a0bcdfc39f" id="r_ga60436f1fb28412e049d872a0bcdfc39f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga60436f1fb28412e049d872a0bcdfc39f">NSOBKCFGR</a></td></tr>
<tr class="separator:ga60436f1fb28412e049d872a0bcdfc39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc397b6f8732c20385d94b58450572f7" id="r_gadc397b6f8732c20385d94b58450572f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadc397b6f8732c20385d94b58450572f7">SECOBKCFGR</a></td></tr>
<tr class="separator:gadc397b6f8732c20385d94b58450572f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6975db95cbcb5d680cc048dcc83617" id="r_ga9c6975db95cbcb5d680cc048dcc83617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c6975db95cbcb5d680cc048dcc83617">HDPEXTR</a></td></tr>
<tr class="separator:ga9c6975db95cbcb5d680cc048dcc83617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72086ba86b5d518db774b4ecfcda3692" id="r_ga72086ba86b5d518db774b4ecfcda3692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga72086ba86b5d518db774b4ecfcda3692">OPTSR_CUR</a></td></tr>
<tr class="separator:ga72086ba86b5d518db774b4ecfcda3692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563cbf6a4993dfc72ccdc5d8efd57572" id="r_ga563cbf6a4993dfc72ccdc5d8efd57572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga563cbf6a4993dfc72ccdc5d8efd57572">OPTSR_PRG</a></td></tr>
<tr class="separator:ga563cbf6a4993dfc72ccdc5d8efd57572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f0f833dbe064708de75d95c68c32fd" id="r_gab6f0f833dbe064708de75d95c68c32fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6f0f833dbe064708de75d95c68c32fd">RESERVED3</a> [2]</td></tr>
<tr class="separator:gab6f0f833dbe064708de75d95c68c32fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dae65dda6db267c76bd7429e3fab4d1" id="r_ga3dae65dda6db267c76bd7429e3fab4d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3dae65dda6db267c76bd7429e3fab4d1">NSEPOCHR_CUR</a></td></tr>
<tr class="separator:ga3dae65dda6db267c76bd7429e3fab4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68db430b82a7437d95dd286e2e38052" id="r_gab68db430b82a7437d95dd286e2e38052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab68db430b82a7437d95dd286e2e38052">NSEPOCHR_PRG</a></td></tr>
<tr class="separator:gab68db430b82a7437d95dd286e2e38052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa8c17bce09a58e2b6cdd05522a2646" id="r_ga6fa8c17bce09a58e2b6cdd05522a2646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6fa8c17bce09a58e2b6cdd05522a2646">SECEPOCHR_CUR</a></td></tr>
<tr class="separator:ga6fa8c17bce09a58e2b6cdd05522a2646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42858b6bb8d54deec12763874353e7" id="r_ga8b42858b6bb8d54deec12763874353e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8b42858b6bb8d54deec12763874353e7">SECEPOCHR_PRG</a></td></tr>
<tr class="separator:ga8b42858b6bb8d54deec12763874353e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1903b8aa5030fb0c0d5f44e6fe0c402e" id="r_ga1903b8aa5030fb0c0d5f44e6fe0c402e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1903b8aa5030fb0c0d5f44e6fe0c402e">OPTSR2_CUR</a></td></tr>
<tr class="separator:ga1903b8aa5030fb0c0d5f44e6fe0c402e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a069847616fe394b1310a696fc99d78" id="r_ga9a069847616fe394b1310a696fc99d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9a069847616fe394b1310a696fc99d78">OPTSR2_PRG</a></td></tr>
<tr class="separator:ga9a069847616fe394b1310a696fc99d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a809438fc4550cec0c219bffed0f3a" id="r_ga26a809438fc4550cec0c219bffed0f3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26a809438fc4550cec0c219bffed0f3a">RESERVED4</a> [2]</td></tr>
<tr class="separator:ga26a809438fc4550cec0c219bffed0f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cad1c6042c1a33594098a1bd8cd2d" id="r_ga6d4cad1c6042c1a33594098a1bd8cd2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d4cad1c6042c1a33594098a1bd8cd2d">NSBOOTR_CUR</a></td></tr>
<tr class="separator:ga6d4cad1c6042c1a33594098a1bd8cd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b5e9eca6607bee2afe6463421b1aa4" id="r_ga82b5e9eca6607bee2afe6463421b1aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga82b5e9eca6607bee2afe6463421b1aa4">NSBOOTR_PRG</a></td></tr>
<tr class="separator:ga82b5e9eca6607bee2afe6463421b1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba24ef2ad9629f28e7f32ee8c2dddc7" id="r_gacba24ef2ad9629f28e7f32ee8c2dddc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacba24ef2ad9629f28e7f32ee8c2dddc7">SECBOOTR_CUR</a></td></tr>
<tr class="separator:gacba24ef2ad9629f28e7f32ee8c2dddc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3e88dae4d589c17d29a649f3b47617" id="r_ga2e3e88dae4d589c17d29a649f3b47617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e3e88dae4d589c17d29a649f3b47617">SECBOOTR_PRG</a></td></tr>
<tr class="separator:ga2e3e88dae4d589c17d29a649f3b47617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e83ce3ceea277cb0d60bd79cd094fe5" id="r_ga1e83ce3ceea277cb0d60bd79cd094fe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e83ce3ceea277cb0d60bd79cd094fe5">OTPBLR_CUR</a></td></tr>
<tr class="separator:ga1e83ce3ceea277cb0d60bd79cd094fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e0d2c4cc9904f16e01282d51a9ff79" id="r_ga48e0d2c4cc9904f16e01282d51a9ff79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga48e0d2c4cc9904f16e01282d51a9ff79">OTPBLR_PRG</a></td></tr>
<tr class="separator:ga48e0d2c4cc9904f16e01282d51a9ff79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0eb05794aeee3b4ed69c8fe54c9be3b" id="r_gac0eb05794aeee3b4ed69c8fe54c9be3b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac0eb05794aeee3b4ed69c8fe54c9be3b">RESERVED5</a> [2]</td></tr>
<tr class="separator:gac0eb05794aeee3b4ed69c8fe54c9be3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fdd4ea829c63449124dd4946af2030" id="r_ga80fdd4ea829c63449124dd4946af2030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80fdd4ea829c63449124dd4946af2030">SECBB1R1</a></td></tr>
<tr class="separator:ga80fdd4ea829c63449124dd4946af2030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3307161e6e01959d89341d64153c3d15" id="r_ga3307161e6e01959d89341d64153c3d15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3307161e6e01959d89341d64153c3d15">SECBB1R2</a></td></tr>
<tr class="separator:ga3307161e6e01959d89341d64153c3d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600dff6b5d897e51f61dbc4a9c4941a5" id="r_ga600dff6b5d897e51f61dbc4a9c4941a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga600dff6b5d897e51f61dbc4a9c4941a5">SECBB1R3</a></td></tr>
<tr class="separator:ga600dff6b5d897e51f61dbc4a9c4941a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614bca04da15457063f1a744b9240f3c" id="r_ga614bca04da15457063f1a744b9240f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga614bca04da15457063f1a744b9240f3c">SECBB1R4</a></td></tr>
<tr class="separator:ga614bca04da15457063f1a744b9240f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354d8c62ae1714a3cb370ec09c810c82" id="r_ga354d8c62ae1714a3cb370ec09c810c82"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga354d8c62ae1714a3cb370ec09c810c82">RESERVED6</a> [4]</td></tr>
<tr class="separator:ga354d8c62ae1714a3cb370ec09c810c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297443719388a0591e7f0f16691c684" id="r_ga2297443719388a0591e7f0f16691c684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2297443719388a0591e7f0f16691c684">PRIVBB1R1</a></td></tr>
<tr class="separator:ga2297443719388a0591e7f0f16691c684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9488eb09f3d5a5640b6d0e4b4023938d" id="r_ga9488eb09f3d5a5640b6d0e4b4023938d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9488eb09f3d5a5640b6d0e4b4023938d">PRIVBB1R2</a></td></tr>
<tr class="separator:ga9488eb09f3d5a5640b6d0e4b4023938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a73352cab3d1324c8ab7e2989b14732" id="r_ga3a73352cab3d1324c8ab7e2989b14732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a73352cab3d1324c8ab7e2989b14732">PRIVBB1R3</a></td></tr>
<tr class="separator:ga3a73352cab3d1324c8ab7e2989b14732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355603728c8c04f5ba04beaf1950e9c" id="r_ga7355603728c8c04f5ba04beaf1950e9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7355603728c8c04f5ba04beaf1950e9c">PRIVBB1R4</a></td></tr>
<tr class="separator:ga7355603728c8c04f5ba04beaf1950e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b22719391f17134177b18fa7e8ad13" id="r_ga80b22719391f17134177b18fa7e8ad13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80b22719391f17134177b18fa7e8ad13">RESERVED7</a> [4]</td></tr>
<tr class="separator:ga80b22719391f17134177b18fa7e8ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b417277612f2754b3f1fc079aa51bf6" id="r_ga5b417277612f2754b3f1fc079aa51bf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b417277612f2754b3f1fc079aa51bf6">SECWM1R_CUR</a></td></tr>
<tr class="separator:ga5b417277612f2754b3f1fc079aa51bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013893a1b919b060c28b941d0d061aa5" id="r_ga013893a1b919b060c28b941d0d061aa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga013893a1b919b060c28b941d0d061aa5">SECWM1R_PRG</a></td></tr>
<tr class="separator:ga013893a1b919b060c28b941d0d061aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ee2171958ce192f6a14e8ae49fea37" id="r_ga68ee2171958ce192f6a14e8ae49fea37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga68ee2171958ce192f6a14e8ae49fea37">WRP1R_CUR</a></td></tr>
<tr class="separator:ga68ee2171958ce192f6a14e8ae49fea37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad991f2cc7dd1157eae15226888dff02d" id="r_gad991f2cc7dd1157eae15226888dff02d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad991f2cc7dd1157eae15226888dff02d">WRP1R_PRG</a></td></tr>
<tr class="separator:gad991f2cc7dd1157eae15226888dff02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26131034e9363a4873370519673fde8a" id="r_ga26131034e9363a4873370519673fde8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26131034e9363a4873370519673fde8a">EDATA1R_CUR</a></td></tr>
<tr class="separator:ga26131034e9363a4873370519673fde8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516d3a850febb44cd3330b2e33c6d9ca" id="r_ga516d3a850febb44cd3330b2e33c6d9ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga516d3a850febb44cd3330b2e33c6d9ca">EDATA1R_PRG</a></td></tr>
<tr class="separator:ga516d3a850febb44cd3330b2e33c6d9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a10d2e0ea3919ffb9d7dcd973c179c" id="r_ga67a10d2e0ea3919ffb9d7dcd973c179c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67a10d2e0ea3919ffb9d7dcd973c179c">HDP1R_CUR</a></td></tr>
<tr class="separator:ga67a10d2e0ea3919ffb9d7dcd973c179c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5374aff80f59e94855395846e97d33e" id="r_gab5374aff80f59e94855395846e97d33e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab5374aff80f59e94855395846e97d33e">HDP1R_PRG</a></td></tr>
<tr class="separator:gab5374aff80f59e94855395846e97d33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21505c4d5a299d2ff385e59195c5c031" id="r_ga21505c4d5a299d2ff385e59195c5c031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21505c4d5a299d2ff385e59195c5c031">ECCCORR</a></td></tr>
<tr class="separator:ga21505c4d5a299d2ff385e59195c5c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ceafc1f61f148d4a870cf9a2b3773b" id="r_gae4ceafc1f61f148d4a870cf9a2b3773b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae4ceafc1f61f148d4a870cf9a2b3773b">ECCDETR</a></td></tr>
<tr class="separator:gae4ceafc1f61f148d4a870cf9a2b3773b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd8df87068e7f79b540a29cac8a7e69" id="r_gaebd8df87068e7f79b540a29cac8a7e69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaebd8df87068e7f79b540a29cac8a7e69">ECCDR</a></td></tr>
<tr class="separator:gaebd8df87068e7f79b540a29cac8a7e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670aa716f0a19690090744bec52a69b2" id="r_ga670aa716f0a19690090744bec52a69b2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga670aa716f0a19690090744bec52a69b2">RESERVED8</a> [37]</td></tr>
<tr class="separator:ga670aa716f0a19690090744bec52a69b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea07e0ac18001bf5ed2106fe714af9a" id="r_ga9ea07e0ac18001bf5ed2106fe714af9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9ea07e0ac18001bf5ed2106fe714af9a">SECBB2R1</a></td></tr>
<tr class="separator:ga9ea07e0ac18001bf5ed2106fe714af9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce716c6e37301073420d45eea3bdb2c" id="r_ga7ce716c6e37301073420d45eea3bdb2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ce716c6e37301073420d45eea3bdb2c">SECBB2R2</a></td></tr>
<tr class="separator:ga7ce716c6e37301073420d45eea3bdb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c8bfafe10ebcf4a6308b8ea61ba64" id="r_gafe3c8bfafe10ebcf4a6308b8ea61ba64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe3c8bfafe10ebcf4a6308b8ea61ba64">SECBB2R3</a></td></tr>
<tr class="separator:gafe3c8bfafe10ebcf4a6308b8ea61ba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c742cc6511dcd156cad7b1d169eeac" id="r_ga54c742cc6511dcd156cad7b1d169eeac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga54c742cc6511dcd156cad7b1d169eeac">SECBB2R4</a></td></tr>
<tr class="separator:ga54c742cc6511dcd156cad7b1d169eeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a4e3543b962311b72a98e2b7032ebe" id="r_ga44a4e3543b962311b72a98e2b7032ebe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44a4e3543b962311b72a98e2b7032ebe">RESERVED9</a> [4]</td></tr>
<tr class="separator:ga44a4e3543b962311b72a98e2b7032ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad65e47a8a7d585b481e1ca12e4abae" id="r_ga8ad65e47a8a7d585b481e1ca12e4abae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ad65e47a8a7d585b481e1ca12e4abae">PRIVBB2R1</a></td></tr>
<tr class="separator:ga8ad65e47a8a7d585b481e1ca12e4abae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9515aed0ff4a0da92ff98252133bde95" id="r_ga9515aed0ff4a0da92ff98252133bde95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9515aed0ff4a0da92ff98252133bde95">PRIVBB2R2</a></td></tr>
<tr class="separator:ga9515aed0ff4a0da92ff98252133bde95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15e5065ecac6242353d38ae17effb6a" id="r_gad15e5065ecac6242353d38ae17effb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad15e5065ecac6242353d38ae17effb6a">PRIVBB2R3</a></td></tr>
<tr class="separator:gad15e5065ecac6242353d38ae17effb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb3549b81a7fa88e85b6925d6d76614" id="r_ga6cb3549b81a7fa88e85b6925d6d76614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6cb3549b81a7fa88e85b6925d6d76614">PRIVBB2R4</a></td></tr>
<tr class="separator:ga6cb3549b81a7fa88e85b6925d6d76614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb6ae49962babde450be9ef9900ae9d" id="r_gadeb6ae49962babde450be9ef9900ae9d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadeb6ae49962babde450be9ef9900ae9d">RESERVED10</a> [4]</td></tr>
<tr class="separator:gadeb6ae49962babde450be9ef9900ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b49dffe1651a8abcc4412bc9f40f1be" id="r_ga3b49dffe1651a8abcc4412bc9f40f1be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b49dffe1651a8abcc4412bc9f40f1be">SECWM2R_CUR</a></td></tr>
<tr class="separator:ga3b49dffe1651a8abcc4412bc9f40f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19993919f9193f4b450f7ddf34b5a7e" id="r_gae19993919f9193f4b450f7ddf34b5a7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae19993919f9193f4b450f7ddf34b5a7e">SECWM2R_PRG</a></td></tr>
<tr class="separator:gae19993919f9193f4b450f7ddf34b5a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6fe850853ba0306f2fa96c167b6589" id="r_ga9d6fe850853ba0306f2fa96c167b6589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9d6fe850853ba0306f2fa96c167b6589">WRP2R_CUR</a></td></tr>
<tr class="separator:ga9d6fe850853ba0306f2fa96c167b6589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869c9c90bafc5e54c9776ba2db5c454a" id="r_ga869c9c90bafc5e54c9776ba2db5c454a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga869c9c90bafc5e54c9776ba2db5c454a">WRP2R_PRG</a></td></tr>
<tr class="separator:ga869c9c90bafc5e54c9776ba2db5c454a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eccf78fd1f11cf3c76c49db32bd481f" id="r_ga8eccf78fd1f11cf3c76c49db32bd481f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8eccf78fd1f11cf3c76c49db32bd481f">EDATA2R_CUR</a></td></tr>
<tr class="separator:ga8eccf78fd1f11cf3c76c49db32bd481f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee01bc182f9bf9ab7da88fda205ca5a1" id="r_gaee01bc182f9bf9ab7da88fda205ca5a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee01bc182f9bf9ab7da88fda205ca5a1">EDATA2R_PRG</a></td></tr>
<tr class="separator:gaee01bc182f9bf9ab7da88fda205ca5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28043a1a2f97aafb182a1de8cd86f132" id="r_ga28043a1a2f97aafb182a1de8cd86f132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28043a1a2f97aafb182a1de8cd86f132">HDP2R_CUR</a></td></tr>
<tr class="separator:ga28043a1a2f97aafb182a1de8cd86f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9531e08307d6b806006642834d96feb" id="r_gad9531e08307d6b806006642834d96feb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad9531e08307d6b806006642834d96feb">HDP2R_PRG</a></td></tr>
<tr class="separator:gad9531e08307d6b806006642834d96feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9730ac0a50a8130a1b39225f6b8fcef2" id="r_ga9730ac0a50a8130a1b39225f6b8fcef2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9730ac0a50a8130a1b39225f6b8fcef2">X1BUFCFG</a></td></tr>
<tr class="separator:ga9730ac0a50a8130a1b39225f6b8fcef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cf42919a775e85905c87824c108253" id="r_ga61cf42919a775e85905c87824c108253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga61cf42919a775e85905c87824c108253">X2BUFCFG</a></td></tr>
<tr class="separator:ga61cf42919a775e85905c87824c108253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa449b465f8f7ea9f57e025f8c619dd5d" id="r_gaa449b465f8f7ea9f57e025f8c619dd5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa449b465f8f7ea9f57e025f8c619dd5d">YBUFCFG</a></td></tr>
<tr class="separator:gaa449b465f8f7ea9f57e025f8c619dd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03458fe971a538d6b532b6bcb9afb14" id="r_gaa03458fe971a538d6b532b6bcb9afb14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa03458fe971a538d6b532b6bcb9afb14">PARAM</a></td></tr>
<tr class="separator:gaa03458fe971a538d6b532b6bcb9afb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9ec62dc5c37856dec9d9cbeb0db996" id="r_ga1a9ec62dc5c37856dec9d9cbeb0db996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1a9ec62dc5c37856dec9d9cbeb0db996">WDATA</a></td></tr>
<tr class="separator:ga1a9ec62dc5c37856dec9d9cbeb0db996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b31555400f27fecec7f6bd34e2f0ee" id="r_gaa7b31555400f27fecec7f6bd34e2f0ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7b31555400f27fecec7f6bd34e2f0ee">RDATA</a></td></tr>
<tr class="separator:gaa7b31555400f27fecec7f6bd34e2f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b671a94c63a612f81e0e9de8152d01c" id="r_ga2b671a94c63a612f81e0e9de8152d01c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b671a94c63a612f81e0e9de8152d01c">MODER</a></td></tr>
<tr class="separator:ga2b671a94c63a612f81e0e9de8152d01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9543592bda60cb5261075594bdeedac9" id="r_ga9543592bda60cb5261075594bdeedac9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9543592bda60cb5261075594bdeedac9">OTYPER</a></td></tr>
<tr class="separator:ga9543592bda60cb5261075594bdeedac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d16cc6213783ede54e4059ffd50a3" id="r_ga328d16cc6213783ede54e4059ffd50a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a></td></tr>
<tr class="separator:ga328d16cc6213783ede54e4059ffd50a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeed38529bd7b8de082e490e5d4f1727" id="r_gabeed38529bd7b8de082e490e5d4f1727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabeed38529bd7b8de082e490e5d4f1727">PUPDR</a></td></tr>
<tr class="separator:gabeed38529bd7b8de082e490e5d4f1727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d2fe9ef1d513c3a97d30f98f0047c" id="r_ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga328d2fe9ef1d513c3a97d30f98f0047c">IDR</a></td></tr>
<tr class="separator:ga328d2fe9ef1d513c3a97d30f98f0047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff7fffd2b5a718715a130006590c75c" id="r_gabff7fffd2b5a718715a130006590c75c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabff7fffd2b5a718715a130006590c75c">ODR</a></td></tr>
<tr class="separator:gabff7fffd2b5a718715a130006590c75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25dd6b9e3d55e17589195b461c5ec80" id="r_gac25dd6b9e3d55e17589195b461c5ec80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac25dd6b9e3d55e17589195b461c5ec80">BSRR</a></td></tr>
<tr class="separator:gac25dd6b9e3d55e17589195b461c5ec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2612a0f4b3fbdbb6293f6dc70105e190" id="r_ga2612a0f4b3fbdbb6293f6dc70105e190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a></td></tr>
<tr class="separator:ga2612a0f4b3fbdbb6293f6dc70105e190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67c1158c04450d19ad483dcd2192e43" id="r_gab67c1158c04450d19ad483dcd2192e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab67c1158c04450d19ad483dcd2192e43">AFR</a> [2]</td></tr>
<tr class="separator:gab67c1158c04450d19ad483dcd2192e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092e59d908b2ca112e31047e942340cb" id="r_ga092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:ga092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6162f6e853e261b5880b39b6d09fdc9" id="r_gab6162f6e853e261b5880b39b6d09fdc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6162f6e853e261b5880b39b6d09fdc9">HSLVR</a></td></tr>
<tr class="separator:gab6162f6e853e261b5880b39b6d09fdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55862d648a0def7a39e6428e48db4ba0" id="r_ga55862d648a0def7a39e6428e48db4ba0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55862d648a0def7a39e6428e48db4ba0">SECCFGR1</a></td></tr>
<tr class="separator:ga55862d648a0def7a39e6428e48db4ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792e89dd46c1c2ce59cdc7b2e6188711" id="r_ga792e89dd46c1c2ce59cdc7b2e6188711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga792e89dd46c1c2ce59cdc7b2e6188711">SECCFGR2</a></td></tr>
<tr class="separator:ga792e89dd46c1c2ce59cdc7b2e6188711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8ae1d8f462696ed3ca305cb74a442c" id="r_ga6b8ae1d8f462696ed3ca305cb74a442c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b8ae1d8f462696ed3ca305cb74a442c">SECCFGR3</a></td></tr>
<tr class="separator:ga6b8ae1d8f462696ed3ca305cb74a442c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1d42ee9a2f5b3e05232d130f834ec" id="r_ga6cf1d42ee9a2f5b3e05232d130f834ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6cf1d42ee9a2f5b3e05232d130f834ec">PRIVCFGR1</a></td></tr>
<tr class="separator:ga6cf1d42ee9a2f5b3e05232d130f834ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44860ab16eb7ece74165a8115022afd4" id="r_ga44860ab16eb7ece74165a8115022afd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44860ab16eb7ece74165a8115022afd4">PRIVCFGR2</a></td></tr>
<tr class="separator:ga44860ab16eb7ece74165a8115022afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1caa3fc57742d41825a5da879a3327" id="r_ga5e1caa3fc57742d41825a5da879a3327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1caa3fc57742d41825a5da879a3327">PRIVCFGR3</a></td></tr>
<tr class="separator:ga5e1caa3fc57742d41825a5da879a3327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9cfe8d716e5c7979236e43a803600c" id="r_ga6c9cfe8d716e5c7979236e43a803600c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c9cfe8d716e5c7979236e43a803600c">RESERVED3</a> [5]</td></tr>
<tr class="separator:ga6c9cfe8d716e5c7979236e43a803600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789e2f725a3caeab30fe4c0af43e1733" id="r_ga789e2f725a3caeab30fe4c0af43e1733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga789e2f725a3caeab30fe4c0af43e1733">MPCWM1ACFGR</a></td></tr>
<tr class="separator:ga789e2f725a3caeab30fe4c0af43e1733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8426d12a38a90a860dce4ea3e1269f2b" id="r_ga8426d12a38a90a860dce4ea3e1269f2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8426d12a38a90a860dce4ea3e1269f2b">MPCWM1AR</a></td></tr>
<tr class="separator:ga8426d12a38a90a860dce4ea3e1269f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad968a9dfce88e12d977eaeac920c0f6c" id="r_gad968a9dfce88e12d977eaeac920c0f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad968a9dfce88e12d977eaeac920c0f6c">MPCWM1BCFGR</a></td></tr>
<tr class="separator:gad968a9dfce88e12d977eaeac920c0f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac142ee3426325ad98758b5007056189" id="r_gaac142ee3426325ad98758b5007056189"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaac142ee3426325ad98758b5007056189">MPCWM1BR</a></td></tr>
<tr class="separator:gaac142ee3426325ad98758b5007056189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2200fadd35717383d5adbcf5788e5ed3" id="r_ga2200fadd35717383d5adbcf5788e5ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2200fadd35717383d5adbcf5788e5ed3">MPCWM2ACFGR</a></td></tr>
<tr class="separator:ga2200fadd35717383d5adbcf5788e5ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea17f5f4198fa2dd5163e30dbc6181a" id="r_ga6ea17f5f4198fa2dd5163e30dbc6181a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ea17f5f4198fa2dd5163e30dbc6181a">MPCWM2AR</a></td></tr>
<tr class="separator:ga6ea17f5f4198fa2dd5163e30dbc6181a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf328d8cfaf6d2c5fff5ab7cbab5fef" id="r_gaedf328d8cfaf6d2c5fff5ab7cbab5fef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaedf328d8cfaf6d2c5fff5ab7cbab5fef">MPCWM2BCFGR</a></td></tr>
<tr class="separator:gaedf328d8cfaf6d2c5fff5ab7cbab5fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad81305e91e4969de56451545b5bab2b" id="r_gaad81305e91e4969de56451545b5bab2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad81305e91e4969de56451545b5bab2b">MPCWM2BR</a></td></tr>
<tr class="separator:gaad81305e91e4969de56451545b5bab2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7df7917a60d5e2f7d64d7db65c9cbd" id="r_ga3b7df7917a60d5e2f7d64d7db65c9cbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b7df7917a60d5e2f7d64d7db65c9cbd">MPCWM3ACFGR</a></td></tr>
<tr class="separator:ga3b7df7917a60d5e2f7d64d7db65c9cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a3db7ebf03492bdbda5cc26bc070ce" id="r_gae5a3db7ebf03492bdbda5cc26bc070ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae5a3db7ebf03492bdbda5cc26bc070ce">MPCWM3AR</a></td></tr>
<tr class="separator:gae5a3db7ebf03492bdbda5cc26bc070ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec10858e07e8f33ffdf8c9692ff47fb0" id="r_gaec10858e07e8f33ffdf8c9692ff47fb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec10858e07e8f33ffdf8c9692ff47fb0">MPCWM3BCFGR</a></td></tr>
<tr class="separator:gaec10858e07e8f33ffdf8c9692ff47fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c50f07c27ccd1babc199720b5a4437f" id="r_ga9c50f07c27ccd1babc199720b5a4437f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c50f07c27ccd1babc199720b5a4437f">MPCWM3BR</a></td></tr>
<tr class="separator:ga9c50f07c27ccd1babc199720b5a4437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39808b65d3feaf617078ee72397b8f64" id="r_ga39808b65d3feaf617078ee72397b8f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga39808b65d3feaf617078ee72397b8f64">MPCWM4ACFGR</a></td></tr>
<tr class="separator:ga39808b65d3feaf617078ee72397b8f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024bd6bacde769c7e5f095fdf8286bfb" id="r_ga024bd6bacde769c7e5f095fdf8286bfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga024bd6bacde769c7e5f095fdf8286bfb">MPCWM4AR</a></td></tr>
<tr class="separator:ga024bd6bacde769c7e5f095fdf8286bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c04fd0a6e9c7f147aaf0c648457ea9a" id="r_ga5c04fd0a6e9c7f147aaf0c648457ea9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5c04fd0a6e9c7f147aaf0c648457ea9a">MPCWM4BCFGR</a></td></tr>
<tr class="separator:ga5c04fd0a6e9c7f147aaf0c648457ea9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae221808d58b2703b8ac7b32f01ecae17" id="r_gae221808d58b2703b8ac7b32f01ecae17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae221808d58b2703b8ac7b32f01ecae17">MPCWM4BR</a></td></tr>
<tr class="separator:gae221808d58b2703b8ac7b32f01ecae17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b62e47ea31f80c567ab3714f96be46f" id="r_ga9b62e47ea31f80c567ab3714f96be46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b62e47ea31f80c567ab3714f96be46f">CFGLOCKR1</a></td></tr>
<tr class="separator:ga9b62e47ea31f80c567ab3714f96be46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b1031e64996c45be6233a351b093ff" id="r_ga55b1031e64996c45be6233a351b093ff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga55b1031e64996c45be6233a351b093ff">RESERVED2</a> [59]</td></tr>
<tr class="separator:ga55b1031e64996c45be6233a351b093ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca123a508250d946eb84701f0bb548ad" id="r_gaca123a508250d946eb84701f0bb548ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca123a508250d946eb84701f0bb548ad">SECCFGR</a> [32]</td></tr>
<tr class="separator:gaca123a508250d946eb84701f0bb548ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fb3289086ebb9a245dcc198344bb65" id="r_ga84fb3289086ebb9a245dcc198344bb65"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84fb3289086ebb9a245dcc198344bb65">RESERVED3</a> [32]</td></tr>
<tr class="separator:ga84fb3289086ebb9a245dcc198344bb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de3e630390a9873884a35a3502910d1" id="r_ga1de3e630390a9873884a35a3502910d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1de3e630390a9873884a35a3502910d1">PRIVCFGR</a> [32]</td></tr>
<tr class="separator:ga1de3e630390a9873884a35a3502910d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c623191ce9d78bdfc4fa7d44109887f" id="r_ga2c623191ce9d78bdfc4fa7d44109887f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2c623191ce9d78bdfc4fa7d44109887f">IER1</a></td></tr>
<tr class="separator:ga2c623191ce9d78bdfc4fa7d44109887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce86737c26c2bacbd99fd33d6c219e6" id="r_ga5ce86737c26c2bacbd99fd33d6c219e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ce86737c26c2bacbd99fd33d6c219e6">IER2</a></td></tr>
<tr class="separator:ga5ce86737c26c2bacbd99fd33d6c219e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac595add1427dbd8bc06e2c75578bdfc5" id="r_gac595add1427dbd8bc06e2c75578bdfc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac595add1427dbd8bc06e2c75578bdfc5">IER3</a></td></tr>
<tr class="separator:gac595add1427dbd8bc06e2c75578bdfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e609bea6ce065f1185006a77ae8f84" id="r_ga57e609bea6ce065f1185006a77ae8f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga57e609bea6ce065f1185006a77ae8f84">IER4</a></td></tr>
<tr class="separator:ga57e609bea6ce065f1185006a77ae8f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefca4fd83c4b7846ae6d3cfe7bb8df9" id="r_gacefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a></td></tr>
<tr class="separator:gacefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89623ee198737b29dc0a803310605a83" id="r_ga89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:ga89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30c34f7c606cb9416a413ec5fa36491" id="r_gaf30c34f7c606cb9416a413ec5fa36491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf30c34f7c606cb9416a413ec5fa36491">SR3</a></td></tr>
<tr class="separator:gaf30c34f7c606cb9416a413ec5fa36491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8218d6e11dae5d4468c69303dec0b4fc" id="r_ga8218d6e11dae5d4468c69303dec0b4fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8218d6e11dae5d4468c69303dec0b4fc">SR4</a></td></tr>
<tr class="separator:ga8218d6e11dae5d4468c69303dec0b4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88d86a5a6f54ee832ccd2cc7da04bc2" id="r_gaf88d86a5a6f54ee832ccd2cc7da04bc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf88d86a5a6f54ee832ccd2cc7da04bc2">FCR1</a></td></tr>
<tr class="separator:gaf88d86a5a6f54ee832ccd2cc7da04bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccac8f8f193313e9ba6a4d0a961029d1" id="r_gaccac8f8f193313e9ba6a4d0a961029d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaccac8f8f193313e9ba6a4d0a961029d1">FCR2</a></td></tr>
<tr class="separator:gaccac8f8f193313e9ba6a4d0a961029d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a7045a58de7a1c80b2711288d5da00" id="r_ga44a7045a58de7a1c80b2711288d5da00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44a7045a58de7a1c80b2711288d5da00">FCR3</a></td></tr>
<tr class="separator:ga44a7045a58de7a1c80b2711288d5da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761bb2ee292d5e5b91f61d98f27a5f2c" id="r_ga761bb2ee292d5e5b91f61d98f27a5f2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga761bb2ee292d5e5b91f61d98f27a5f2c">FCR4</a></td></tr>
<tr class="separator:ga761bb2ee292d5e5b91f61d98f27a5f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5cc7f32884945503dd29f8f6cbb415" id="r_ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="separator:ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f69ed49ebf451e55748c601a126443" id="r_ga08f69ed49ebf451e55748c601a126443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga08f69ed49ebf451e55748c601a126443">HMONR</a></td></tr>
<tr class="separator:ga08f69ed49ebf451e55748c601a126443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2991430f17051a26d3fa98d1d5425890" id="r_ga2991430f17051a26d3fa98d1d5425890"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2991430f17051a26d3fa98d1d5425890">MMONR</a></td></tr>
<tr class="separator:ga2991430f17051a26d3fa98d1d5425890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacaf6cc106e7e5796733445b12947a0" id="r_gaeacaf6cc106e7e5796733445b12947a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeacaf6cc106e7e5796733445b12947a0">CRR0</a></td></tr>
<tr class="separator:gaeacaf6cc106e7e5796733445b12947a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00a83ce2b32079db19cd16b10738a9e" id="r_gaa00a83ce2b32079db19cd16b10738a9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa00a83ce2b32079db19cd16b10738a9e">CRR1</a></td></tr>
<tr class="separator:gaa00a83ce2b32079db19cd16b10738a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe40051f69f45a5d0784493a1d13386a" id="r_gabe40051f69f45a5d0784493a1d13386a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabe40051f69f45a5d0784493a1d13386a">CRR2</a></td></tr>
<tr class="separator:gabe40051f69f45a5d0784493a1d13386a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e31b92848317acdea12bca718cb61a" id="r_ga62e31b92848317acdea12bca718cb61a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62e31b92848317acdea12bca718cb61a">CRR3</a></td></tr>
<tr class="separator:ga62e31b92848317acdea12bca718cb61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5cc7f32884945503dd29f8f6cbb415" id="r_ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="separator:ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82302d123af7054d43830576c8049617" id="r_ga82302d123af7054d43830576c8049617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga82302d123af7054d43830576c8049617">RHMONR</a></td></tr>
<tr class="separator:ga82302d123af7054d43830576c8049617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e43adc5e36f7e6ef94b89fba493522" id="r_ga00e43adc5e36f7e6ef94b89fba493522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga00e43adc5e36f7e6ef94b89fba493522">RMMONR</a></td></tr>
<tr class="separator:ga00e43adc5e36f7e6ef94b89fba493522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011cbdcb4100dc315ada51dd913460cb" id="r_ga011cbdcb4100dc315ada51dd913460cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga011cbdcb4100dc315ada51dd913460cb">WHMONR</a></td></tr>
<tr class="separator:ga011cbdcb4100dc315ada51dd913460cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1b0ce1d57e0023f4f4aecfd2e4703a" id="r_gaff1b0ce1d57e0023f4f4aecfd2e4703a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff1b0ce1d57e0023f4f4aecfd2e4703a">WMMONR</a></td></tr>
<tr class="separator:gaff1b0ce1d57e0023f4f4aecfd2e4703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5969a89c760ebe2843483fcfbe5a5cb6" id="r_ga5969a89c760ebe2843483fcfbe5a5cb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5969a89c760ebe2843483fcfbe5a5cb6">CMDRSADDRR</a></td></tr>
<tr class="separator:ga5969a89c760ebe2843483fcfbe5a5cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc895fa67d9d521a7437f57be5f34ec6" id="r_gadc895fa67d9d521a7437f57be5f34ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadc895fa67d9d521a7437f57be5f34ec6">CMDREADDRR</a></td></tr>
<tr class="separator:gadc895fa67d9d521a7437f57be5f34ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2870732a4fc2ecd7bbecfbcbbf5528b7" id="r_ga2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a></td></tr>
<tr class="separator:ga2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fccbd85b91e6dca03ce333c1457fcb" id="r_ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a></td></tr>
<tr class="separator:ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196ebdaac12b21e90320c6175da78ef6" id="r_ga196ebdaac12b21e90320c6175da78ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga196ebdaac12b21e90320c6175da78ef6">EGR</a></td></tr>
<tr class="separator:ga196ebdaac12b21e90320c6175da78ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb72f64492a75e780dd2294075c70fed" id="r_gadb72f64492a75e780dd2294075c70fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb72f64492a75e780dd2294075c70fed">CCMR1</a></td></tr>
<tr class="separator:gadb72f64492a75e780dd2294075c70fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091452256c9a16c33d891f4d32b395bf" id="r_ga091452256c9a16c33d891f4d32b395bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga091452256c9a16c33d891f4d32b395bf">CCMR2</a></td></tr>
<tr class="separator:ga091452256c9a16c33d891f4d32b395bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098110becfef10e1fd1b6a4f874da496" id="r_ga098110becfef10e1fd1b6a4f874da496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga098110becfef10e1fd1b6a4f874da496">CCER</a></td></tr>
<tr class="separator:ga098110becfef10e1fd1b6a4f874da496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a27d764d06750fc0d642e08f8b2a" id="r_ga6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4c753f09cbffdbe5c55008f0e8b180" id="r_ga9d4c753f09cbffdbe5c55008f0e8b180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9d4c753f09cbffdbe5c55008f0e8b180">PSC</a></td></tr>
<tr class="separator:ga9d4c753f09cbffdbe5c55008f0e8b180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f19bb4aeea3cc14fa73dfa7772cb8" id="r_gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a></td></tr>
<tr class="separator:gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1b7107fcf35abe39d20f5dfc230ee" id="r_gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab1e24ef769bbcb3e3769feae192ffb" id="r_gadab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="separator:gadab1e24ef769bbcb3e3769feae192ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90aa584f07eeeac364a67f5e05faa93" id="r_gab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="separator:gab90aa584f07eeeac364a67f5e05faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a478cc47a3dff478555ccb985b06a2" id="r_ga27a478cc47a3dff478555ccb985b06a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a></td></tr>
<tr class="separator:ga27a478cc47a3dff478555ccb985b06a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fdb75569bd7ea26fa48544786535be" id="r_ga85fdb75569bd7ea26fa48544786535be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga85fdb75569bd7ea26fa48544786535be">CCR4</a></td></tr>
<tr class="separator:ga85fdb75569bd7ea26fa48544786535be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476bae602205d6a49c7e71e2bda28c0a" id="r_ga476bae602205d6a49c7e71e2bda28c0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga476bae602205d6a49c7e71e2bda28c0a">BDTR</a></td></tr>
<tr class="separator:ga476bae602205d6a49c7e71e2bda28c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34474d97b298c0bf671b72203ae43713" id="r_ga34474d97b298c0bf671b72203ae43713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34474d97b298c0bf671b72203ae43713">CCR5</a></td></tr>
<tr class="separator:ga34474d97b298c0bf671b72203ae43713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522126f56497797646c95acb049bfa9c" id="r_ga522126f56497797646c95acb049bfa9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga522126f56497797646c95acb049bfa9c">CCR6</a></td></tr>
<tr class="separator:ga522126f56497797646c95acb049bfa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae3f2752306d96164bb0b895aec60da" id="r_gaeae3f2752306d96164bb0b895aec60da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeae3f2752306d96164bb0b895aec60da">CCMR3</a></td></tr>
<tr class="separator:gaeae3f2752306d96164bb0b895aec60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92e1ab4dfee01a9f734236fb1eee249" id="r_gac92e1ab4dfee01a9f734236fb1eee249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac92e1ab4dfee01a9f734236fb1eee249">DTR2</a></td></tr>
<tr class="separator:gac92e1ab4dfee01a9f734236fb1eee249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c146954c72b1cc2c05a85dd55ae5c9b" id="r_ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="separator:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d4cf627c278273f0b20f88592ae96a" id="r_ga23d4cf627c278273f0b20f88592ae96a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga23d4cf627c278273f0b20f88592ae96a">TISEL</a></td></tr>
<tr class="separator:ga23d4cf627c278273f0b20f88592ae96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8b893e1390434a07a70d17ea058223" id="r_gaaa8b893e1390434a07a70d17ea058223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa8b893e1390434a07a70d17ea058223">AF1</a></td></tr>
<tr class="separator:gaaa8b893e1390434a07a70d17ea058223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d712f76141c5f21d16d3c55ec7d89a0" id="r_ga3d712f76141c5f21d16d3c55ec7d89a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3d712f76141c5f21d16d3c55ec7d89a0">AF2</a></td></tr>
<tr class="separator:ga3d712f76141c5f21d16d3c55ec7d89a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b85c0208edae4594cbdfcf215573182" id="r_ga9b85c0208edae4594cbdfcf215573182"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b85c0208edae4594cbdfcf215573182">OR1</a></td></tr>
<tr class="separator:ga9b85c0208edae4594cbdfcf215573182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04abbde215c2d15692ca847c97db587d" id="r_ga04abbde215c2d15692ca847c97db587d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04abbde215c2d15692ca847c97db587d">RESERVED0</a> [220]</td></tr>
<tr class="separator:ga04abbde215c2d15692ca847c97db587d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6225cb8f4938f98204d11afaffd41c9" id="r_gaf6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:gaf6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9087f2f31dd5edf59de6a59ae4e67ae" id="r_gab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a></td></tr>
<tr class="separator:gab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fccbd85b91e6dca03ce333c1457fcb" id="r_ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07fccbd85b91e6dca03ce333c1457fcb">DIER</a></td></tr>
<tr class="separator:ga07fccbd85b91e6dca03ce333c1457fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab1e24ef769bbcb3e3769feae192ffb" id="r_gadab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="separator:gadab1e24ef769bbcb3e3769feae192ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17f19bb4aeea3cc14fa73dfa7772cb8" id="r_gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a></td></tr>
<tr class="separator:gaf17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095a27d764d06750fc0d642e08f8b2a" id="r_ga6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:ga6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08951d2511e8867d6f97c25bde8848b" id="r_gab08951d2511e8867d6f97c25bde8848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab08951d2511e8867d6f97c25bde8848b">RESERVED0</a></td></tr>
<tr class="separator:gab08951d2511e8867d6f97c25bde8848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c" id="r_gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1b7107fcf35abe39d20f5dfc230ee" id="r_gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:gaa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb72f64492a75e780dd2294075c70fed" id="r_gadb72f64492a75e780dd2294075c70fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb72f64492a75e780dd2294075c70fed">CCMR1</a></td></tr>
<tr class="separator:gadb72f64492a75e780dd2294075c70fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef165756193844225b702fa0db10196" id="r_ga4ef165756193844225b702fa0db10196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ef165756193844225b702fa0db10196">RESERVED1</a></td></tr>
<tr class="separator:ga4ef165756193844225b702fa0db10196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90aa584f07eeeac364a67f5e05faa93" id="r_gab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="separator:gab90aa584f07eeeac364a67f5e05faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5030971ec1bfd3101f83f546493c83" id="r_ga0e5030971ec1bfd3101f83f546493c83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e5030971ec1bfd3101f83f546493c83">RESERVED</a></td></tr>
<tr class="separator:ga0e5030971ec1bfd3101f83f546493c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a84a6f58dd4d48457b084764a19eef" id="r_ga97a84a6f58dd4d48457b084764a19eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97a84a6f58dd4d48457b084764a19eef">DCR1</a></td></tr>
<tr class="separator:ga97a84a6f58dd4d48457b084764a19eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede4c7a1a30cb1aad3e66a4551c5ce76" id="r_gaede4c7a1a30cb1aad3e66a4551c5ce76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaede4c7a1a30cb1aad3e66a4551c5ce76">DCR2</a></td></tr>
<tr class="separator:gaede4c7a1a30cb1aad3e66a4551c5ce76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9baefbd2ef6639508c5c88de65452f76" id="r_ga9baefbd2ef6639508c5c88de65452f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9baefbd2ef6639508c5c88de65452f76">DCR3</a></td></tr>
<tr class="separator:ga9baefbd2ef6639508c5c88de65452f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57f62fbcd9431c2f6ae9314a5276b18" id="r_gac57f62fbcd9431c2f6ae9314a5276b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac57f62fbcd9431c2f6ae9314a5276b18">DCR4</a></td></tr>
<tr class="separator:gac57f62fbcd9431c2f6ae9314a5276b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5cc7f32884945503dd29f8f6cbb415" id="r_ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="separator:ga5d5cc7f32884945503dd29f8f6cbb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ff13a8dce64d621902cf070aa15467" id="r_ga10ff13a8dce64d621902cf070aa15467"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10ff13a8dce64d621902cf070aa15467">RESERVED2</a> [6]</td></tr>
<tr class="separator:ga10ff13a8dce64d621902cf070aa15467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651b3980342dcf21d301d29621dcf4f6" id="r_ga651b3980342dcf21d301d29621dcf4f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga651b3980342dcf21d301d29621dcf4f6">DLR</a></td></tr>
<tr class="separator:ga651b3980342dcf21d301d29621dcf4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158" id="r_gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac50357d1ebac2949d27bfc4855e6a4" id="r_ga2ac50357d1ebac2949d27bfc4855e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ac50357d1ebac2949d27bfc4855e6a4">AR</a></td></tr>
<tr class="separator:ga2ac50357d1ebac2949d27bfc4855e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0018930ee9f18afda25b695b9a4ec16" id="r_gac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:gac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b" id="r_ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b">RESERVED5</a> [11]</td></tr>
<tr class="separator:ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7327d5955c8e4e3eb689a7ad2a1fa219" id="r_ga7327d5955c8e4e3eb689a7ad2a1fa219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7327d5955c8e4e3eb689a7ad2a1fa219">PSMKR</a></td></tr>
<tr class="separator:ga7327d5955c8e4e3eb689a7ad2a1fa219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540dca302294444f48c31655a7496a3a" id="r_ga540dca302294444f48c31655a7496a3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga540dca302294444f48c31655a7496a3a">RESERVED6</a></td></tr>
<tr class="separator:ga540dca302294444f48c31655a7496a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986e18db58469e5dd0e756b2b405b805" id="r_ga986e18db58469e5dd0e756b2b405b805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga986e18db58469e5dd0e756b2b405b805">PSMAR</a></td></tr>
<tr class="separator:ga986e18db58469e5dd0e756b2b405b805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3d40baea405ecaf6b38462357dac0" id="r_ga6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:ga6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e54bfb9deb2d92de2c3f62d33793da" id="r_gaa9e54bfb9deb2d92de2c3f62d33793da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9e54bfb9deb2d92de2c3f62d33793da">PIR</a></td></tr>
<tr class="separator:gaa9e54bfb9deb2d92de2c3f62d33793da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d002de13be220e3895e26a7da4e0a" id="r_ga558d002de13be220e3895e26a7da4e0a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga558d002de13be220e3895e26a7da4e0a">RESERVED8</a> [27]</td></tr>
<tr class="separator:ga558d002de13be220e3895e26a7da4e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97" id="r_ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6ea0a37a7f654716cd4036ad9d54a" id="r_gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53" id="r_gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c173f2fa5c4ef64aafebcccaebf05fd" id="r_ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6615bc39cfcd7131bdc8662583cc6714" id="r_ga6615bc39cfcd7131bdc8662583cc6714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6615bc39cfcd7131bdc8662583cc6714">IR</a></td></tr>
<tr class="separator:ga6615bc39cfcd7131bdc8662583cc6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ee3844167dd0d27308b035c8da3153" id="r_ga34ee3844167dd0d27308b035c8da3153"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34ee3844167dd0d27308b035c8da3153">RESERVED11</a> [3]</td></tr>
<tr class="separator:ga34ee3844167dd0d27308b035c8da3153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d4126533b52183ef8105af2e526bd0" id="r_ga53d4126533b52183ef8105af2e526bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga53d4126533b52183ef8105af2e526bd0">ABR</a></td></tr>
<tr class="separator:ga53d4126533b52183ef8105af2e526bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace322ac32d7e63fe1054ae34c9aac31" id="r_gaace322ac32d7e63fe1054ae34c9aac31"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaace322ac32d7e63fe1054ae34c9aac31">RESERVED12</a> [3]</td></tr>
<tr class="separator:gaace322ac32d7e63fe1054ae34c9aac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae060e16fd0b193203ddead99622260c1" id="r_gae060e16fd0b193203ddead99622260c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae060e16fd0b193203ddead99622260c1">LPTR</a></td></tr>
<tr class="separator:gae060e16fd0b193203ddead99622260c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7f09c50b40cfb717c6c876e4a7c29e" id="r_gabb7f09c50b40cfb717c6c876e4a7c29e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabb7f09c50b40cfb717c6c876e4a7c29e">RESERVED13</a> [3]</td></tr>
<tr class="separator:gabb7f09c50b40cfb717c6c876e4a7c29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab2505003aada9ce7ac2865e901b743" id="r_ga4ab2505003aada9ce7ac2865e901b743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ab2505003aada9ce7ac2865e901b743">WPCCR</a></td></tr>
<tr class="separator:ga4ab2505003aada9ce7ac2865e901b743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b3c835bc48447ada8fe2e0fd148040" id="r_ga66b3c835bc48447ada8fe2e0fd148040"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66b3c835bc48447ada8fe2e0fd148040">RESERVED14</a></td></tr>
<tr class="separator:ga66b3c835bc48447ada8fe2e0fd148040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf199d27ae979441407a37373de17313f" id="r_gaf199d27ae979441407a37373de17313f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf199d27ae979441407a37373de17313f">WPTCR</a></td></tr>
<tr class="separator:gaf199d27ae979441407a37373de17313f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbe020c0994f2f5523536d5a3acf090" id="r_gaabbe020c0994f2f5523536d5a3acf090"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaabbe020c0994f2f5523536d5a3acf090">RESERVED15</a></td></tr>
<tr class="separator:gaabbe020c0994f2f5523536d5a3acf090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4193cdaa973d4be0f0566354850812f6" id="r_ga4193cdaa973d4be0f0566354850812f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4193cdaa973d4be0f0566354850812f6">WPIR</a></td></tr>
<tr class="separator:ga4193cdaa973d4be0f0566354850812f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c6645d5958ea0c8475a9f217742341" id="r_gad5c6645d5958ea0c8475a9f217742341"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5c6645d5958ea0c8475a9f217742341">RESERVED16</a> [3]</td></tr>
<tr class="separator:gad5c6645d5958ea0c8475a9f217742341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a83e64a5085c4941491805930ac6b6d" id="r_ga9a83e64a5085c4941491805930ac6b6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9a83e64a5085c4941491805930ac6b6d">WPABR</a></td></tr>
<tr class="separator:ga9a83e64a5085c4941491805930ac6b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6666c7a49a36593a52bfdca6094126ec" id="r_ga6666c7a49a36593a52bfdca6094126ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6666c7a49a36593a52bfdca6094126ec">RESERVED17</a> [7]</td></tr>
<tr class="separator:ga6666c7a49a36593a52bfdca6094126ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad876e851435e070b25ed320766c3bf" id="r_gabad876e851435e070b25ed320766c3bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabad876e851435e070b25ed320766c3bf">WCCR</a></td></tr>
<tr class="separator:gabad876e851435e070b25ed320766c3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34eed753f42464ee8b12846ee3229f40" id="r_ga34eed753f42464ee8b12846ee3229f40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34eed753f42464ee8b12846ee3229f40">RESERVED18</a></td></tr>
<tr class="separator:ga34eed753f42464ee8b12846ee3229f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41888fd8b7344c6d2b022591f6f2f164" id="r_ga41888fd8b7344c6d2b022591f6f2f164"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga41888fd8b7344c6d2b022591f6f2f164">WTCR</a></td></tr>
<tr class="separator:ga41888fd8b7344c6d2b022591f6f2f164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1c2ce7448f68762f6c2eb3aa4643a8" id="r_ga1e1c2ce7448f68762f6c2eb3aa4643a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e1c2ce7448f68762f6c2eb3aa4643a8">RESERVED19</a></td></tr>
<tr class="separator:ga1e1c2ce7448f68762f6c2eb3aa4643a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2d0617985dae7ab1520f3fb78348bf" id="r_ga9c2d0617985dae7ab1520f3fb78348bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c2d0617985dae7ab1520f3fb78348bf">WIR</a></td></tr>
<tr class="separator:ga9c2d0617985dae7ab1520f3fb78348bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba563510fd3f2eb1900ee026927911bf" id="r_gaba563510fd3f2eb1900ee026927911bf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba563510fd3f2eb1900ee026927911bf">RESERVED20</a> [3]</td></tr>
<tr class="separator:gaba563510fd3f2eb1900ee026927911bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69625d8660e355526633f8ad8565421" id="r_gae69625d8660e355526633f8ad8565421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae69625d8660e355526633f8ad8565421">WABR</a></td></tr>
<tr class="separator:gae69625d8660e355526633f8ad8565421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9efb20db7d251f9fe1255c7e2edbc5" id="r_gabc9efb20db7d251f9fe1255c7e2edbc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabc9efb20db7d251f9fe1255c7e2edbc5">RESERVED21</a> [23]</td></tr>
<tr class="separator:gabc9efb20db7d251f9fe1255c7e2edbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a00cfb589dc83e0dc8ba2bd9c6d335" id="r_gae1a00cfb589dc83e0dc8ba2bd9c6d335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae1a00cfb589dc83e0dc8ba2bd9c6d335">HLCR</a></td></tr>
<tr class="separator:gae1a00cfb589dc83e0dc8ba2bd9c6d335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b33272a8a8521f94fda08d4a66c58fc" id="r_ga3b33272a8a8521f94fda08d4a66c58fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b33272a8a8521f94fda08d4a66c58fc">PMCR</a></td></tr>
<tr class="separator:ga3b33272a8a8521f94fda08d4a66c58fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08e0ce7c31a7368a010a589c136f242" id="r_gaa08e0ce7c31a7368a010a589c136f242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa08e0ce7c31a7368a010a589c136f242">PMSR</a></td></tr>
<tr class="separator:gaa08e0ce7c31a7368a010a589c136f242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346f23cc0290560dddd53354247779df" id="r_ga346f23cc0290560dddd53354247779df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga346f23cc0290560dddd53354247779df">VOSCR</a></td></tr>
<tr class="separator:ga346f23cc0290560dddd53354247779df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6141135d329358a33188560d40458fba" id="r_ga6141135d329358a33188560d40458fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6141135d329358a33188560d40458fba">VOSSR</a></td></tr>
<tr class="separator:ga6141135d329358a33188560d40458fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e46d43688bcc569d63b1da667e497" id="r_gac84e46d43688bcc569d63b1da667e497"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac84e46d43688bcc569d63b1da667e497">RESERVED2</a> [2]</td></tr>
<tr class="separator:gac84e46d43688bcc569d63b1da667e497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9a3ced775287c8585a6a61af4b40e9" id="r_ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="separator:ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6293d7d42b502fab744abeebd7fe97e4" id="r_ga6293d7d42b502fab744abeebd7fe97e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6293d7d42b502fab744abeebd7fe97e4">DBPCR</a></td></tr>
<tr class="separator:ga6293d7d42b502fab744abeebd7fe97e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37ef4641bc68604b134654f2e34810f" id="r_gac37ef4641bc68604b134654f2e34810f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac37ef4641bc68604b134654f2e34810f">BDSR</a></td></tr>
<tr class="separator:gac37ef4641bc68604b134654f2e34810f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348ad23f36035a583d48e34a00f0a723" id="r_ga348ad23f36035a583d48e34a00f0a723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga348ad23f36035a583d48e34a00f0a723">UCPDR</a></td></tr>
<tr class="separator:ga348ad23f36035a583d48e34a00f0a723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2df02614464596cdfcfea4a5cbfeab" id="r_ga1f2df02614464596cdfcfea4a5cbfeab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1f2df02614464596cdfcfea4a5cbfeab">SCCR</a></td></tr>
<tr class="separator:ga1f2df02614464596cdfcfea4a5cbfeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2" id="r_ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2">VMCR</a></td></tr>
<tr class="separator:ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbbdf53dc6bfc51018a737d57b468ce" id="r_ga3bbbdf53dc6bfc51018a737d57b468ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3bbbdf53dc6bfc51018a737d57b468ce">USBSCR</a></td></tr>
<tr class="separator:ga3bbbdf53dc6bfc51018a737d57b468ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354825ff0e2602893cbbd14c830b0fe7" id="r_ga354825ff0e2602893cbbd14c830b0fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga354825ff0e2602893cbbd14c830b0fe7">VMSR</a></td></tr>
<tr class="separator:ga354825ff0e2602893cbbd14c830b0fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec37bfe5742280a3dad22b54ff7ebf9" id="r_ga4ec37bfe5742280a3dad22b54ff7ebf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ec37bfe5742280a3dad22b54ff7ebf9">WUSCR</a></td></tr>
<tr class="separator:ga4ec37bfe5742280a3dad22b54ff7ebf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ea09b35fc1da0e4e56d88a0bd775ab" id="r_ga92ea09b35fc1da0e4e56d88a0bd775ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga92ea09b35fc1da0e4e56d88a0bd775ab">WUSR</a></td></tr>
<tr class="separator:ga92ea09b35fc1da0e4e56d88a0bd775ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38befb55ad85cf3f49ec748b04ed440c" id="r_ga38befb55ad85cf3f49ec748b04ed440c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38befb55ad85cf3f49ec748b04ed440c">WUCR</a></td></tr>
<tr class="separator:ga38befb55ad85cf3f49ec748b04ed440c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158" id="r_gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19a32e7535910b92598e1fd7851906" id="r_ga7c19a32e7535910b92598e1fd7851906"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c19a32e7535910b92598e1fd7851906">IORETR</a></td></tr>
<tr class="separator:ga7c19a32e7535910b92598e1fd7851906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5627bbbc2f2af4fdf3f6e986d7638b" id="r_ga9f5627bbbc2f2af4fdf3f6e986d7638b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f5627bbbc2f2af4fdf3f6e986d7638b">RESERVED4</a> [43]</td></tr>
<tr class="separator:ga9f5627bbbc2f2af4fdf3f6e986d7638b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1fc509dd7c3808c85eb79da55bd525" id="r_ga0a1fc509dd7c3808c85eb79da55bd525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a1fc509dd7c3808c85eb79da55bd525">SEAR</a></td></tr>
<tr class="separator:ga0a1fc509dd7c3808c85eb79da55bd525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2f2d5f72d1f3940715f4836790274f" id="r_ga7b2f2d5f72d1f3940715f4836790274f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b2f2d5f72d1f3940715f4836790274f">DEAR</a></td></tr>
<tr class="separator:ga7b2f2d5f72d1f3940715f4836790274f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9d1bf74ce6a46baebff4ebc18bece1" id="r_gaff9d1bf74ce6a46baebff4ebc18bece1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff9d1bf74ce6a46baebff4ebc18bece1">WPR1</a></td></tr>
<tr class="separator:gaff9d1bf74ce6a46baebff4ebc18bece1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036f24da210af8055b2826363dc00d43" id="r_ga036f24da210af8055b2826363dc00d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga036f24da210af8055b2826363dc00d43">WPR2</a></td></tr>
<tr class="separator:ga036f24da210af8055b2826363dc00d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5030971ec1bfd3101f83f546493c83" id="r_ga0e5030971ec1bfd3101f83f546493c83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0e5030971ec1bfd3101f83f546493c83">RESERVED</a></td></tr>
<tr class="separator:ga0e5030971ec1bfd3101f83f546493c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654e92ede97be4666d048620cc7f846c" id="r_ga654e92ede97be4666d048620cc7f846c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga654e92ede97be4666d048620cc7f846c">ECCKEY</a></td></tr>
<tr class="separator:ga654e92ede97be4666d048620cc7f846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7408a23fa9702a0dc5bad577be5dd0b5" id="r_ga7408a23fa9702a0dc5bad577be5dd0b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7408a23fa9702a0dc5bad577be5dd0b5">ERKEYR</a></td></tr>
<tr class="separator:ga7408a23fa9702a0dc5bad577be5dd0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2259ddeb7fd501b050a1e5aa3eca21a1" id="r_ga2259ddeb7fd501b050a1e5aa3eca21a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2259ddeb7fd501b050a1e5aa3eca21a1">HSICFGR</a></td></tr>
<tr class="separator:ga2259ddeb7fd501b050a1e5aa3eca21a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0ff70edf1518ec0cf18b3868ae8419" id="r_ga7f0ff70edf1518ec0cf18b3868ae8419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7f0ff70edf1518ec0cf18b3868ae8419">CRRCR</a></td></tr>
<tr class="separator:ga7f0ff70edf1518ec0cf18b3868ae8419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509735dee2d83416e04377cc67446fd1" id="r_ga509735dee2d83416e04377cc67446fd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga509735dee2d83416e04377cc67446fd1">CSICFGR</a></td></tr>
<tr class="separator:ga509735dee2d83416e04377cc67446fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab903dcfa91c96beb2e36562eed6" id="r_ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="separator:ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c" id="r_gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4feab4391645d092d30e5dc0562220e" id="r_gaa4feab4391645d092d30e5dc0562220e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa4feab4391645d092d30e5dc0562220e">PLL1CFGR</a></td></tr>
<tr class="separator:gaa4feab4391645d092d30e5dc0562220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21a9b51873aa0dbbb2c5b05d2ff3eb5" id="r_gaa21a9b51873aa0dbbb2c5b05d2ff3eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa21a9b51873aa0dbbb2c5b05d2ff3eb5">PLL2CFGR</a></td></tr>
<tr class="separator:gaa21a9b51873aa0dbbb2c5b05d2ff3eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69942e4a2d4e4ce31ce9b06c481821ac" id="r_ga69942e4a2d4e4ce31ce9b06c481821ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga69942e4a2d4e4ce31ce9b06c481821ac">PLL3CFGR</a></td></tr>
<tr class="separator:ga69942e4a2d4e4ce31ce9b06c481821ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2696e21d0422f734ca0d2c1512cf9308" id="r_ga2696e21d0422f734ca0d2c1512cf9308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2696e21d0422f734ca0d2c1512cf9308">PLL1DIVR</a></td></tr>
<tr class="separator:ga2696e21d0422f734ca0d2c1512cf9308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b785ef53a2ecc44aecb7dcc8cbc0cac" id="r_ga7b785ef53a2ecc44aecb7dcc8cbc0cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b785ef53a2ecc44aecb7dcc8cbc0cac">PLL1FRACR</a></td></tr>
<tr class="separator:ga7b785ef53a2ecc44aecb7dcc8cbc0cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f227b25aa5802e3f47b098b4ef5e48" id="r_ga52f227b25aa5802e3f47b098b4ef5e48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga52f227b25aa5802e3f47b098b4ef5e48">PLL2DIVR</a></td></tr>
<tr class="separator:ga52f227b25aa5802e3f47b098b4ef5e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53975d066303660392f2735bb3181cd0" id="r_ga53975d066303660392f2735bb3181cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga53975d066303660392f2735bb3181cd0">PLL2FRACR</a></td></tr>
<tr class="separator:ga53975d066303660392f2735bb3181cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae7511c2599c072011d33a037e33382" id="r_gadae7511c2599c072011d33a037e33382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadae7511c2599c072011d33a037e33382">PLL3DIVR</a></td></tr>
<tr class="separator:gadae7511c2599c072011d33a037e33382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae019c82ef593d7415992c3757bdfbcf3" id="r_gae019c82ef593d7415992c3757bdfbcf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae019c82ef593d7415992c3757bdfbcf3">PLL3FRACR</a></td></tr>
<tr class="separator:gae019c82ef593d7415992c3757bdfbcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4bebbe6b0ac5c1518bc6efb1086fd9" id="r_gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c5ad92b90b5d78ebb04f072983c14" id="r_ga197c5ad92b90b5d78ebb04f072983c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga197c5ad92b90b5d78ebb04f072983c14">CIER</a></td></tr>
<tr class="separator:ga197c5ad92b90b5d78ebb04f072983c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b2383b3d5fbc21e7356b6cbefc2c0f" id="r_gaf7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a></td></tr>
<tr class="separator:gaf7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543aa341a8ebd0ea0c03b89bf0beceff" id="r_ga543aa341a8ebd0ea0c03b89bf0beceff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga543aa341a8ebd0ea0c03b89bf0beceff">CICR</a></td></tr>
<tr class="separator:ga543aa341a8ebd0ea0c03b89bf0beceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540dca302294444f48c31655a7496a3a" id="r_ga540dca302294444f48c31655a7496a3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga540dca302294444f48c31655a7496a3a">RESERVED6</a></td></tr>
<tr class="separator:ga540dca302294444f48c31655a7496a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c20c598e9e12f919f0ea47ebcbc90f" id="r_ga46c20c598e9e12f919f0ea47ebcbc90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a></td></tr>
<tr class="separator:ga46c20c598e9e12f919f0ea47ebcbc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a5aa9dd5694c48a7d8e66888a46450" id="r_ga78a5aa9dd5694c48a7d8e66888a46450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a></td></tr>
<tr class="separator:ga78a5aa9dd5694c48a7d8e66888a46450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3d40baea405ecaf6b38462357dac0" id="r_ga6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:ga6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657ba96069574219384ebe659a7fe1ce" id="r_ga657ba96069574219384ebe659a7fe1ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga657ba96069574219384ebe659a7fe1ce">AHB4RSTR</a></td></tr>
<tr class="separator:ga657ba96069574219384ebe659a7fe1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6ea0a37a7f654716cd4036ad9d54a" id="r_gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11f8aa0403ca5b8677f6ddaa92001e7" id="r_gaf11f8aa0403ca5b8677f6ddaa92001e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf11f8aa0403ca5b8677f6ddaa92001e7">APB1LRSTR</a></td></tr>
<tr class="separator:gaf11f8aa0403ca5b8677f6ddaa92001e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff83b5e393e6393767790fb157c7b206" id="r_gaff83b5e393e6393767790fb157c7b206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff83b5e393e6393767790fb157c7b206">APB1HRSTR</a></td></tr>
<tr class="separator:gaff83b5e393e6393767790fb157c7b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c5389c9ff4ac188cd498b8f7170968" id="r_gab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="separator:gab2c5389c9ff4ac188cd498b8f7170968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93996406d26cc7fafe69c7c1f56b27c2" id="r_ga93996406d26cc7fafe69c7c1f56b27c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93996406d26cc7fafe69c7c1f56b27c2">APB3RSTR</a></td></tr>
<tr class="separator:ga93996406d26cc7fafe69c7c1f56b27c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c173f2fa5c4ef64aafebcccaebf05fd" id="r_ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:ga7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9c75b06c99d0611535f38c7b4aa845" id="r_ga1e9c75b06c99d0611535f38c7b4aa845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a></td></tr>
<tr class="separator:ga1e9c75b06c99d0611535f38c7b4aa845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e92ed32c33c92e7ebf6919400ad535b" id="r_ga5e92ed32c33c92e7ebf6919400ad535b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a></td></tr>
<tr class="separator:ga5e92ed32c33c92e7ebf6919400ad535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006b67eb980ddd040471a37b2a12523c" id="r_ga006b67eb980ddd040471a37b2a12523c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga006b67eb980ddd040471a37b2a12523c">RESERVED11</a></td></tr>
<tr class="separator:ga006b67eb980ddd040471a37b2a12523c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9933afb441526f856eefbc558298993" id="r_gaa9933afb441526f856eefbc558298993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9933afb441526f856eefbc558298993">AHB4ENR</a></td></tr>
<tr class="separator:gaa9933afb441526f856eefbc558298993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be4d53f7b82edf2cada852986a9512a" id="r_ga0be4d53f7b82edf2cada852986a9512a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0be4d53f7b82edf2cada852986a9512a">RESERVED13</a></td></tr>
<tr class="separator:ga0be4d53f7b82edf2cada852986a9512a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1f6f21709b915375d5415d4a62e446" id="r_ga9e1f6f21709b915375d5415d4a62e446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9e1f6f21709b915375d5415d4a62e446">APB1LENR</a></td></tr>
<tr class="separator:ga9e1f6f21709b915375d5415d4a62e446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83ab73c26cf8244eacd4f0494663862" id="r_gaa83ab73c26cf8244eacd4f0494663862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa83ab73c26cf8244eacd4f0494663862">APB1HENR</a></td></tr>
<tr class="separator:gaa83ab73c26cf8244eacd4f0494663862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7bb47dddd2d94de124f74886d919be" id="r_gacc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="separator:gacc7bb47dddd2d94de124f74886d919be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856a6f67bf8f310ec5c6d1bf75521881" id="r_ga856a6f67bf8f310ec5c6d1bf75521881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga856a6f67bf8f310ec5c6d1bf75521881">APB3ENR</a></td></tr>
<tr class="separator:ga856a6f67bf8f310ec5c6d1bf75521881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b3c835bc48447ada8fe2e0fd148040" id="r_ga66b3c835bc48447ada8fe2e0fd148040"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66b3c835bc48447ada8fe2e0fd148040">RESERVED14</a></td></tr>
<tr class="separator:ga66b3c835bc48447ada8fe2e0fd148040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae70b1922167eb58d564cb82d39fd10b" id="r_gaae70b1922167eb58d564cb82d39fd10b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a></td></tr>
<tr class="separator:gaae70b1922167eb58d564cb82d39fd10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b30982547fae7d545d260312771b5c9" id="r_ga2b30982547fae7d545d260312771b5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b30982547fae7d545d260312771b5c9">AHB2LPENR</a></td></tr>
<tr class="separator:ga2b30982547fae7d545d260312771b5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbe020c0994f2f5523536d5a3acf090" id="r_gaabbe020c0994f2f5523536d5a3acf090"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaabbe020c0994f2f5523536d5a3acf090">RESERVED15</a></td></tr>
<tr class="separator:gaabbe020c0994f2f5523536d5a3acf090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a408d141bb1955a9bf6a9aedfc53297" id="r_ga6a408d141bb1955a9bf6a9aedfc53297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6a408d141bb1955a9bf6a9aedfc53297">AHB4LPENR</a></td></tr>
<tr class="separator:ga6a408d141bb1955a9bf6a9aedfc53297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c605b6b6c09b884d683b0fe61042dd1" id="r_ga6c605b6b6c09b884d683b0fe61042dd1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c605b6b6c09b884d683b0fe61042dd1">RESERVED17</a></td></tr>
<tr class="separator:ga6c605b6b6c09b884d683b0fe61042dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ed01351c11ca2abc96849b3f40549a" id="r_ga20ed01351c11ca2abc96849b3f40549a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20ed01351c11ca2abc96849b3f40549a">APB1LLPENR</a></td></tr>
<tr class="separator:ga20ed01351c11ca2abc96849b3f40549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c44738034bb38f914ec9f54301188b" id="r_ga37c44738034bb38f914ec9f54301188b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga37c44738034bb38f914ec9f54301188b">APB1HLPENR</a></td></tr>
<tr class="separator:ga37c44738034bb38f914ec9f54301188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba51c57f9506e14a6f5983526c78943b" id="r_gaba51c57f9506e14a6f5983526c78943b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba51c57f9506e14a6f5983526c78943b">APB2LPENR</a></td></tr>
<tr class="separator:gaba51c57f9506e14a6f5983526c78943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fb0d8f08a5cccfa2d5ab9ced9c9c55" id="r_ga44fb0d8f08a5cccfa2d5ab9ced9c9c55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44fb0d8f08a5cccfa2d5ab9ced9c9c55">APB3LPENR</a></td></tr>
<tr class="separator:ga44fb0d8f08a5cccfa2d5ab9ced9c9c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34eed753f42464ee8b12846ee3229f40" id="r_ga34eed753f42464ee8b12846ee3229f40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34eed753f42464ee8b12846ee3229f40">RESERVED18</a></td></tr>
<tr class="separator:ga34eed753f42464ee8b12846ee3229f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbad54d25d897edfc6424b4aead4c3ea" id="r_gafbad54d25d897edfc6424b4aead4c3ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafbad54d25d897edfc6424b4aead4c3ea">CCIPR1</a></td></tr>
<tr class="separator:gafbad54d25d897edfc6424b4aead4c3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6491ddb037276e9d38c378a89e33cfe7" id="r_ga6491ddb037276e9d38c378a89e33cfe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6491ddb037276e9d38c378a89e33cfe7">CCIPR2</a></td></tr>
<tr class="separator:ga6491ddb037276e9d38c378a89e33cfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc9b92b5d33ea3ef47b306c655c82f3" id="r_gafbc9b92b5d33ea3ef47b306c655c82f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafbc9b92b5d33ea3ef47b306c655c82f3">CCIPR3</a></td></tr>
<tr class="separator:gafbc9b92b5d33ea3ef47b306c655c82f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae950d983a1211238e36ef352aa7fee16" id="r_gae950d983a1211238e36ef352aa7fee16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae950d983a1211238e36ef352aa7fee16">CCIPR4</a></td></tr>
<tr class="separator:gae950d983a1211238e36ef352aa7fee16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2603fd79c405569309729c6269a2fef1" id="r_ga2603fd79c405569309729c6269a2fef1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2603fd79c405569309729c6269a2fef1">CCIPR5</a></td></tr>
<tr class="separator:ga2603fd79c405569309729c6269a2fef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1c2ce7448f68762f6c2eb3aa4643a8" id="r_ga1e1c2ce7448f68762f6c2eb3aa4643a8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e1c2ce7448f68762f6c2eb3aa4643a8">RESERVED19</a></td></tr>
<tr class="separator:ga1e1c2ce7448f68762f6c2eb3aa4643a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9a3ced775287c8585a6a61af4b40e9" id="r_ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="separator:ga0b9a3ced775287c8585a6a61af4b40e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8063f723c023aba8bf9e3a47236" id="r_gae5f9c8063f723c023aba8bf9e3a47236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae5f9c8063f723c023aba8bf9e3a47236">RSR</a></td></tr>
<tr class="separator:gae5f9c8063f723c023aba8bf9e3a47236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426767a641de352cdc831103266e40c8" id="r_ga426767a641de352cdc831103266e40c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga426767a641de352cdc831103266e40c8">RESERVED20</a> [6]</td></tr>
<tr class="separator:ga426767a641de352cdc831103266e40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ece753867049c7643819478b8330b" id="r_gaa46ece753867049c7643819478b8330b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa46ece753867049c7643819478b8330b">CLRFR</a></td></tr>
<tr class="separator:gaa46ece753867049c7643819478b8330b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8520e7736d99637204d606c1d7567d" id="r_ga5b8520e7736d99637204d606c1d7567d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b8520e7736d99637204d606c1d7567d">Reserved</a> [253]</td></tr>
<tr class="separator:ga5b8520e7736d99637204d606c1d7567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a42c1c12dc3aec2322fb17694cdc99" id="r_gaa2a42c1c12dc3aec2322fb17694cdc99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa2a42c1c12dc3aec2322fb17694cdc99">RAM</a> [1334]</td></tr>
<tr class="separator:gaa2a42c1c12dc3aec2322fb17694cdc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d179b7a36a715dce7203858d3be132" id="r_ga63d179b7a36a715dce7203858d3be132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga63d179b7a36a715dce7203858d3be132">TR</a></td></tr>
<tr class="separator:ga63d179b7a36a715dce7203858d3be132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a868e5e76b52ced04c536be3dee08ec" id="r_ga8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="separator:ga8a868e5e76b52ced04c536be3dee08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fec9e122b923822e7f951cd48cf1d47" id="r_ga8fec9e122b923822e7f951cd48cf1d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>
<tr class="separator:ga8fec9e122b923822e7f951cd48cf1d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b4c6c5b29f3461ce3f875eea69f35b" id="r_gac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a></td></tr>
<tr class="separator:gac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b3c8be61045a304d3076d4714d29f2" id="r_gac5b3c8be61045a304d3076d4714d29f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac5b3c8be61045a304d3076d4714d29f2">WUTR</a></td></tr>
<tr class="separator:gac5b3c8be61045a304d3076d4714d29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204786b050eb135fabb15784698e86e" id="r_ga6204786b050eb135fabb15784698e86e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6204786b050eb135fabb15784698e86e">WPR</a></td></tr>
<tr class="separator:ga6204786b050eb135fabb15784698e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7c3842792c506635bb87a21588b58" id="r_ga2ce7c3842792c506635bb87a21588b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ce7c3842792c506635bb87a21588b58">CALR</a></td></tr>
<tr class="separator:ga2ce7c3842792c506635bb87a21588b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2372c05a6c5508e0a9adada793f68b4f" id="r_ga2372c05a6c5508e0a9adada793f68b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a></td></tr>
<tr class="separator:ga2372c05a6c5508e0a9adada793f68b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042059c8b4168681d6aecf30211dd7b8" id="r_ga042059c8b4168681d6aecf30211dd7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga042059c8b4168681d6aecf30211dd7b8">TSTR</a></td></tr>
<tr class="separator:ga042059c8b4168681d6aecf30211dd7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb6fb580a8fd128182aa9ba2738ac2c" id="r_gabeb6fb580a8fd128182aa9ba2738ac2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a></td></tr>
<tr class="separator:gabeb6fb580a8fd128182aa9ba2738ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6c2bc4c067d6a64ef30d16a5925796" id="r_ga1d6c2bc4c067d6a64ef30d16a5925796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a></td></tr>
<tr class="separator:ga1d6c2bc4c067d6a64ef30d16a5925796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b" id="r_gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac005b1a5bc52634d5a34578cc9d2c3f6" id="r_gac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a></td></tr>
<tr class="separator:gac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61282fa74cede526af85fd9d20513646" id="r_ga61282fa74cede526af85fd9d20513646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga61282fa74cede526af85fd9d20513646">ALRMASSR</a></td></tr>
<tr class="separator:ga61282fa74cede526af85fd9d20513646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e513deb9f58a138ad9f317cc5a3555d" id="r_ga4e513deb9f58a138ad9f317cc5a3555d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a></td></tr>
<tr class="separator:ga4e513deb9f58a138ad9f317cc5a3555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef7499da5d5beb1cfc81f7be057a7b2" id="r_ga4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a></td></tr>
<tr class="separator:ga4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524e134cec519206cb41d0545e382978" id="r_ga524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:ga524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb4b1b9401a4c7cff62b2c0e0af9cd3" id="r_gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">SMISR</a></td></tr>
<tr class="separator:gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a95891ad3e904dd5548112539c1c98" id="r_ga64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:ga64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ade4a9b3d40781fd80ce3e6589e98b" id="r_ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29273d8714c6f8ffdb39b24bc773bbef" id="r_ga29273d8714c6f8ffdb39b24bc773bbef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29273d8714c6f8ffdb39b24bc773bbef">ALRABINR</a></td></tr>
<tr class="separator:ga29273d8714c6f8ffdb39b24bc773bbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fcdf23b399bf4cebcdf9fc8fe6c734" id="r_ga93fcdf23b399bf4cebcdf9fc8fe6c734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93fcdf23b399bf4cebcdf9fc8fe6c734">ALRBBINR</a></td></tr>
<tr class="separator:ga93fcdf23b399bf4cebcdf9fc8fe6c734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5b8e29a64c55dcd65ca4201118e9d1" id="r_gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9a396bf60fe92f8ea0713862d9679e" id="r_ga7b9a396bf60fe92f8ea0713862d9679e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b9a396bf60fe92f8ea0713862d9679e">FLTCR</a></td></tr>
<tr class="separator:ga7b9a396bf60fe92f8ea0713862d9679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5fb4428b18d1badbc7d49b019630d6" id="r_gacf5fb4428b18d1badbc7d49b019630d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacf5fb4428b18d1badbc7d49b019630d6">ATCR1</a></td></tr>
<tr class="separator:gacf5fb4428b18d1badbc7d49b019630d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa239cca71fee42654933fc8c14031919" id="r_gaa239cca71fee42654933fc8c14031919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa239cca71fee42654933fc8c14031919">ATSEEDR</a></td></tr>
<tr class="separator:gaa239cca71fee42654933fc8c14031919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada57bdcaabc60dcc4a3c8022d0bc6964" id="r_gada57bdcaabc60dcc4a3c8022d0bc6964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gada57bdcaabc60dcc4a3c8022d0bc6964">ATOR</a></td></tr>
<tr class="separator:gada57bdcaabc60dcc4a3c8022d0bc6964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bded45a74ba8c87bb231a0c9cff43c1" id="r_ga7bded45a74ba8c87bb231a0c9cff43c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7bded45a74ba8c87bb231a0c9cff43c1">ATCR2</a></td></tr>
<tr class="separator:ga7bded45a74ba8c87bb231a0c9cff43c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311b9395f3f6b08c48dafdd22f3d1ee3" id="r_ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">PRIVCFGR</a></td></tr>
<tr class="separator:ga311b9395f3f6b08c48dafdd22f3d1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b" id="r_gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524e134cec519206cb41d0545e382978" id="r_ga524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:ga524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb4b1b9401a4c7cff62b2c0e0af9cd3" id="r_gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">SMISR</a></td></tr>
<tr class="separator:gadbb4b1b9401a4c7cff62b2c0e0af9cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a95891ad3e904dd5548112539c1c98" id="r_ga64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:ga64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f69c7caf292022d559056ab76b8f0d" id="r_gaf5f69c7caf292022d559056ab76b8f0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf5f69c7caf292022d559056ab76b8f0d">COUNT1R</a></td></tr>
<tr class="separator:gaf5f69c7caf292022d559056ab76b8f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ade4a9b3d40781fd80ce3e6589e98b" id="r_ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9755d069fd3db53c7106ada9d306a8e2" id="r_ga9755d069fd3db53c7106ada9d306a8e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9755d069fd3db53c7106ada9d306a8e2">ERCFGR</a></td></tr>
<tr class="separator:ga9755d069fd3db53c7106ada9d306a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb706279202a5882f78bb9784620e17" id="r_gafcb706279202a5882f78bb9784620e17"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafcb706279202a5882f78bb9784620e17">RESERVED2</a> [42]</td></tr>
<tr class="separator:gafcb706279202a5882f78bb9784620e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4808ec597e5a5fefd8a83a9127dd1aec" id="r_ga4808ec597e5a5fefd8a83a9127dd1aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a></td></tr>
<tr class="separator:ga4808ec597e5a5fefd8a83a9127dd1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85290529fb82acef7c9fcea3718346c" id="r_gaf85290529fb82acef7c9fcea3718346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf85290529fb82acef7c9fcea3718346c">BKP1R</a></td></tr>
<tr class="separator:gaf85290529fb82acef7c9fcea3718346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa251a80daa57ad0bd7db75cb3b9cdec" id="r_gaaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a></td></tr>
<tr class="separator:gaaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1eeda834c3cfd4d2c67f242f7b2a1c" id="r_ga0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a></td></tr>
<tr class="separator:ga0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13e106cc2eca92d1f4022df3bfdbcd7" id="r_gab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a></td></tr>
<tr class="separator:gab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bed862c0d0476ff4f89f7b9bf3e130" id="r_gab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a></td></tr>
<tr class="separator:gab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d854d2d7f0452f4c90035952b92d2ba" id="r_ga1d854d2d7f0452f4c90035952b92d2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a></td></tr>
<tr class="separator:ga1d854d2d7f0452f4c90035952b92d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" id="r_ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a></td></tr>
<tr class="separator:ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1085f6aae54b353c30871fe90c59851" id="r_gac1085f6aae54b353c30871fe90c59851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac1085f6aae54b353c30871fe90c59851">BKP8R</a></td></tr>
<tr class="separator:gac1085f6aae54b353c30871fe90c59851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c33564df6eaf97400e0457dde9b14ef" id="r_ga6c33564df6eaf97400e0457dde9b14ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c33564df6eaf97400e0457dde9b14ef">BKP9R</a></td></tr>
<tr class="separator:ga6c33564df6eaf97400e0457dde9b14ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade2881a3e408bfd106b27f78bbbcfc9" id="r_gaade2881a3e408bfd106b27f78bbbcfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a></td></tr>
<tr class="separator:gaade2881a3e408bfd106b27f78bbbcfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66d5e2d3459cff89794c47dbc8f7228" id="r_gac66d5e2d3459cff89794c47dbc8f7228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a></td></tr>
<tr class="separator:gac66d5e2d3459cff89794c47dbc8f7228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7eee5ae8a32c07f9c8fe14281bdaf3" id="r_ga6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a></td></tr>
<tr class="separator:ga6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed4c3a0d4588a75078e9f8e376b4d06" id="r_ga6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a></td></tr>
<tr class="separator:ga6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f13e6619724747e61cfbff55b9fab" id="r_gac60f13e6619724747e61cfbff55b9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac60f13e6619724747e61cfbff55b9fab">BKP14R</a></td></tr>
<tr class="separator:gac60f13e6619724747e61cfbff55b9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafaddc3a983eb71332b7526d82191ad" id="r_gafafaddc3a983eb71332b7526d82191ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafafaddc3a983eb71332b7526d82191ad">BKP15R</a></td></tr>
<tr class="separator:gafafaddc3a983eb71332b7526d82191ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f2eb2fb4b93e21515b10e920e719b6" id="r_gad2f2eb2fb4b93e21515b10e920e719b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a></td></tr>
<tr class="separator:gad2f2eb2fb4b93e21515b10e920e719b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2842aa523df62f3508316eb3b2e08f4e" id="r_ga2842aa523df62f3508316eb3b2e08f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2842aa523df62f3508316eb3b2e08f4e">BKP17R</a></td></tr>
<tr class="separator:ga2842aa523df62f3508316eb3b2e08f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640ccb2ccfb6316b88c070362dc29339" id="r_ga640ccb2ccfb6316b88c070362dc29339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga640ccb2ccfb6316b88c070362dc29339">BKP18R</a></td></tr>
<tr class="separator:ga640ccb2ccfb6316b88c070362dc29339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec1dd54d976989b7c9e59fb14d974fb" id="r_ga4ec1dd54d976989b7c9e59fb14d974fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a></td></tr>
<tr class="separator:ga4ec1dd54d976989b7c9e59fb14d974fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6f7434fbcf5a01999d8a034fcff4e9" id="r_ga1d6f7434fbcf5a01999d8a034fcff4e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d6f7434fbcf5a01999d8a034fcff4e9">BKP20R</a></td></tr>
<tr class="separator:ga1d6f7434fbcf5a01999d8a034fcff4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad631ab450114ab05d803ad516265e983" id="r_gad631ab450114ab05d803ad516265e983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad631ab450114ab05d803ad516265e983">BKP21R</a></td></tr>
<tr class="separator:gad631ab450114ab05d803ad516265e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2aa3f597d129acdf3feb003ce3f71b" id="r_gaad2aa3f597d129acdf3feb003ce3f71b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad2aa3f597d129acdf3feb003ce3f71b">BKP22R</a></td></tr>
<tr class="separator:gaad2aa3f597d129acdf3feb003ce3f71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a52b4018522596dbe7fbe0c377e052" id="r_gaa9a52b4018522596dbe7fbe0c377e052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa9a52b4018522596dbe7fbe0c377e052">BKP23R</a></td></tr>
<tr class="separator:gaa9a52b4018522596dbe7fbe0c377e052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7cd4ca596e9f5e62fc5016c27b946a" id="r_ga6e7cd4ca596e9f5e62fc5016c27b946a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6e7cd4ca596e9f5e62fc5016c27b946a">BKP24R</a></td></tr>
<tr class="separator:ga6e7cd4ca596e9f5e62fc5016c27b946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886cd2eade6499b8862eb0c5ac8e8af8" id="r_ga886cd2eade6499b8862eb0c5ac8e8af8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga886cd2eade6499b8862eb0c5ac8e8af8">BKP25R</a></td></tr>
<tr class="separator:ga886cd2eade6499b8862eb0c5ac8e8af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c71682d0e053ba0b5aa49889e25a61d" id="r_ga4c71682d0e053ba0b5aa49889e25a61d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c71682d0e053ba0b5aa49889e25a61d">BKP26R</a></td></tr>
<tr class="separator:ga4c71682d0e053ba0b5aa49889e25a61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b928fb6f78675d1d1475dfd0c5f957" id="r_gad2b928fb6f78675d1d1475dfd0c5f957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad2b928fb6f78675d1d1475dfd0c5f957">BKP27R</a></td></tr>
<tr class="separator:gad2b928fb6f78675d1d1475dfd0c5f957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8a59dbc0af15cc3d2a8ffb378e58d8" id="r_gafd8a59dbc0af15cc3d2a8ffb378e58d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd8a59dbc0af15cc3d2a8ffb378e58d8">BKP28R</a></td></tr>
<tr class="separator:gafd8a59dbc0af15cc3d2a8ffb378e58d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e26e6e054d9cf1a6581db2d801ca2d9" id="r_ga6e26e6e054d9cf1a6581db2d801ca2d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6e26e6e054d9cf1a6581db2d801ca2d9">BKP29R</a></td></tr>
<tr class="separator:ga6e26e6e054d9cf1a6581db2d801ca2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e63d7b160bb19f7b9525538a1ce9ee" id="r_ga29e63d7b160bb19f7b9525538a1ce9ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29e63d7b160bb19f7b9525538a1ce9ee">BKP30R</a></td></tr>
<tr class="separator:ga29e63d7b160bb19f7b9525538a1ce9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c4d91891e23bbcb73ccc367adf1104" id="r_ga86c4d91891e23bbcb73ccc367adf1104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86c4d91891e23bbcb73ccc367adf1104">BKP31R</a></td></tr>
<tr class="separator:ga86c4d91891e23bbcb73ccc367adf1104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5b8e29a64c55dcd65ca4201118e9d1" id="r_gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd5b8e29a64c55dcd65ca4201118e9d1">CR3</a></td></tr>
<tr class="separator:gadd5b8e29a64c55dcd65ca4201118e9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092e59d908b2ca112e31047e942340cb" id="r_ga092e59d908b2ca112e31047e942340cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga092e59d908b2ca112e31047e942340cb">BRR</a></td></tr>
<tr class="separator:ga092e59d908b2ca112e31047e942340cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0cb6c861eaf26470f56f451c1edbf" id="r_ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a></td></tr>
<tr class="separator:ga5dd0cb6c861eaf26470f56f451c1edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf702fd1614d8606cf715e9f961f2e381" id="r_gaf702fd1614d8606cf715e9f961f2e381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf702fd1614d8606cf715e9f961f2e381">RTOR</a></td></tr>
<tr class="separator:gaf702fd1614d8606cf715e9f961f2e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab90d7451f8af4b6e6fd1de6c72d8f22" id="r_gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a></td></tr>
<tr class="separator:gaab90d7451f8af4b6e6fd1de6c72d8f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa81f5cac584bdef4235fcc7e8fa745" id="r_ga8aa81f5cac584bdef4235fcc7e8fa745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8aa81f5cac584bdef4235fcc7e8fa745">RDR</a></td></tr>
<tr class="separator:ga8aa81f5cac584bdef4235fcc7e8fa745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40540a209bca9f0e2045a5748e1803da" id="r_ga40540a209bca9f0e2045a5748e1803da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga40540a209bca9f0e2045a5748e1803da">TDR</a></td></tr>
<tr class="separator:ga40540a209bca9f0e2045a5748e1803da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf455f54206b36a7cfd7441501adf7535" id="r_gaf455f54206b36a7cfd7441501adf7535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf455f54206b36a7cfd7441501adf7535">PRESC</a></td></tr>
<tr class="separator:gaf455f54206b36a7cfd7441501adf7535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae092d9d07574afe1fbc79c8bf7f7c19" id="r_gaae092d9d07574afe1fbc79c8bf7f7c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae092d9d07574afe1fbc79c8bf7f7c19">GCR</a></td></tr>
<tr class="separator:gaae092d9d07574afe1fbc79c8bf7f7c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0b11410c7c2684d58b63ee2ecdb398" id="r_ga5c0b11410c7c2684d58b63ee2ecdb398"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5c0b11410c7c2684d58b63ee2ecdb398">RESERVED</a> [16]</td></tr>
<tr class="separator:ga5c0b11410c7c2684d58b63ee2ecdb398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98382ebc3ec173bced2f4821e9f83d0" id="r_gae98382ebc3ec173bced2f4821e9f83d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae98382ebc3ec173bced2f4821e9f83d0">PDMCR</a></td></tr>
<tr class="separator:gae98382ebc3ec173bced2f4821e9f83d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5002a514f43745feb29e9e4c6efe484f" id="r_ga5002a514f43745feb29e9e4c6efe484f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5002a514f43745feb29e9e4c6efe484f">PDMDLY</a></td></tr>
<tr class="separator:ga5002a514f43745feb29e9e4c6efe484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307d5a553582e6c9717f50037245710" id="r_gae307d5a553582e6c9717f50037245710"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae307d5a553582e6c9717f50037245710">FRCR</a></td></tr>
<tr class="separator:gae307d5a553582e6c9717f50037245710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30f20f612dacf85a5bb7f9f97cf0772" id="r_gad30f20f612dacf85a5bb7f9f97cf0772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad30f20f612dacf85a5bb7f9f97cf0772">SLOTR</a></td></tr>
<tr class="separator:gad30f20f612dacf85a5bb7f9f97cf0772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae845b86e973b4bf8a33c447c261633f6" id="r_gae845b86e973b4bf8a33c447c261633f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae845b86e973b4bf8a33c447c261633f6">IMR</a></td></tr>
<tr class="separator:gae845b86e973b4bf8a33c447c261633f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ece753867049c7643819478b8330b" id="r_gaa46ece753867049c7643819478b8330b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa46ece753867049c7643819478b8330b">CLRFR</a></td></tr>
<tr class="separator:gaa46ece753867049c7643819478b8330b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b817fd10262467b40d071836277e39d" id="r_ga4b817fd10262467b40d071836277e39d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b817fd10262467b40d071836277e39d">RESERVED1</a> [4]</td></tr>
<tr class="separator:ga4b817fd10262467b40d071836277e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaded1fce571b26649e5e5b9522268a6f" id="r_gaaded1fce571b26649e5e5b9522268a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaded1fce571b26649e5e5b9522268a6f">HDPLCR</a></td></tr>
<tr class="separator:gaaded1fce571b26649e5e5b9522268a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d163008239dea1c6957c7a9efc55ef" id="r_gae9d163008239dea1c6957c7a9efc55ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9d163008239dea1c6957c7a9efc55ef">HDPLSR</a></td></tr>
<tr class="separator:gae9d163008239dea1c6957c7a9efc55ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae879c044db31c79f4f8b880432e4a3b" id="r_gaae879c044db31c79f4f8b880432e4a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae879c044db31c79f4f8b880432e4a3b">NEXTHDPLCR</a></td></tr>
<tr class="separator:gaae879c044db31c79f4f8b880432e4a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01f74049d54369c31f8d545194d87a3" id="r_gad01f74049d54369c31f8d545194d87a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad01f74049d54369c31f8d545194d87a3">RESERVED2</a></td></tr>
<tr class="separator:gad01f74049d54369c31f8d545194d87a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf4895e67eabb1da3da669c53f72eab" id="r_gacbf4895e67eabb1da3da669c53f72eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacbf4895e67eabb1da3da669c53f72eab">DBGCR</a></td></tr>
<tr class="separator:gacbf4895e67eabb1da3da669c53f72eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689cb79d80726348b9f38f5d334929b1" id="r_ga689cb79d80726348b9f38f5d334929b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga689cb79d80726348b9f38f5d334929b1">DBGLOCKR</a></td></tr>
<tr class="separator:ga689cb79d80726348b9f38f5d334929b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4069984b217d62abbb647830016682" id="r_gade4069984b217d62abbb647830016682"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade4069984b217d62abbb647830016682">RESERVED3</a> [3]</td></tr>
<tr class="separator:gade4069984b217d62abbb647830016682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7e25109836cea76da27f3aeed47c4a" id="r_gaba7e25109836cea76da27f3aeed47c4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba7e25109836cea76da27f3aeed47c4a">RSSCMDR</a></td></tr>
<tr class="separator:gaba7e25109836cea76da27f3aeed47c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa719c69e6b4797013f86a752ffef2bce" id="r_gaa719c69e6b4797013f86a752ffef2bce"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa719c69e6b4797013f86a752ffef2bce">RESERVED4</a> [26]</td></tr>
<tr class="separator:gaa719c69e6b4797013f86a752ffef2bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f248eff879b8952f0334cd1096bdf9" id="r_ga71f248eff879b8952f0334cd1096bdf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga71f248eff879b8952f0334cd1096bdf9">EPOCHSELCR</a></td></tr>
<tr class="separator:ga71f248eff879b8952f0334cd1096bdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e8984142ff0c4ead5a12076f773f9e" id="r_gab4e8984142ff0c4ead5a12076f773f9e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab4e8984142ff0c4ead5a12076f773f9e">RESERVED5</a> [7]</td></tr>
<tr class="separator:gab4e8984142ff0c4ead5a12076f773f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02167f064f76326d181f4456aa92647" id="r_gaf02167f064f76326d181f4456aa92647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02167f064f76326d181f4456aa92647">SECCFGR</a></td></tr>
<tr class="separator:gaf02167f064f76326d181f4456aa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21735c7090db69b00407eb6e6cc03abf" id="r_ga21735c7090db69b00407eb6e6cc03abf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21735c7090db69b00407eb6e6cc03abf">RESERVED6</a> [15]</td></tr>
<tr class="separator:ga21735c7090db69b00407eb6e6cc03abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b33272a8a8521f94fda08d4a66c58fc" id="r_ga3b33272a8a8521f94fda08d4a66c58fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b33272a8a8521f94fda08d4a66c58fc">PMCR</a></td></tr>
<tr class="separator:ga3b33272a8a8521f94fda08d4a66c58fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1898480f3c5c7e31c7007c9ebba21e9b" id="r_ga1898480f3c5c7e31c7007c9ebba21e9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1898480f3c5c7e31c7007c9ebba21e9b">FPUIMR</a></td></tr>
<tr class="separator:ga1898480f3c5c7e31c7007c9ebba21e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b62ee44f2c301f482aeaf2a803ea525" id="r_ga5b62ee44f2c301f482aeaf2a803ea525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b62ee44f2c301f482aeaf2a803ea525">MESR</a></td></tr>
<tr class="separator:ga5b62ee44f2c301f482aeaf2a803ea525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be3d40baea405ecaf6b38462357dac0" id="r_ga6be3d40baea405ecaf6b38462357dac0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</a></td></tr>
<tr class="separator:ga6be3d40baea405ecaf6b38462357dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b30c7db0f4418362bc847e46678914b" id="r_ga5b30c7db0f4418362bc847e46678914b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b30c7db0f4418362bc847e46678914b">CCCSR</a></td></tr>
<tr class="separator:ga5b30c7db0f4418362bc847e46678914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36571b920caae35e9790e1b1c68976ab" id="r_ga36571b920caae35e9790e1b1c68976ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga36571b920caae35e9790e1b1c68976ab">CCVALR</a></td></tr>
<tr class="separator:ga36571b920caae35e9790e1b1c68976ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1331c56e874bac8675cc5e8f076fc2" id="r_ga8c1331c56e874bac8675cc5e8f076fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8c1331c56e874bac8675cc5e8f076fc2">CCSWCR</a></td></tr>
<tr class="separator:ga8c1331c56e874bac8675cc5e8f076fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e60bc2eefc18398fb2459d1b44453e5" id="r_ga2e60bc2eefc18398fb2459d1b44453e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e60bc2eefc18398fb2459d1b44453e5">RESERVED8</a></td></tr>
<tr class="separator:ga2e60bc2eefc18398fb2459d1b44453e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c" id="r_gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9c5219244db4ef1d5a326d61eef706" id="r_gacd9c5219244db4ef1d5a326d61eef706"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacd9c5219244db4ef1d5a326d61eef706">RESERVED9</a> [8]</td></tr>
<tr class="separator:gacd9c5219244db4ef1d5a326d61eef706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b6dc17474000c306f36ad3410166dd" id="r_ga14b6dc17474000c306f36ad3410166dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga14b6dc17474000c306f36ad3410166dd">CNSLCKR</a></td></tr>
<tr class="separator:ga14b6dc17474000c306f36ad3410166dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccfa20a08db02e4146d96fcf434f881" id="r_gacccfa20a08db02e4146d96fcf434f881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacccfa20a08db02e4146d96fcf434f881">CSLCKR</a></td></tr>
<tr class="separator:gacccfa20a08db02e4146d96fcf434f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898352f297e926a13e920edbf4ea95ae" id="r_ga898352f297e926a13e920edbf4ea95ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga898352f297e926a13e920edbf4ea95ae">ECCNMIR</a></td></tr>
<tr class="separator:ga898352f297e926a13e920edbf4ea95ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bff76f3af24c37708a1006d54720c7" id="r_ga65bff76f3af24c37708a1006d54720c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga65bff76f3af24c37708a1006d54720c7">POWER</a></td></tr>
<tr class="separator:ga65bff76f3af24c37708a1006d54720c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94197378e20fc739d269be49d9c5d40" id="r_gaa94197378e20fc739d269be49d9c5d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa94197378e20fc739d269be49d9c5d40">CLKCR</a></td></tr>
<tr class="separator:gaa94197378e20fc739d269be49d9c5d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d4e63efcbde252c667e64a8d818aa9" id="r_ga07d4e63efcbde252c667e64a8d818aa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07d4e63efcbde252c667e64a8d818aa9">ARG</a></td></tr>
<tr class="separator:ga07d4e63efcbde252c667e64a8d818aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf812cbe5147d300507d59d4a55935d" id="r_gadcf812cbe5147d300507d59d4a55935d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadcf812cbe5147d300507d59d4a55935d">CMD</a></td></tr>
<tr class="separator:gadcf812cbe5147d300507d59d4a55935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad371db807e2db4a2edf05b3f2f4b6cd" id="r_gaad371db807e2db4a2edf05b3f2f4b6cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</a></td></tr>
<tr class="separator:gaad371db807e2db4a2edf05b3f2f4b6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0ee0dc541683266dfab6335abca891" id="r_ga7b0ee0dc541683266dfab6335abca891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b0ee0dc541683266dfab6335abca891">RESP1</a></td></tr>
<tr class="separator:ga7b0ee0dc541683266dfab6335abca891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d99c78dffdb6e81e8f6b7abec263419" id="r_ga4d99c78dffdb6e81e8f6b7abec263419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d99c78dffdb6e81e8f6b7abec263419">RESP2</a></td></tr>
<tr class="separator:ga4d99c78dffdb6e81e8f6b7abec263419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da04fbdd44f48a1840e5e0a6295f3cf" id="r_ga3da04fbdd44f48a1840e5e0a6295f3cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</a></td></tr>
<tr class="separator:ga3da04fbdd44f48a1840e5e0a6295f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac760383de212de696f504e744c6fca7e" id="r_gac760383de212de696f504e744c6fca7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac760383de212de696f504e744c6fca7e">RESP4</a></td></tr>
<tr class="separator:gac760383de212de696f504e744c6fca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd219eaeee8d9def822da843028bd02" id="r_ga1dd219eaeee8d9def822da843028bd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1dd219eaeee8d9def822da843028bd02">DTIMER</a></td></tr>
<tr class="separator:ga1dd219eaeee8d9def822da843028bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612edc78d2fa6288392f8ea32c36f7fb" id="r_ga612edc78d2fa6288392f8ea32c36f7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga612edc78d2fa6288392f8ea32c36f7fb">DLEN</a></td></tr>
<tr class="separator:ga612edc78d2fa6288392f8ea32c36f7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a3d1a050982fccc23c2e6dbe0de068" id="r_ga96a3d1a050982fccc23c2e6dbe0de068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a></td></tr>
<tr class="separator:ga96a3d1a050982fccc23c2e6dbe0de068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4273e2b5aeb7bdf1006909b1a2b59bc8" id="r_ga4273e2b5aeb7bdf1006909b1a2b59bc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</a></td></tr>
<tr class="separator:ga4273e2b5aeb7bdf1006909b1a2b59bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7520cdf6f3df68c2f147bdd87fb8a96f" id="r_ga7520cdf6f3df68c2f147bdd87fb8a96f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7520cdf6f3df68c2f147bdd87fb8a96f">STA</a></td></tr>
<tr class="separator:ga7520cdf6f3df68c2f147bdd87fb8a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c955643593b4aedbe9f84f054d26522" id="r_ga5c955643593b4aedbe9f84f054d26522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5c955643593b4aedbe9f84f054d26522">MASK</a></td></tr>
<tr class="separator:ga5c955643593b4aedbe9f84f054d26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26facc661e8f6ee0fc71eb7462f952f" id="r_gaf26facc661e8f6ee0fc71eb7462f952f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf26facc661e8f6ee0fc71eb7462f952f">ACKTIME</a></td></tr>
<tr class="separator:gaf26facc661e8f6ee0fc71eb7462f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5872ef46261e096eae509eec8bc5c3" id="r_ga8d5872ef46261e096eae509eec8bc5c3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8d5872ef46261e096eae509eec8bc5c3">RESERVED0</a> [3]</td></tr>
<tr class="separator:ga8d5872ef46261e096eae509eec8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4c7e26e3478a203b9927899112f33f" id="r_gafd4c7e26e3478a203b9927899112f33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd4c7e26e3478a203b9927899112f33f">IDMACTRL</a></td></tr>
<tr class="separator:gafd4c7e26e3478a203b9927899112f33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e45e88cf4a28fc25731ba1a83d70e" id="r_ga8a4e45e88cf4a28fc25731ba1a83d70e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8a4e45e88cf4a28fc25731ba1a83d70e">IDMABSIZE</a></td></tr>
<tr class="separator:ga8a4e45e88cf4a28fc25731ba1a83d70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f0a958ca36af55dcf3f7a57096f7dc" id="r_ga04f0a958ca36af55dcf3f7a57096f7dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04f0a958ca36af55dcf3f7a57096f7dc">IDMABASER</a></td></tr>
<tr class="separator:ga04f0a958ca36af55dcf3f7a57096f7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d88d9a08aab1adbebea61c42ef901e" id="r_ga28d88d9a08aab1adbebea61c42ef901e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</a> [2]</td></tr>
<tr class="separator:ga28d88d9a08aab1adbebea61c42ef901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2e632b3aad5c62e830fe220055c822" id="r_gacd2e632b3aad5c62e830fe220055c822"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacd2e632b3aad5c62e830fe220055c822">IDMALAR</a></td></tr>
<tr class="separator:gacd2e632b3aad5c62e830fe220055c822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a57ca0d9fe52e88f7e4f860a4a2c5" id="r_gabb5a57ca0d9fe52e88f7e4f860a4a2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabb5a57ca0d9fe52e88f7e4f860a4a2c5">IDMABAR</a></td></tr>
<tr class="separator:gabb5a57ca0d9fe52e88f7e4f860a4a2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8603b7573b23b95e0c28befdeb5617" id="r_ga8b8603b7573b23b95e0c28befdeb5617"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8b8603b7573b23b95e0c28befdeb5617">RESERVED2</a> [5]</td></tr>
<tr class="separator:ga8b8603b7573b23b95e0c28befdeb5617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bef1da5fd164cf0f884b4209670dc8" id="r_ga68bef1da5fd164cf0f884b4209670dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga68bef1da5fd164cf0f884b4209670dc8">FIFO</a></td></tr>
<tr class="separator:ga68bef1da5fd164cf0f884b4209670dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecccecd01b0d465123a2dc166db4141" id="r_gabecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:gabecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722c7bd03a5d7b185bf43bdb5f846d43" id="r_ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e142ae7b19a314af03f0dd7fac909f3" id="r_ga1e142ae7b19a314af03f0dd7fac909f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e142ae7b19a314af03f0dd7fac909f3">CFG3</a></td></tr>
<tr class="separator:ga1e142ae7b19a314af03f0dd7fac909f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae845b86e973b4bf8a33c447c261633f6" id="r_gae845b86e973b4bf8a33c447c261633f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae845b86e973b4bf8a33c447c261633f6">IMR</a></td></tr>
<tr class="separator:gae845b86e973b4bf8a33c447c261633f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8c8230846fd8ff154b9fde8dfa0399" id="r_ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:ga0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b789d75efee140e49a88acdc17b883d" id="r_ga7b789d75efee140e49a88acdc17b883d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b789d75efee140e49a88acdc17b883d">TX_ORDSET</a></td></tr>
<tr class="separator:ga7b789d75efee140e49a88acdc17b883d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1349dfc332a1ff34955c7e4b136a29" id="r_gaee1349dfc332a1ff34955c7e4b136a29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee1349dfc332a1ff34955c7e4b136a29">TX_PAYSZ</a></td></tr>
<tr class="separator:gaee1349dfc332a1ff34955c7e4b136a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72" id="r_gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205df745c4f66fc3dbacd94bc353b40" id="r_gae205df745c4f66fc3dbacd94bc353b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae205df745c4f66fc3dbacd94bc353b40">RX_ORDSET</a></td></tr>
<tr class="separator:gae205df745c4f66fc3dbacd94bc353b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f8caae3b2e09ed2479301f56e3df80" id="r_gad1f8caae3b2e09ed2479301f56e3df80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad1f8caae3b2e09ed2479301f56e3df80">RX_PAYSZ</a></td></tr>
<tr class="separator:gad1f8caae3b2e09ed2479301f56e3df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c" id="r_ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1537301e42df2f48fe05667f9e68ab" id="r_gade1537301e42df2f48fe05667f9e68ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade1537301e42df2f48fe05667f9e68ab">RX_ORDEXT1</a></td></tr>
<tr class="separator:gade1537301e42df2f48fe05667f9e68ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4408c2afcf687125d3918a30bcae1106" id="r_ga4408c2afcf687125d3918a30bcae1106"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4408c2afcf687125d3918a30bcae1106">RX_ORDEXT2</a></td></tr>
<tr class="separator:ga4408c2afcf687125d3918a30bcae1106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b5e9a74c5bddd5e704d210c0359307" id="r_ga26b5e9a74c5bddd5e704d210c0359307"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26b5e9a74c5bddd5e704d210c0359307">RESERVED</a> [949]</td></tr>
<tr class="separator:ga26b5e9a74c5bddd5e704d210c0359307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3729c8b467066670700776b193e23274" id="r_ga3729c8b467066670700776b193e23274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3729c8b467066670700776b193e23274">IPVER</a></td></tr>
<tr class="separator:ga3729c8b467066670700776b193e23274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e51f7ae6c98ac5a52a869cf268d324c" id="r_ga5e51f7ae6c98ac5a52a869cf268d324c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e51f7ae6c98ac5a52a869cf268d324c">IPID</a></td></tr>
<tr class="separator:ga5e51f7ae6c98ac5a52a869cf268d324c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac1ff27411c5205c1ec6ae945690fb1" id="r_gafac1ff27411c5205c1ec6ae945690fb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafac1ff27411c5205c1ec6ae945690fb1">MID</a></td></tr>
<tr class="separator:gafac1ff27411c5205c1ec6ae945690fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c60bf438a53fb2978602a9a1227af39" id="r_ga6c60bf438a53fb2978602a9a1227af39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c60bf438a53fb2978602a9a1227af39">CHEP0R</a></td></tr>
<tr class="separator:ga6c60bf438a53fb2978602a9a1227af39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f06f3e9e22be67d4cb725a2dfeb6f9" id="r_ga87f06f3e9e22be67d4cb725a2dfeb6f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga87f06f3e9e22be67d4cb725a2dfeb6f9">CHEP1R</a></td></tr>
<tr class="separator:ga87f06f3e9e22be67d4cb725a2dfeb6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de48df60bb7782b24964b0cf3cbce1a" id="r_ga8de48df60bb7782b24964b0cf3cbce1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8de48df60bb7782b24964b0cf3cbce1a">CHEP2R</a></td></tr>
<tr class="separator:ga8de48df60bb7782b24964b0cf3cbce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576f85ff47020dedb50c898f91a17d0a" id="r_ga576f85ff47020dedb50c898f91a17d0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga576f85ff47020dedb50c898f91a17d0a">CHEP3R</a></td></tr>
<tr class="separator:ga576f85ff47020dedb50c898f91a17d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c63574e84e3e231defcb0d72ea4dfb" id="r_ga15c63574e84e3e231defcb0d72ea4dfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga15c63574e84e3e231defcb0d72ea4dfb">CHEP4R</a></td></tr>
<tr class="separator:ga15c63574e84e3e231defcb0d72ea4dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f37c53a29ac63257e303517172eaba" id="r_gae4f37c53a29ac63257e303517172eaba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae4f37c53a29ac63257e303517172eaba">CHEP5R</a></td></tr>
<tr class="separator:gae4f37c53a29ac63257e303517172eaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd673672766295bc8b44f544ef19443" id="r_gaacd673672766295bc8b44f544ef19443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaacd673672766295bc8b44f544ef19443">CHEP6R</a></td></tr>
<tr class="separator:gaacd673672766295bc8b44f544ef19443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f6b9b5909341ad1480732972b8f3f1" id="r_ga29f6b9b5909341ad1480732972b8f3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29f6b9b5909341ad1480732972b8f3f1">CHEP7R</a></td></tr>
<tr class="separator:ga29f6b9b5909341ad1480732972b8f3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65011359fbeed639df73ad3da7f4d14" id="r_gac65011359fbeed639df73ad3da7f4d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac65011359fbeed639df73ad3da7f4d14">RESERVED0</a> [8]</td></tr>
<tr class="separator:gac65011359fbeed639df73ad3da7f4d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4200e9d3fa7ab33857cb02e2283fe7" id="r_ga3f4200e9d3fa7ab33857cb02e2283fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a></td></tr>
<tr class="separator:ga3f4200e9d3fa7ab33857cb02e2283fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793bf8031a97412cfc9b21d57b787ef7" id="r_ga793bf8031a97412cfc9b21d57b787ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga793bf8031a97412cfc9b21d57b787ef7">ISTR</a></td></tr>
<tr class="separator:ga793bf8031a97412cfc9b21d57b787ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341be6b8a1f3953638cd5e20c97f96be" id="r_ga341be6b8a1f3953638cd5e20c97f96be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga341be6b8a1f3953638cd5e20c97f96be">FNR</a></td></tr>
<tr class="separator:ga341be6b8a1f3953638cd5e20c97f96be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706b944a77eb19423f60d87e3f7facbf" id="r_ga706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="separator:ga706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef165756193844225b702fa0db10196" id="r_ga4ef165756193844225b702fa0db10196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4ef165756193844225b702fa0db10196">RESERVED1</a></td></tr>
<tr class="separator:ga4ef165756193844225b702fa0db10196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106a9406ac828ef79d6f6dbbb1c1f77f" id="r_ga106a9406ac828ef79d6f6dbbb1c1f77f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga106a9406ac828ef79d6f6dbbb1c1f77f">LPMCSR</a></td></tr>
<tr class="separator:ga106a9406ac828ef79d6f6dbbb1c1f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daa95d1f421d8441d1f6bf13571ca0f" id="r_ga9daa95d1f421d8441d1f6bf13571ca0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9daa95d1f421d8441d1f6bf13571ca0f">BCDR</a></td></tr>
<tr class="separator:ga9daa95d1f421d8441d1f6bf13571ca0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc3e6b6783b6d2e2b933ad2650cd90e" id="r_ga4cc3e6b6783b6d2e2b933ad2650cd90e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4cc3e6b6783b6d2e2b933ad2650cd90e">TXBD</a></td></tr>
<tr class="separator:ga4cc3e6b6783b6d2e2b933ad2650cd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f9f169eae931c4258c326c8867888bd" id="r_ga8f9f169eae931c4258c326c8867888bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8f9f169eae931c4258c326c8867888bd">RXBD</a></td></tr>
<tr class="separator:ga8f9f169eae931c4258c326c8867888bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd0362bbfc6a3137b441bdc6a39511d" id="r_ga9fd0362bbfc6a3137b441bdc6a39511d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9fd0362bbfc6a3137b441bdc6a39511d">CREL</a></td></tr>
<tr class="separator:ga9fd0362bbfc6a3137b441bdc6a39511d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81d2b1ba9cc468bc74a9921d1180296" id="r_gab81d2b1ba9cc468bc74a9921d1180296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab81d2b1ba9cc468bc74a9921d1180296">ENDN</a></td></tr>
<tr class="separator:gab81d2b1ba9cc468bc74a9921d1180296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54412819ff4fa0f86fe0d5d16980abba" id="r_ga54412819ff4fa0f86fe0d5d16980abba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga54412819ff4fa0f86fe0d5d16980abba">DBTP</a></td></tr>
<tr class="separator:ga54412819ff4fa0f86fe0d5d16980abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga071509075a20265b5c09b13d91247a9c" id="r_ga071509075a20265b5c09b13d91247a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga071509075a20265b5c09b13d91247a9c">TEST</a></td></tr>
<tr class="separator:ga071509075a20265b5c09b13d91247a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa1ae20aeb2b84ef6e175171b7fc05a" id="r_gacfa1ae20aeb2b84ef6e175171b7fc05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacfa1ae20aeb2b84ef6e175171b7fc05a">RWD</a></td></tr>
<tr class="separator:gacfa1ae20aeb2b84ef6e175171b7fc05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade82175f8de1848c6f0f3c7c588c73ea" id="r_gade82175f8de1848c6f0f3c7c588c73ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade82175f8de1848c6f0f3c7c588c73ea">CCCR</a></td></tr>
<tr class="separator:gade82175f8de1848c6f0f3c7c588c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc2f55ee54956bc99fd0e444318ee41" id="r_ga5fc2f55ee54956bc99fd0e444318ee41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5fc2f55ee54956bc99fd0e444318ee41">NBTP</a></td></tr>
<tr class="separator:ga5fc2f55ee54956bc99fd0e444318ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086c81ab5ca3076448e6cc0421ee513e" id="r_ga086c81ab5ca3076448e6cc0421ee513e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga086c81ab5ca3076448e6cc0421ee513e">TSCC</a></td></tr>
<tr class="separator:ga086c81ab5ca3076448e6cc0421ee513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2121ccada33a19629c9b2acdb775fbe" id="r_gab2121ccada33a19629c9b2acdb775fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab2121ccada33a19629c9b2acdb775fbe">TSCV</a></td></tr>
<tr class="separator:gab2121ccada33a19629c9b2acdb775fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26521f26d7f49be0ad265ebd3160e8e" id="r_gaf26521f26d7f49be0ad265ebd3160e8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf26521f26d7f49be0ad265ebd3160e8e">TOCC</a></td></tr>
<tr class="separator:gaf26521f26d7f49be0ad265ebd3160e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ffb1d45ff35a47752802a8d2bc20ca" id="r_gae4ffb1d45ff35a47752802a8d2bc20ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae4ffb1d45ff35a47752802a8d2bc20ca">TOCV</a></td></tr>
<tr class="separator:gae4ffb1d45ff35a47752802a8d2bc20ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5da9a4bd236721b4dae0a04987d684" id="r_ga6f5da9a4bd236721b4dae0a04987d684"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6f5da9a4bd236721b4dae0a04987d684">RESERVED2</a> [4]</td></tr>
<tr class="separator:ga6f5da9a4bd236721b4dae0a04987d684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c146954c72b1cc2c05a85dd55ae5c9b" id="r_ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="separator:ga1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909d70d4d88dd6731a07b76a21c8214b" id="r_ga909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:ga909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac689816b67ce3d5a6ef496bd97c57eca" id="r_gac689816b67ce3d5a6ef496bd97c57eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac689816b67ce3d5a6ef496bd97c57eca">TDCR</a></td></tr>
<tr class="separator:gac689816b67ce3d5a6ef496bd97c57eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158" id="r_gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6615bc39cfcd7131bdc8662583cc6714" id="r_ga6615bc39cfcd7131bdc8662583cc6714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6615bc39cfcd7131bdc8662583cc6714">IR</a></td></tr>
<tr class="separator:ga6615bc39cfcd7131bdc8662583cc6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5334fa489ba4df825113ac9b606e7da3" id="r_ga5334fa489ba4df825113ac9b606e7da3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5334fa489ba4df825113ac9b606e7da3">IE</a></td></tr>
<tr class="separator:ga5334fa489ba4df825113ac9b606e7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a6edb2c46482b657a9a83730bba06c" id="r_ga18a6edb2c46482b657a9a83730bba06c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga18a6edb2c46482b657a9a83730bba06c">ILS</a></td></tr>
<tr class="separator:ga18a6edb2c46482b657a9a83730bba06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6837a68a3220a3612715b8ad5ec5cb0f" id="r_ga6837a68a3220a3612715b8ad5ec5cb0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6837a68a3220a3612715b8ad5ec5cb0f">ILE</a></td></tr>
<tr class="separator:ga6837a68a3220a3612715b8ad5ec5cb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347aa8896e2bf52030fab5519af7c3d5" id="r_ga347aa8896e2bf52030fab5519af7c3d5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga347aa8896e2bf52030fab5519af7c3d5">RESERVED4</a> [8]</td></tr>
<tr class="separator:ga347aa8896e2bf52030fab5519af7c3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504c4a37aa4e7840305d30af1e3baf96" id="r_ga504c4a37aa4e7840305d30af1e3baf96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga504c4a37aa4e7840305d30af1e3baf96">RXGFC</a></td></tr>
<tr class="separator:ga504c4a37aa4e7840305d30af1e3baf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7676c0a83a28dbab64586a95888c96f9" id="r_ga7676c0a83a28dbab64586a95888c96f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7676c0a83a28dbab64586a95888c96f9">XIDAM</a></td></tr>
<tr class="separator:ga7676c0a83a28dbab64586a95888c96f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7855cdf00d457c3ce75c622d41a1af61" id="r_ga7855cdf00d457c3ce75c622d41a1af61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7855cdf00d457c3ce75c622d41a1af61">HPMS</a></td></tr>
<tr class="separator:ga7855cdf00d457c3ce75c622d41a1af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4bebbe6b0ac5c1518bc6efb1086fd9" id="r_gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:gadb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd4a44a328b5c1b90288f2d9f7561ab" id="r_ga7dd4a44a328b5c1b90288f2d9f7561ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7dd4a44a328b5c1b90288f2d9f7561ab">RXF0S</a></td></tr>
<tr class="separator:ga7dd4a44a328b5c1b90288f2d9f7561ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e82fba635d5f8dcf81bb8a1652ff8d" id="r_ga44e82fba635d5f8dcf81bb8a1652ff8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga44e82fba635d5f8dcf81bb8a1652ff8d">RXF0A</a></td></tr>
<tr class="separator:ga44e82fba635d5f8dcf81bb8a1652ff8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7915afdd5454d4eb76c9f2c76feea3" id="r_gadd7915afdd5454d4eb76c9f2c76feea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadd7915afdd5454d4eb76c9f2c76feea3">RXF1S</a></td></tr>
<tr class="separator:gadd7915afdd5454d4eb76c9f2c76feea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ecba07f23cf2933186251dc0daf73c" id="r_gaa2ecba07f23cf2933186251dc0daf73c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa2ecba07f23cf2933186251dc0daf73c">RXF1A</a></td></tr>
<tr class="separator:gaa2ecba07f23cf2933186251dc0daf73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82e625880640f59562f37478966c979" id="r_gab82e625880640f59562f37478966c979"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab82e625880640f59562f37478966c979">RESERVED6</a> [8]</td></tr>
<tr class="separator:gab82e625880640f59562f37478966c979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801972b18965fcbcd16ede1babf526ce" id="r_ga801972b18965fcbcd16ede1babf526ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga801972b18965fcbcd16ede1babf526ce">TXBC</a></td></tr>
<tr class="separator:ga801972b18965fcbcd16ede1babf526ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c012535bc8bee1680f07e11e7ccab6e" id="r_ga7c012535bc8bee1680f07e11e7ccab6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c012535bc8bee1680f07e11e7ccab6e">TXFQS</a></td></tr>
<tr class="separator:ga7c012535bc8bee1680f07e11e7ccab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771b4bc494bb9ec48347a243743191ed" id="r_ga771b4bc494bb9ec48347a243743191ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga771b4bc494bb9ec48347a243743191ed">TXBRP</a></td></tr>
<tr class="separator:ga771b4bc494bb9ec48347a243743191ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcc891e5b22b924df352e73f9205ff3" id="r_gaedcc891e5b22b924df352e73f9205ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaedcc891e5b22b924df352e73f9205ff3">TXBAR</a></td></tr>
<tr class="separator:gaedcc891e5b22b924df352e73f9205ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8921ff8dc0d21b3ddbbbf4294c2ca9" id="r_ga4c8921ff8dc0d21b3ddbbbf4294c2ca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c8921ff8dc0d21b3ddbbbf4294c2ca9">TXBCR</a></td></tr>
<tr class="separator:ga4c8921ff8dc0d21b3ddbbbf4294c2ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6127c4ebef48cee524225ba363defd70" id="r_ga6127c4ebef48cee524225ba363defd70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6127c4ebef48cee524225ba363defd70">TXBTO</a></td></tr>
<tr class="separator:ga6127c4ebef48cee524225ba363defd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3631e18bd4bcae72d8d61f1eba15e9d7" id="r_ga3631e18bd4bcae72d8d61f1eba15e9d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3631e18bd4bcae72d8d61f1eba15e9d7">TXBCF</a></td></tr>
<tr class="separator:ga3631e18bd4bcae72d8d61f1eba15e9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1065651598e12b8655b92125eba6775" id="r_gab1065651598e12b8655b92125eba6775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1065651598e12b8655b92125eba6775">TXBTIE</a></td></tr>
<tr class="separator:gab1065651598e12b8655b92125eba6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d86090c003567e1b5e3e9207124ba86" id="r_ga6d86090c003567e1b5e3e9207124ba86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6d86090c003567e1b5e3e9207124ba86">TXBCIE</a></td></tr>
<tr class="separator:ga6d86090c003567e1b5e3e9207124ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c3cefbcdb46a4aa2d0b1f67768a8b2" id="r_gaa6c3cefbcdb46a4aa2d0b1f67768a8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa6c3cefbcdb46a4aa2d0b1f67768a8b2">TXEFS</a></td></tr>
<tr class="separator:gaa6c3cefbcdb46a4aa2d0b1f67768a8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2ee9121bf6e4f9b6f9c794346e8f64" id="r_ga7d2ee9121bf6e4f9b6f9c794346e8f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7d2ee9121bf6e4f9b6f9c794346e8f64">TXEFA</a></td></tr>
<tr class="separator:ga7d2ee9121bf6e4f9b6f9c794346e8f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9671e475d38f40acc390bb04dd4a4296" id="r_ga9671e475d38f40acc390bb04dd4a4296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9671e475d38f40acc390bb04dd4a4296">CKDIV</a></td></tr>
<tr class="separator:ga9671e475d38f40acc390bb04dd4a4296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1cf38cf5999d0058bc07ffdc092aae" id="r_ga4f1cf38cf5999d0058bc07ffdc092aae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4f1cf38cf5999d0058bc07ffdc092aae">RESERVED1</a> [128]</td></tr>
<tr class="separator:ga4f1cf38cf5999d0058bc07ffdc092aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5451bd489a6183347939eecfb69b14" id="r_ga0a5451bd489a6183347939eecfb69b14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a5451bd489a6183347939eecfb69b14">OPTR</a></td></tr>
<tr class="separator:ga0a5451bd489a6183347939eecfb69b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3167a6e4972a1f90ce0e846a62097085" id="r_ga3167a6e4972a1f90ce0e846a62097085"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3167a6e4972a1f90ce0e846a62097085">RESERVED2</a> [58]</td></tr>
<tr class="separator:ga3167a6e4972a1f90ce0e846a62097085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9807f3ed54e52001bcf6e3e063f937d" id="r_gab9807f3ed54e52001bcf6e3e063f937d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9807f3ed54e52001bcf6e3e063f937d">HWCFG</a></td></tr>
<tr class="separator:gab9807f3ed54e52001bcf6e3e063f937d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6990ddf8ca53b7428075c079454fd959" id="r_ga6990ddf8ca53b7428075c079454fd959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6990ddf8ca53b7428075c079454fd959">VERR</a></td></tr>
<tr class="separator:ga6990ddf8ca53b7428075c079454fd959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1177dc9efcb3b60a426cb2e24147cd69" id="r_ga1177dc9efcb3b60a426cb2e24147cd69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1177dc9efcb3b60a426cb2e24147cd69">IPIDR</a></td></tr>
<tr class="separator:ga1177dc9efcb3b60a426cb2e24147cd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4808f9b54b80ceb7d283165fe7c2e165" id="r_ga4808f9b54b80ceb7d283165fe7c2e165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4808f9b54b80ceb7d283165fe7c2e165">SIDR</a></td></tr>
<tr class="separator:ga4808f9b54b80ceb7d283165fe7c2e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72" id="r_gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c" id="r_ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6708b507f6eecbc10424fdb088b79" id="r_ga80a6708b507f6eecbc10424fdb088b79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80a6708b507f6eecbc10424fdb088b79">BTCR</a> [8]</td></tr>
<tr class="separator:ga80a6708b507f6eecbc10424fdb088b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8568c7b4767d087f8c61e56686a65362" id="r_ga8568c7b4767d087f8c61e56686a65362"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8568c7b4767d087f8c61e56686a65362">PCSCNTR</a></td></tr>
<tr class="separator:ga8568c7b4767d087f8c61e56686a65362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f13b79c0f8670af319af0c5ebd5c91" id="r_ga20f13b79c0f8670af319af0c5ebd5c91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20f13b79c0f8670af319af0c5ebd5c91">BWTR</a> [7]</td></tr>
<tr class="separator:ga20f13b79c0f8670af319af0c5ebd5c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6091bd215b74df162dd3bc51621c63ca" id="r_ga6091bd215b74df162dd3bc51621c63ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6091bd215b74df162dd3bc51621c63ca">PCR</a></td></tr>
<tr class="separator:ga6091bd215b74df162dd3bc51621c63ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64620060ab9533cea56d1c6049fbd612" id="r_ga64620060ab9533cea56d1c6049fbd612"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64620060ab9533cea56d1c6049fbd612">PMEM</a></td></tr>
<tr class="separator:ga64620060ab9533cea56d1c6049fbd612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95cf98e0ba3414c3d66385b677fcbf1" id="r_gae95cf98e0ba3414c3d66385b677fcbf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae95cf98e0ba3414c3d66385b677fcbf1">PATT</a></td></tr>
<tr class="separator:gae95cf98e0ba3414c3d66385b677fcbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b" id="r_gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe203f827d2e33c7f162e4170b6dfdb3" id="r_gabe203f827d2e33c7f162e4170b6dfdb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabe203f827d2e33c7f162e4170b6dfdb3">ECCR</a></td></tr>
<tr class="separator:gabe203f827d2e33c7f162e4170b6dfdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e3bc93a98f5171261189864832681e" id="r_gab1e3bc93a98f5171261189864832681e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab1e3bc93a98f5171261189864832681e">SDCR</a> [2]</td></tr>
<tr class="separator:gab1e3bc93a98f5171261189864832681e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72abf9d6af975f890224d6856bbba96c" id="r_ga72abf9d6af975f890224d6856bbba96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga72abf9d6af975f890224d6856bbba96c">SDTR</a> [2]</td></tr>
<tr class="separator:ga72abf9d6af975f890224d6856bbba96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6722a71defead0b07cca1b79fab0fe88" id="r_ga6722a71defead0b07cca1b79fab0fe88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6722a71defead0b07cca1b79fab0fe88">SDCMR</a></td></tr>
<tr class="separator:ga6722a71defead0b07cca1b79fab0fe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6d294188e6135964d6c3431c741fda" id="r_gaed6d294188e6135964d6c3431c741fda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaed6d294188e6135964d6c3431c741fda">SDRTR</a></td></tr>
<tr class="separator:gaed6d294188e6135964d6c3431c741fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36dc12c736f19eb2bc33fd6ab4c02de" id="r_gac36dc12c736f19eb2bc33fd6ab4c02de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac36dc12c736f19eb2bc33fd6ab4c02de">SDSR</a></td></tr>
<tr class="separator:gac36dc12c736f19eb2bc33fd6ab4c02de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2" id="r_ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97" id="r_ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75" id="r_gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1e746ccbf9c9f67e7c60e61085ec1" id="r_ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:ga26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad587bd6f59142b90c879b7c8aaf1bb8c" id="r_gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a></td></tr>
<tr class="separator:gad587bd6f59142b90c879b7c8aaf1bb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d6c604e365c7d9d7601bf4ef373498" id="r_gaf9d6c604e365c7d9d7601bf4ef373498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</a></td></tr>
<tr class="separator:gaf9d6c604e365c7d9d7601bf4ef373498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac83fae8377c7b7fcae50fa4211b0e8" id="r_ga6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a></td></tr>
<tr class="separator:ga6ac83fae8377c7b7fcae50fa4211b0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8634248df172cd37d156a9d4df976a74" id="r_ga8634248df172cd37d156a9d4df976a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8634248df172cd37d156a9d4df976a74">TR1</a></td></tr>
<tr class="separator:ga8634248df172cd37d156a9d4df976a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c5387e26932298f220236bd69dee" id="r_ga29b9c5387e26932298f220236bd69dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga29b9c5387e26932298f220236bd69dee">TR2</a></td></tr>
<tr class="separator:ga29b9c5387e26932298f220236bd69dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ffbe3e7e1def1ea3ed3d7e87f74d39" id="r_gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf3ffbe3e7e1def1ea3ed3d7e87f74d39">TR3</a></td></tr>
<tr class="separator:gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3302e1bcfdfbbfeb58779d0761fb377c" id="r_ga3302e1bcfdfbbfeb58779d0761fb377c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a></td></tr>
<tr class="separator:ga3302e1bcfdfbbfeb58779d0761fb377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab440b0ad8631f5666dd32768a89cf60" id="r_gaab440b0ad8631f5666dd32768a89cf60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab440b0ad8631f5666dd32768a89cf60">SQR2</a></td></tr>
<tr class="separator:gaab440b0ad8631f5666dd32768a89cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e40d9928fa25a5628d6442f0aa6c0f" id="r_ga97e40d9928fa25a5628d6442f0aa6c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a></td></tr>
<tr class="separator:ga97e40d9928fa25a5628d6442f0aa6c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e53a6a23b0060a05a4a0f606bba7e9" id="r_ga95e53a6a23b0060a05a4a0f606bba7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a></td></tr>
<tr class="separator:ga95e53a6a23b0060a05a4a0f606bba7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b40c5e36a5e861490988275499e158" id="r_gaf2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:gaf2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0018930ee9f18afda25b695b9a4ec16" id="r_gac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:gac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e0cc079831adcc051df456737d3ae4" id="r_ga75e0cc079831adcc051df456737d3ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75e0cc079831adcc051df456737d3ae4">JSQR</a></td></tr>
<tr class="separator:ga75e0cc079831adcc051df456737d3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2725eae5695077cb750951c99f7ec8" id="r_ga1d2725eae5695077cb750951c99f7ec8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d2725eae5695077cb750951c99f7ec8">RESERVED5</a> [4]</td></tr>
<tr class="separator:ga1d2725eae5695077cb750951c99f7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4686388b1cd45bca2ef737f1d614a8e7" id="r_ga4686388b1cd45bca2ef737f1d614a8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4686388b1cd45bca2ef737f1d614a8e7">OFR1</a></td></tr>
<tr class="separator:ga4686388b1cd45bca2ef737f1d614a8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0eef00d32be4b39e71068425dbdcb1" id="r_ga7e0eef00d32be4b39e71068425dbdcb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e0eef00d32be4b39e71068425dbdcb1">OFR2</a></td></tr>
<tr class="separator:ga7e0eef00d32be4b39e71068425dbdcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d997b210433aa8f57b2405cf895d2d" id="r_ga66d997b210433aa8f57b2405cf895d2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66d997b210433aa8f57b2405cf895d2d">OFR3</a></td></tr>
<tr class="separator:ga66d997b210433aa8f57b2405cf895d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe206e635f30b7b29f9e538b12247149" id="r_gafe206e635f30b7b29f9e538b12247149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafe206e635f30b7b29f9e538b12247149">OFR4</a></td></tr>
<tr class="separator:gafe206e635f30b7b29f9e538b12247149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354d8c62ae1714a3cb370ec09c810c82" id="r_ga354d8c62ae1714a3cb370ec09c810c82"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga354d8c62ae1714a3cb370ec09c810c82">RESERVED6</a> [4]</td></tr>
<tr class="separator:ga354d8c62ae1714a3cb370ec09c810c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22fa21352be442bd02f9c26a1013d598" id="r_ga22fa21352be442bd02f9c26a1013d598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga22fa21352be442bd02f9c26a1013d598">JDR1</a></td></tr>
<tr class="separator:ga22fa21352be442bd02f9c26a1013d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9156af81694b7a85923348be45a2167" id="r_gae9156af81694b7a85923348be45a2167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9156af81694b7a85923348be45a2167">JDR2</a></td></tr>
<tr class="separator:gae9156af81694b7a85923348be45a2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a54028253a75a470fccf841178cba46" id="r_ga3a54028253a75a470fccf841178cba46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a54028253a75a470fccf841178cba46">JDR3</a></td></tr>
<tr class="separator:ga3a54028253a75a470fccf841178cba46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274ceea3b2c6d5c1903d0a7abad91a1" id="r_ga9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a></td></tr>
<tr class="separator:ga9274ceea3b2c6d5c1903d0a7abad91a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b22719391f17134177b18fa7e8ad13" id="r_ga80b22719391f17134177b18fa7e8ad13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80b22719391f17134177b18fa7e8ad13">RESERVED7</a> [4]</td></tr>
<tr class="separator:ga80b22719391f17134177b18fa7e8ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee443a628cc2914005393b723b836c2a" id="r_gaee443a628cc2914005393b723b836c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee443a628cc2914005393b723b836c2a">AWD2CR</a></td></tr>
<tr class="separator:gaee443a628cc2914005393b723b836c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06ef5ee40897c98320733b78b837768" id="r_gab06ef5ee40897c98320733b78b837768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab06ef5ee40897c98320733b78b837768">AWD3CR</a></td></tr>
<tr class="separator:gab06ef5ee40897c98320733b78b837768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9aea66fa3452ae47d2b938898b1c094" id="r_gaf9aea66fa3452ae47d2b938898b1c094"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf9aea66fa3452ae47d2b938898b1c094">RESERVED8</a></td></tr>
<tr class="separator:gaf9aea66fa3452ae47d2b938898b1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6ea0a37a7f654716cd4036ad9d54a" id="r_gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:gad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae818864200b315ff24e20004da2e649b" id="r_gae818864200b315ff24e20004da2e649b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae818864200b315ff24e20004da2e649b">DIFSEL</a></td></tr>
<tr class="separator:gae818864200b315ff24e20004da2e649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52af14ef01c38de4adde4332a217421" id="r_gab52af14ef01c38de4adde4332a217421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab52af14ef01c38de4adde4332a217421">CALFACT</a></td></tr>
<tr class="separator:gab52af14ef01c38de4adde4332a217421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb6ae49962babde450be9ef9900ae9d" id="r_gadeb6ae49962babde450be9ef9900ae9d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadeb6ae49962babde450be9ef9900ae9d">RESERVED10</a> [4]</td></tr>
<tr class="separator:gadeb6ae49962babde450be9ef9900ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ade4a9b3d40781fd80ce3e6589e98b" id="r_ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2" id="r_ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1322e27c40bf91d172f9673f205c97" id="r_ga5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:ga5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760f86a1a18dffffda54fc15a977979f" id="r_ga760f86a1a18dffffda54fc15a977979f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga760f86a1a18dffffda54fc15a977979f">CDR</a></td></tr>
<tr class="separator:ga760f86a1a18dffffda54fc15a977979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd0a8546697065f406b7543e27af2" id="r_ga876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:ga876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9ec62dc5c37856dec9d9cbeb0db996" id="r_ga1a9ec62dc5c37856dec9d9cbeb0db996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1a9ec62dc5c37856dec9d9cbeb0db996">WDATA</a></td></tr>
<tr class="separator:ga1a9ec62dc5c37856dec9d9cbeb0db996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b31555400f27fecec7f6bd34e2f0ee" id="r_gaa7b31555400f27fecec7f6bd34e2f0ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7b31555400f27fecec7f6bd34e2f0ee">RDATA</a></td></tr>
<tr class="separator:gaa7b31555400f27fecec7f6bd34e2f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f692354bde770f2a5e3e1b294ec064b" id="r_ga2f692354bde770f2a5e3e1b294ec064b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2f692354bde770f2a5e3e1b294ec064b">KR</a></td></tr>
<tr class="separator:ga2f692354bde770f2a5e3e1b294ec064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d25514079514d38c104402f46470af" id="r_gaf8d25514079514d38c104402f46470af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf8d25514079514d38c104402f46470af">PR</a></td></tr>
<tr class="separator:gaf8d25514079514d38c104402f46470af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7015e1046dbd3ea8783b33dc11a69e52" id="r_ga7015e1046dbd3ea8783b33dc11a69e52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7015e1046dbd3ea8783b33dc11a69e52">RLR</a></td></tr>
<tr class="separator:ga7015e1046dbd3ea8783b33dc11a69e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794a46a7a95dca7444f7a797a4f6aa2a" id="r_ga794a46a7a95dca7444f7a797a4f6aa2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga794a46a7a95dca7444f7a797a4f6aa2a">WINR</a></td></tr>
<tr class="separator:ga794a46a7a95dca7444f7a797a4f6aa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa893f8853d470724509c1ac963434ffc" id="r_gaa893f8853d470724509c1ac963434ffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa893f8853d470724509c1ac963434ffc">EWCR</a></td></tr>
<tr class="separator:gaa893f8853d470724509c1ac963434ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ec7102960640751d44e92ddac994f0" id="r_gab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:gab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfa307571967afb1d97943e982b6586" id="r_gafdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:gafdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecccecd01b0d465123a2dc166db4141" id="r_gabecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="separator:gabecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722c7bd03a5d7b185bf43bdb5f846d43" id="r_ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="separator:ga722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566f8cfbd1d8aa7e8db046aa35e77db" id="r_ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:ga6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f9d540fd6a21c0fbc7bfbbee9a8504" id="r_gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b" id="r_gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8d785fff2acfeb8814e43bda8dd72" id="r_gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a></td></tr>
<tr class="separator:gad7e8d785fff2acfeb8814e43bda8dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf29a9104cb5569823ab892174f9c8c" id="r_ga9bf29a9104cb5569823ab892174f9c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9bf29a9104cb5569823ab892174f9c8c">RXDR</a></td></tr>
<tr class="separator:ga9bf29a9104cb5569823ab892174f9c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa70d795ffe61b2e115a24867fe1412f" id="r_gafa70d795ffe61b2e115a24867fe1412f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafa70d795ffe61b2e115a24867fe1412f">RESERVED2</a> [3]</td></tr>
<tr class="separator:gafa70d795ffe61b2e115a24867fe1412f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31a7d95808ec5d53570eaaffd4f25f7" id="r_gab31a7d95808ec5d53570eaaffd4f25f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab31a7d95808ec5d53570eaaffd4f25f7">CRCPOLY</a></td></tr>
<tr class="separator:gab31a7d95808ec5d53570eaaffd4f25f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83243905fc1eefc2f9f464d76329e857" id="r_ga83243905fc1eefc2f9f464d76329e857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga83243905fc1eefc2f9f464d76329e857">TXCRC</a></td></tr>
<tr class="separator:ga83243905fc1eefc2f9f464d76329e857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505aefeb85c1fb3f333aed65a90320c3" id="r_ga505aefeb85c1fb3f333aed65a90320c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga505aefeb85c1fb3f333aed65a90320c3">RXCRC</a></td></tr>
<tr class="separator:ga505aefeb85c1fb3f333aed65a90320c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eedd211522f57ddf3a7320b3dcd620" id="r_ga43eedd211522f57ddf3a7320b3dcd620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga43eedd211522f57ddf3a7320b3dcd620">UDRDR</a></td></tr>
<tr class="separator:ga43eedd211522f57ddf3a7320b3dcd620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c41c8883cb0812d6aaf956c393584b" id="r_gaa0c41c8883cb0812d6aaf956c393584b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a></td></tr>
<tr class="separator:gaa0c41c8883cb0812d6aaf956c393584b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab903dcfa91c96beb2e36562eed6" id="r_ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a></td></tr>
<tr class="separator:ga7a12ab903dcfa91c96beb2e36562eed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86c61a5d38a4fc9cef942a12744486b" id="r_gaf86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:gaf86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68c61ebc5b3ecdaae771a16cc18ccf4" id="r_gac68c61ebc5b3ecdaae771a16cc18ccf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac68c61ebc5b3ecdaae771a16cc18ccf4">T0VALR1</a></td></tr>
<tr class="separator:gac68c61ebc5b3ecdaae771a16cc18ccf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ac04e673b5b8320d53f7b0947db902" id="r_gac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:gac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9b0e9d2a25e4a0ecc1e5319050280a" id="r_gaad9b0e9d2a25e4a0ecc1e5319050280a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad9b0e9d2a25e4a0ecc1e5319050280a">RAMPVALR</a></td></tr>
<tr class="separator:gaad9b0e9d2a25e4a0ecc1e5319050280a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54ffd4845a16301556bd26412702451" id="r_gaa54ffd4845a16301556bd26412702451"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa54ffd4845a16301556bd26412702451">ITR1</a></td></tr>
<tr class="separator:gaa54ffd4845a16301556bd26412702451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9b972a304c0e08ca27cbe57627c496" id="r_ga4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:ga4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df0d8dfcd1ec958659ffe21eb64fa94" id="r_ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:ga3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8daecdc501e36ea1b242e6c27a2e8519" id="r_ga8daecdc501e36ea1b242e6c27a2e8519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8daecdc501e36ea1b242e6c27a2e8519">ITENR</a></td></tr>
<tr class="separator:ga8daecdc501e36ea1b242e6c27a2e8519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9faa68ee56839f229bc58add1e18c7" id="r_ga9d9faa68ee56839f229bc58add1e18c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9d9faa68ee56839f229bc58add1e18c7">ICIFR</a></td></tr>
<tr class="separator:ga9d9faa68ee56839f229bc58add1e18c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ade4a9b3d40781fd80ce3e6589e98b" id="r_ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:ga75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40c89c59391aaa9d9a8ec011dd0907a" id="r_gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:gab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac011ddcfe531f8e16787ea851c1f3667" id="r_gac011ddcfe531f8e16787ea851c1f3667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac011ddcfe531f8e16787ea851c1f3667">CFR</a></td></tr>
<tr class="separator:gac011ddcfe531f8e16787ea851c1f3667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360" id="r_gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace87fc0c021bd9e34c1f79d3a2165ab6" id="r_gace87fc0c021bd9e34c1f79d3a2165ab6"><td class="memItemLeft" align="right" valign="top">uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gace87fc0c021bd9e34c1f79d3a2165ab6">pSource</a></td></tr>
<tr class="separator:gace87fc0c021bd9e34c1f79d3a2165ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cb411174320b292618924583723268" id="r_ga66cb411174320b292618924583723268"><td class="memItemLeft" align="right" valign="top">uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66cb411174320b292618924583723268">pDestination</a></td></tr>
<tr class="separator:ga66cb411174320b292618924583723268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5ab05b3305a959d954b796c63807c4" id="r_ga1f5ab05b3305a959d954b796c63807c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1f5ab05b3305a959d954b796c63807c4">Size</a></td></tr>
<tr class="separator:ga1f5ab05b3305a959d954b796c63807c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504a5be4a94e37b68a06a6c051387b68" id="r_ga504a5be4a94e37b68a06a6c051387b68"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga504a5be4a94e37b68a06a6c051387b68">DoEncryption</a></td></tr>
<tr class="separator:ga504a5be4a94e37b68a06a6c051387b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b1c8a5b0892cd539161ee644ac6d41" id="r_ga30b1c8a5b0892cd539161ee644ac6d41"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30b1c8a5b0892cd539161ee644ac6d41">Crc</a></td></tr>
<tr class="separator:ga30b1c8a5b0892cd539161ee644ac6d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf641a740e4e2049589f560707e2d726c" id="r_gaf641a740e4e2049589f560707e2d726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga94c6163298bdc17364b422c2d9dd1624">RSSLIB_S_JumpHDPlvl2_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf641a740e4e2049589f560707e2d726c">JumpHDPLvl2</a></td></tr>
<tr class="separator:gaf641a740e4e2049589f560707e2d726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011ca0c2e1c65102638db0ea3c8bba2" id="r_gab011ca0c2e1c65102638db0ea3c8bba2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga6e72ceffdc56f04de54b69fd8c70b1ae">RSSLIB_S_JumpHDPlvl3_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab011ca0c2e1c65102638db0ea3c8bba2">JumpHDPLvl3</a></td></tr>
<tr class="separator:gab011ca0c2e1c65102638db0ea3c8bba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880429c471e4392d783d0efad6b51943" id="r_ga880429c471e4392d783d0efad6b51943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga9fa07638d02a3f839258784a98cc7216">RSSLIB_S_JumpHDPlvl3NS_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga880429c471e4392d783d0efad6b51943">JumpHDPLvl3NS</a></td></tr>
<tr class="separator:ga880429c471e4392d783d0efad6b51943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924f02852af607ea12d44366c449e5eb" id="r_ga924f02852af607ea12d44366c449e5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga7ff388f4340711ca0a9bfb5e82f98398">RSSLIB_NSC_DataProvisioning_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga924f02852af607ea12d44366c449e5eb">DataProvisioning</a></td></tr>
<tr class="separator:ga924f02852af607ea12d44366c449e5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffc628270caf6d51137b6b686ea8a72" id="r_ga5ffc628270caf6d51137b6b686ea8a72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_n_s_c__p_func_type_def.html">NSC_pFuncTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5ffc628270caf6d51137b6b686ea8a72">NSC</a></td></tr>
<tr class="separator:ga5ffc628270caf6d51137b6b686ea8a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbace6e037136ce066518ee2fade33d" id="r_ga3fbace6e037136ce066518ee2fade33d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fbace6e037136ce066518ee2fade33d">RESERVED1</a> [3]</td></tr>
<tr class="separator:ga3fbace6e037136ce066518ee2fade33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57aaaf014c0676011e4ad2d0907408c" id="r_gae57aaaf014c0676011e4ad2d0907408c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s__p_func_type_def.html">S_pFuncTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae57aaaf014c0676011e4ad2d0907408c">S</a></td></tr>
<tr class="separator:gae57aaaf014c0676011e4ad2d0907408c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7cced5531c45a5cf3277222cbbdb9f" id="r_gafc7cced5531c45a5cf3277222cbbdb9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga07b66db4cde8d5cacb5e793764491d83">NSSLIB_S_JumpHDPlvl2_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafc7cced5531c45a5cf3277222cbbdb9f">JumpHDPLvl2</a></td></tr>
<tr class="separator:gafc7cced5531c45a5cf3277222cbbdb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60210ef1371789fbf7dace4873335531" id="r_ga60210ef1371789fbf7dace4873335531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gae53770fbe248d5e04baa5d0e4622b2b0">NSSLIB_S_JumpHDPlvl3_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga60210ef1371789fbf7dace4873335531">JumpHDPLvl3</a></td></tr>
<tr class="separator:ga60210ef1371789fbf7dace4873335531"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga53d4126533b52183ef8105af2e526bd0" name="ga53d4126533b52183ef8105af2e526bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d4126533b52183ef8105af2e526bd0">&#9670;&#160;</a></span>ABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Alternate Bytes register, Address offset: 0x120 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01017">1017</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf26facc661e8f6ee0fc71eb7462f952f" name="gaf26facc661e8f6ee0fc71eb7462f952f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26facc661e8f6ee0fc71eb7462f952f">&#9670;&#160;</a></span>ACKTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACKTIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC Acknowledgement timer register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01368">1368</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9cb55206b29a8c16354747c556ab8bea" name="ga9cb55206b29a8c16354747c556ab8bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb55206b29a8c16354747c556ab8bea">&#9670;&#160;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH access control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00716">716</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaaa8b893e1390434a07a70d17ea058223" name="gaaa8b893e1390434a07a70d17ea058223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8b893e1390434a07a70d17ea058223">&#9670;&#160;</a></span>AF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM alternate function option register 1, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00954">954</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3d712f76141c5f21d16d3c55ec7d89a0" name="ga3d712f76141c5f21d16d3c55ec7d89a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d712f76141c5f21d16d3c55ec7d89a0">&#9670;&#160;</a></span>AF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM alternate function option register 2, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00955">955</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab67c1158c04450d19ad483dcd2192e43" name="gab67c1158c04450d19ad483dcd2192e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67c1158c04450d19ad483dcd2192e43">&#9670;&#160;</a></span>AFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO alternate function registers, Address offset: 0x20-0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00823">823</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1e9c75b06c99d0611535f38c7b4aa845" name="ga1e9c75b06c99d0611535f38c7b4aa845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9c75b06c99d0611535f38c7b4aa845">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripherals Clock Enable Register Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01126">1126</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac3efc9075a17b5d4cb755c8e3bcf6ddd" name="gac3efc9075a17b5d4cb755c8e3bcf6ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3efc9075a17b5d4cb755c8e3bcf6ddd">&#9670;&#160;</a></span>AHB1FZR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1FZR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU AHB1 freeze register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00421">421</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaae70b1922167eb58d564cb82d39fd10b" name="gaae70b1922167eb58d564cb82d39fd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae70b1922167eb58d564cb82d39fd10b">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripheral sleep clock Register Address offset: 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01136">1136</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga46c20c598e9e12f919f0ea47ebcbc90f" name="ga46c20c598e9e12f919f0ea47ebcbc90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c20c598e9e12f919f0ea47ebcbc90f">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 Peripherals Reset Register Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01116">1116</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e92ed32c33c92e7ebf6919400ad535b" name="ga5e92ed32c33c92e7ebf6919400ad535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e92ed32c33c92e7ebf6919400ad535b">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripherals Clock Enable Register Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01127">1127</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2b30982547fae7d545d260312771b5c9" name="ga2b30982547fae7d545d260312771b5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b30982547fae7d545d260312771b5c9">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripheral sleep clock Register Address offset: 0xB4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01137">1137</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga78a5aa9dd5694c48a7d8e66888a46450" name="ga78a5aa9dd5694c48a7d8e66888a46450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78a5aa9dd5694c48a7d8e66888a46450">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 Peripherals Reset Register Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01117">1117</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa9933afb441526f856eefbc558298993" name="gaa9933afb441526f856eefbc558298993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9933afb441526f856eefbc558298993">&#9670;&#160;</a></span>AHB4ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 Peripherals Clock Enable Register Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01129">1129</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6a408d141bb1955a9bf6a9aedfc53297" name="ga6a408d141bb1955a9bf6a9aedfc53297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a408d141bb1955a9bf6a9aedfc53297">&#9670;&#160;</a></span>AHB4LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 Peripherals sleep clock Register Address offset: 0xBC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01139">1139</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga657ba96069574219384ebe659a7fe1ce" name="ga657ba96069574219384ebe659a7fe1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga657ba96069574219384ebe659a7fe1ce">&#9670;&#160;</a></span>AHB4RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 Peripherals Reset Register Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01119">1119</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga29273d8714c6f8ffdb39b24bc773bbef" name="ga29273d8714c6f8ffdb39b24bc773bbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29273d8714c6f8ffdb39b24bc773bbef">&#9670;&#160;</a></span>ALRABINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRABINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A binary mode register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01208">1208</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga93fcdf23b399bf4cebcdf9fc8fe6c734" name="ga93fcdf23b399bf4cebcdf9fc8fe6c734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fcdf23b399bf4cebcdf9fc8fe6c734">&#9670;&#160;</a></span>ALRBBINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRBBINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B binary mode register, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01209">1209</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac005b1a5bc52634d5a34578cc9d2c3f6" name="gac005b1a5bc52634d5a34578cc9d2c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac005b1a5bc52634d5a34578cc9d2c3f6">&#9670;&#160;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01198">1198</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga61282fa74cede526af85fd9d20513646" name="ga61282fa74cede526af85fd9d20513646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61282fa74cede526af85fd9d20513646">&#9670;&#160;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01199">1199</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4e513deb9f58a138ad9f317cc5a3555d" name="ga4e513deb9f58a138ad9f317cc5a3555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e513deb9f58a138ad9f317cc5a3555d">&#9670;&#160;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01200">1200</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ef7499da5d5beb1cfc81f7be057a7b2" name="ga4ef7499da5d5beb1cfc81f7be057a7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef7499da5d5beb1cfc81f7be057a7b2">&#9670;&#160;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01201">1201</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28c36c82c92159d332e737b3eb3e91f8" name="ga28c36c82c92159d332e737b3eb3e91f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c36c82c92159d332e737b3eb3e91f8">&#9670;&#160;</a></span>APB1FZR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB1 freeze register 1, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00416">416</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacd2e6232df2a59e1404b361408dcd3af" name="gacd2e6232df2a59e1404b361408dcd3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd2e6232df2a59e1404b361408dcd3af">&#9670;&#160;</a></span>APB1FZR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB1 freeze register 2, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00417">417</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa83ab73c26cf8244eacd4f0494663862" name="gaa83ab73c26cf8244eacd4f0494663862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa83ab73c26cf8244eacd4f0494663862">&#9670;&#160;</a></span>APB1HENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals clock Enable High Word register Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01132">1132</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga37c44738034bb38f914ec9f54301188b" name="ga37c44738034bb38f914ec9f54301188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c44738034bb38f914ec9f54301188b">&#9670;&#160;</a></span>APB1HLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals sleep clock High Word Register Address offset: 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01142">1142</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaff83b5e393e6393767790fb157c7b206" name="gaff83b5e393e6393767790fb157c7b206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff83b5e393e6393767790fb157c7b206">&#9670;&#160;</a></span>APB1HRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals reset High Word register Address offset: 0x78 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01122">1122</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9e1f6f21709b915375d5415d4a62e446" name="ga9e1f6f21709b915375d5415d4a62e446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e1f6f21709b915375d5415d4a62e446">&#9670;&#160;</a></span>APB1LENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals clock Enable Low Word register Address offset: 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01131">1131</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga20ed01351c11ca2abc96849b3f40549a" name="ga20ed01351c11ca2abc96849b3f40549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ed01351c11ca2abc96849b3f40549a">&#9670;&#160;</a></span>APB1LLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals sleep clock Low Word Register Address offset: 0xC4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01141">1141</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf11f8aa0403ca5b8677f6ddaa92001e7" name="gaf11f8aa0403ca5b8677f6ddaa92001e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf11f8aa0403ca5b8677f6ddaa92001e7">&#9670;&#160;</a></span>APB1LRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 Peripherals reset Low Word register Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01121">1121</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacc7bb47dddd2d94de124f74886d919be" name="gacc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7bb47dddd2d94de124f74886d919be">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripherals Clock Enable Register Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01133">1133</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28c34e6f73e221c57a5464377d5caf82" name="ga28c34e6f73e221c57a5464377d5caf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c34e6f73e221c57a5464377d5caf82">&#9670;&#160;</a></span>APB2FZR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB2 freeze register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00418">418</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaba51c57f9506e14a6f5983526c78943b" name="gaba51c57f9506e14a6f5983526c78943b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba51c57f9506e14a6f5983526c78943b">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripherals sleep clock Register Address offset: 0xCC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01143">1143</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab2c5389c9ff4ac188cd498b8f7170968" name="gab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c5389c9ff4ac188cd498b8f7170968">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 Peripherals Reset Register Address offset: 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01123">1123</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga856a6f67bf8f310ec5c6d1bf75521881" name="ga856a6f67bf8f310ec5c6d1bf75521881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga856a6f67bf8f310ec5c6d1bf75521881">&#9670;&#160;</a></span>APB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 Peripherals Clock Enable Register Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01134">1134</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae200ad41b304021a64db413b65451d37" name="gae200ad41b304021a64db413b65451d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae200ad41b304021a64db413b65451d37">&#9670;&#160;</a></span>APB3FZR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3FZR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU APB3 freeze register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00419">419</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44fb0d8f08a5cccfa2d5ab9ced9c9c55" name="ga44fb0d8f08a5cccfa2d5ab9ced9c9c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fb0d8f08a5cccfa2d5ab9ced9c9c55">&#9670;&#160;</a></span>APB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 Peripherals Clock Low Power Enable Register Address offset: 0xD0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01144">1144</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga93996406d26cc7fafe69c7c1f56b27c2" name="ga93996406d26cc7fafe69c7c1f56b27c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93996406d26cc7fafe69c7c1f56b27c2">&#9670;&#160;</a></span>APB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 Peripherals Reset Register Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01124">1124</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ac50357d1ebac2949d27bfc4855e6a4" name="ga2ac50357d1ebac2949d27bfc4855e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ac50357d1ebac2949d27bfc4855e6a4">&#9670;&#160;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Address register, Address offset: 0x048 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01001">1001</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga07d4e63efcbde252c667e64a8d818aa9" name="ga07d4e63efcbde252c667e64a8d818aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d4e63efcbde252c667e64a8d818aa9">&#9670;&#160;</a></span>ARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC argument register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01354">1354</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf17f19bb4aeea3cc14fa73dfa7772cb8" name="gaf17f19bb4aeea3cc14fa73dfa7772cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17f19bb4aeea3cc14fa73dfa7772cb8">&#9670;&#160;</a></span>ARR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Autoreload register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00973">973</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf17f19bb4aeea3cc14fa73dfa7772cb8" name="gaf17f19bb4aeea3cc14fa73dfa7772cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17f19bb4aeea3cc14fa73dfa7772cb8">&#9670;&#160;</a></span>ARR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00941">941</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacf5fb4428b18d1badbc7d49b019630d6" name="gacf5fb4428b18d1badbc7d49b019630d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5fb4428b18d1badbc7d49b019630d6">&#9670;&#160;</a></span>ATCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP filter control register 1 Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01221">1221</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7bded45a74ba8c87bb231a0c9cff43c1" name="ga7bded45a74ba8c87bb231a0c9cff43c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bded45a74ba8c87bb231a0c9cff43c1">&#9670;&#160;</a></span>ATCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP filter control register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01224">1224</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gada57bdcaabc60dcc4a3c8022d0bc6964" name="gada57bdcaabc60dcc4a3c8022d0bc6964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada57bdcaabc60dcc4a3c8022d0bc6964">&#9670;&#160;</a></span>ATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP active tamper output register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01223">1223</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa239cca71fee42654933fc8c14031919" name="gaa239cca71fee42654933fc8c14031919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa239cca71fee42654933fc8c14031919">&#9670;&#160;</a></span>ATSEEDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ATSEEDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP active tamper seed register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01222">1222</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab9821924bd79574169e64a42d8fcd2bf" name="gab9821924bd79574169e64a42d8fcd2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9821924bd79574169e64a42d8fcd2bf">&#9670;&#160;</a></span>AUTOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AUTOCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Autonomous mode register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00359">359</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaee443a628cc2914005393b723b836c2a" name="gaee443a628cc2914005393b723b836c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee443a628cc2914005393b723b836c2a">&#9670;&#160;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 2 configuration register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01614">1614</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab06ef5ee40897c98320733b78b837768" name="gab06ef5ee40897c98320733b78b837768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab06ef5ee40897c98320733b78b837768">&#9670;&#160;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01615">1615</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9daa95d1f421d8441d1f6bf13571ca0f" name="ga9daa95d1f421d8441d1f6bf13571ca0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9daa95d1f421d8441d1f6bf13571ca0f">&#9670;&#160;</a></span>BCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BCDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Battery Charging detector register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01438">1438</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9b825594b22d78419cd9e5d169f78b9c" name="ga9b825594b22d78419cd9e5d169f78b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b825594b22d78419cd9e5d169f78b9c">&#9670;&#160;</a></span>BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Bus Characteristics register, Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00325">325</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0b9a3ced775287c8585a6a61af4b40e9" name="ga0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BacKup domain control register , Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01053">1053</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0b9a3ced775287c8585a6a61af4b40e9" name="ga0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC VSW Backup Domain &amp; V33 Domain Control Register Address offset: 0xF0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01152">1152</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac37ef4641bc68604b134654f2e34810f" name="gac37ef4641bc68604b134654f2e34810f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac37ef4641bc68604b134654f2e34810f">&#9670;&#160;</a></span>BDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BacKup domain status register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01055">1055</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga476bae602205d6a49c7e71e2bda28c0a" name="ga476bae602205d6a49c7e71e2bda28c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476bae602205d6a49c7e71e2bda28c0a">&#9670;&#160;</a></span>BDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00947">947</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4808ec597e5a5fefd8a83a9127dd1aec" name="ga4808ec597e5a5fefd8a83a9127dd1aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4808ec597e5a5fefd8a83a9127dd1aec">&#9670;&#160;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 0, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01238">1238</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaade2881a3e408bfd106b27f78bbbcfc9" name="gaade2881a3e408bfd106b27f78bbbcfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaade2881a3e408bfd106b27f78bbbcfc9">&#9670;&#160;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 10, Address offset: 0x128 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01248">1248</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac66d5e2d3459cff89794c47dbc8f7228" name="gac66d5e2d3459cff89794c47dbc8f7228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66d5e2d3459cff89794c47dbc8f7228">&#9670;&#160;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 11, Address offset: 0x12C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01249">1249</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6f7eee5ae8a32c07f9c8fe14281bdaf3" name="ga6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f7eee5ae8a32c07f9c8fe14281bdaf3">&#9670;&#160;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 12, Address offset: 0x130 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01250">1250</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6ed4c3a0d4588a75078e9f8e376b4d06" name="ga6ed4c3a0d4588a75078e9f8e376b4d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed4c3a0d4588a75078e9f8e376b4d06">&#9670;&#160;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 13, Address offset: 0x134 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01251">1251</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac60f13e6619724747e61cfbff55b9fab" name="gac60f13e6619724747e61cfbff55b9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f13e6619724747e61cfbff55b9fab">&#9670;&#160;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 14, Address offset: 0x138 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01252">1252</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafafaddc3a983eb71332b7526d82191ad" name="gafafaddc3a983eb71332b7526d82191ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafafaddc3a983eb71332b7526d82191ad">&#9670;&#160;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 15, Address offset: 0x13C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01253">1253</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad2f2eb2fb4b93e21515b10e920e719b6" name="gad2f2eb2fb4b93e21515b10e920e719b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2f2eb2fb4b93e21515b10e920e719b6">&#9670;&#160;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 16, Address offset: 0x140 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01254">1254</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2842aa523df62f3508316eb3b2e08f4e" name="ga2842aa523df62f3508316eb3b2e08f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2842aa523df62f3508316eb3b2e08f4e">&#9670;&#160;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 17, Address offset: 0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01255">1255</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga640ccb2ccfb6316b88c070362dc29339" name="ga640ccb2ccfb6316b88c070362dc29339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640ccb2ccfb6316b88c070362dc29339">&#9670;&#160;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 18, Address offset: 0x148 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01256">1256</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ec1dd54d976989b7c9e59fb14d974fb" name="ga4ec1dd54d976989b7c9e59fb14d974fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec1dd54d976989b7c9e59fb14d974fb">&#9670;&#160;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 19, Address offset: 0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01257">1257</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf85290529fb82acef7c9fcea3718346c" name="gaf85290529fb82acef7c9fcea3718346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85290529fb82acef7c9fcea3718346c">&#9670;&#160;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 1, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01239">1239</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1d6f7434fbcf5a01999d8a034fcff4e9" name="ga1d6f7434fbcf5a01999d8a034fcff4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6f7434fbcf5a01999d8a034fcff4e9">&#9670;&#160;</a></span>BKP20R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP20R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 20, Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01258">1258</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad631ab450114ab05d803ad516265e983" name="gad631ab450114ab05d803ad516265e983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad631ab450114ab05d803ad516265e983">&#9670;&#160;</a></span>BKP21R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP21R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 21, Address offset: 0x154 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01259">1259</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaad2aa3f597d129acdf3feb003ce3f71b" name="gaad2aa3f597d129acdf3feb003ce3f71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2aa3f597d129acdf3feb003ce3f71b">&#9670;&#160;</a></span>BKP22R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP22R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 22, Address offset: 0x158 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01260">1260</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa9a52b4018522596dbe7fbe0c377e052" name="gaa9a52b4018522596dbe7fbe0c377e052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a52b4018522596dbe7fbe0c377e052">&#9670;&#160;</a></span>BKP23R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP23R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 23, Address offset: 0x15C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01261">1261</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6e7cd4ca596e9f5e62fc5016c27b946a" name="ga6e7cd4ca596e9f5e62fc5016c27b946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e7cd4ca596e9f5e62fc5016c27b946a">&#9670;&#160;</a></span>BKP24R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP24R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 24, Address offset: 0x160 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01262">1262</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga886cd2eade6499b8862eb0c5ac8e8af8" name="ga886cd2eade6499b8862eb0c5ac8e8af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga886cd2eade6499b8862eb0c5ac8e8af8">&#9670;&#160;</a></span>BKP25R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP25R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 25, Address offset: 0x164 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01263">1263</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c71682d0e053ba0b5aa49889e25a61d" name="ga4c71682d0e053ba0b5aa49889e25a61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c71682d0e053ba0b5aa49889e25a61d">&#9670;&#160;</a></span>BKP26R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP26R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 26, Address offset: 0x168 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01264">1264</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad2b928fb6f78675d1d1475dfd0c5f957" name="gad2b928fb6f78675d1d1475dfd0c5f957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b928fb6f78675d1d1475dfd0c5f957">&#9670;&#160;</a></span>BKP27R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP27R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 27, Address offset: 0x16C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01265">1265</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafd8a59dbc0af15cc3d2a8ffb378e58d8" name="gafd8a59dbc0af15cc3d2a8ffb378e58d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8a59dbc0af15cc3d2a8ffb378e58d8">&#9670;&#160;</a></span>BKP28R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP28R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 28, Address offset: 0x170 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01266">1266</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6e26e6e054d9cf1a6581db2d801ca2d9" name="ga6e26e6e054d9cf1a6581db2d801ca2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e26e6e054d9cf1a6581db2d801ca2d9">&#9670;&#160;</a></span>BKP29R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP29R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 29, Address offset: 0x174 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01267">1267</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaaa251a80daa57ad0bd7db75cb3b9cdec" name="gaaa251a80daa57ad0bd7db75cb3b9cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa251a80daa57ad0bd7db75cb3b9cdec">&#9670;&#160;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 2, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01240">1240</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga29e63d7b160bb19f7b9525538a1ce9ee" name="ga29e63d7b160bb19f7b9525538a1ce9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e63d7b160bb19f7b9525538a1ce9ee">&#9670;&#160;</a></span>BKP30R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP30R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 30, Address offset: 0x178 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01268">1268</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga86c4d91891e23bbcb73ccc367adf1104" name="ga86c4d91891e23bbcb73ccc367adf1104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c4d91891e23bbcb73ccc367adf1104">&#9670;&#160;</a></span>BKP31R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP31R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 31, Address offset: 0x17C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01269">1269</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0b1eeda834c3cfd4d2c67f242f7b2a1c" name="ga0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1eeda834c3cfd4d2c67f242f7b2a1c">&#9670;&#160;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 3, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01241">1241</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab13e106cc2eca92d1f4022df3bfdbcd7" name="gab13e106cc2eca92d1f4022df3bfdbcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab13e106cc2eca92d1f4022df3bfdbcd7">&#9670;&#160;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 4, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01242">1242</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab6bed862c0d0476ff4f89f7b9bf3e130" name="gab6bed862c0d0476ff4f89f7b9bf3e130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bed862c0d0476ff4f89f7b9bf3e130">&#9670;&#160;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 5, Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01243">1243</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1d854d2d7f0452f4c90035952b92d2ba" name="ga1d854d2d7f0452f4c90035952b92d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d854d2d7f0452f4c90035952b92d2ba">&#9670;&#160;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 6, Address offset: 0x118 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01244">1244</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">&#9670;&#160;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 7, Address offset: 0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01245">1245</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac1085f6aae54b353c30871fe90c59851" name="gac1085f6aae54b353c30871fe90c59851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1085f6aae54b353c30871fe90c59851">&#9670;&#160;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 8, Address offset: 0x120 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01246">1246</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6c33564df6eaf97400e0457dde9b14ef" name="ga6c33564df6eaf97400e0457dde9b14ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c33564df6eaf97400e0457dde9b14ef">&#9670;&#160;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP backup register 9, Address offset: 0x124 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01247">1247</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga092e59d908b2ca112e31047e942340cb" name="ga092e59d908b2ca112e31047e942340cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092e59d908b2ca112e31047e942340cb">&#9670;&#160;</a></span>BRR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO Bit Reset register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00824">824</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga092e59d908b2ca112e31047e942340cb" name="ga092e59d908b2ca112e31047e942340cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092e59d908b2ca112e31047e942340cb">&#9670;&#160;</a></span>BRR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Baud rate register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01280">1280</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac25dd6b9e3d55e17589195b461c5ec80" name="gac25dd6b9e3d55e17589195b461c5ec80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25dd6b9e3d55e17589195b461c5ec80">&#9670;&#160;</a></span>BSRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port bit set/reset register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00821">821</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga80a6708b507f6eecbc10424fdb088b79" name="ga80a6708b507f6eecbc10424fdb088b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a6708b507f6eecbc10424fdb088b79">&#9670;&#160;</a></span>BTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01532">1532</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga20f13b79c0f8670af319af0c5ebd5c91" name="ga20f13b79c0f8670af319af0c5ebd5c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f13b79c0f8670af319af0c5ebd5c91">&#9670;&#160;</a></span>BWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01541">1541</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab52af14ef01c38de4adde4332a217421" name="gab52af14ef01c38de4adde4332a217421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52af14ef01c38de4adde4332a217421">&#9670;&#160;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC calibration factors, Address offset: 0xB4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01619">1619</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ce7c3842792c506635bb87a21588b58" name="ga2ce7c3842792c506635bb87a21588b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce7c3842792c506635bb87a21588b58">&#9670;&#160;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01192">1192</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga841d752b5ed61f7743923a67e622c798" name="ga841d752b5ed61f7743923a67e622c798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga841d752b5ed61f7743923a67e622c798">&#9670;&#160;</a></span>CBR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CBR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x block register 1, Address offset: 0x98 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00497">497</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga45091d7b6c2b327a52d6cc146fda7adc" name="ga45091d7b6c2b327a52d6cc146fda7adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45091d7b6c2b327a52d6cc146fda7adc">&#9670;&#160;</a></span>CBR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CBR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00501">501</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade82175f8de1848c6f0f3c7c588c73ea" name="gade82175f8de1848c6f0f3c7c588c73ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade82175f8de1848c6f0f3c7c588c73ea">&#9670;&#160;</a></span>CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN CC Control register, Address offset: 0x018 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01461">1461</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5b30c7db0f4418362bc847e46678914b" name="ga5b30c7db0f4418362bc847e46678914b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b30c7db0f4418362bc847e46678914b">&#9670;&#160;</a></span>CCCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Compensation Cell Control &amp; Status Register, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01336">1336</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga098110becfef10e1fd1b6a4f874da496" name="ga098110becfef10e1fd1b6a4f874da496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga098110becfef10e1fd1b6a4f874da496">&#9670;&#160;</a></span>CCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00938">938</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafbad54d25d897edfc6424b4aead4c3ea" name="gafbad54d25d897edfc6424b4aead4c3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbad54d25d897edfc6424b4aead4c3ea">&#9670;&#160;</a></span>CCIPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IPs Clocks Configuration Register 1 Address offset: 0xD8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01146">1146</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6491ddb037276e9d38c378a89e33cfe7" name="ga6491ddb037276e9d38c378a89e33cfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6491ddb037276e9d38c378a89e33cfe7">&#9670;&#160;</a></span>CCIPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IPs Clocks Configuration Register 2 Address offset: 0xDC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01147">1147</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafbc9b92b5d33ea3ef47b306c655c82f3" name="gafbc9b92b5d33ea3ef47b306c655c82f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbc9b92b5d33ea3ef47b306c655c82f3">&#9670;&#160;</a></span>CCIPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IPs Clocks Configuration Register 3 Address offset: 0xE0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01148">1148</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae950d983a1211238e36ef352aa7fee16" name="gae950d983a1211238e36ef352aa7fee16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae950d983a1211238e36ef352aa7fee16">&#9670;&#160;</a></span>CCIPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IPs Clocks Configuration Register 4 Address offset: 0xE4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01149">1149</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2603fd79c405569309729c6269a2fef1" name="ga2603fd79c405569309729c6269a2fef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2603fd79c405569309729c6269a2fef1">&#9670;&#160;</a></span>CCIPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCIPR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IPs Clocks Configuration Register 5 Address offset: 0xE8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01150">1150</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadb72f64492a75e780dd2294075c70fed" name="gadb72f64492a75e780dd2294075c70fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb72f64492a75e780dd2294075c70fed">&#9670;&#160;</a></span>CCMR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Capture/Compare mode register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00978">978</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadb72f64492a75e780dd2294075c70fed" name="gadb72f64492a75e780dd2294075c70fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb72f64492a75e780dd2294075c70fed">&#9670;&#160;</a></span>CCMR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00936">936</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga091452256c9a16c33d891f4d32b395bf" name="ga091452256c9a16c33d891f4d32b395bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga091452256c9a16c33d891f4d32b395bf">&#9670;&#160;</a></span>CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00937">937</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaeae3f2752306d96164bb0b895aec60da" name="gaeae3f2752306d96164bb0b895aec60da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae3f2752306d96164bb0b895aec60da">&#9670;&#160;</a></span>CCMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 3, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00950">950</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common configuration register, Address offset: 0x300 + 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01628">1628</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC calibration control register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00352">352</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x control register, Address offset: 0x64 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00493">493</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREFBUF calibration and control register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01575">1575</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1322e27c40bf91d172f9673f205c97" name="ga5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Communication Configuration register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01011">1011</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadab1e24ef769bbcb3e3769feae192ffb" name="gadab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab1e24ef769bbcb3e3769feae192ffb">&#9670;&#160;</a></span>CCR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Capture/Compare register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00972">972</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadab1e24ef769bbcb3e3769feae192ffb" name="gadab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab1e24ef769bbcb3e3769feae192ffb">&#9670;&#160;</a></span>CCR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00943">943</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab90aa584f07eeeac364a67f5e05faa93" name="gab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90aa584f07eeeac364a67f5e05faa93">&#9670;&#160;</a></span>CCR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Capture/Compare register 2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00980">980</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab90aa584f07eeeac364a67f5e05faa93" name="gab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90aa584f07eeeac364a67f5e05faa93">&#9670;&#160;</a></span>CCR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00944">944</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga27a478cc47a3dff478555ccb985b06a2" name="ga27a478cc47a3dff478555ccb985b06a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a478cc47a3dff478555ccb985b06a2">&#9670;&#160;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00945">945</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga85fdb75569bd7ea26fa48544786535be" name="ga85fdb75569bd7ea26fa48544786535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fdb75569bd7ea26fa48544786535be">&#9670;&#160;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga34474d97b298c0bf671b72203ae43713" name="ga34474d97b298c0bf671b72203ae43713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34474d97b298c0bf671b72203ae43713">&#9670;&#160;</a></span>CCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 5, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00948">948</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga522126f56497797646c95acb049bfa9c" name="ga522126f56497797646c95acb049bfa9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga522126f56497797646c95acb049bfa9c">&#9670;&#160;</a></span>CCR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 6, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00949">949</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8c1331c56e874bac8675cc5e8f076fc2" name="ga8c1331c56e874bac8675cc5e8f076fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c1331c56e874bac8675cc5e8f076fc2">&#9670;&#160;</a></span>CCSWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCSWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Compensation Cell for I/Os sw code Register, Address offset: 0x118 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01338">1338</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga36571b920caae35e9790e1b1c68976ab" name="ga36571b920caae35e9790e1b1c68976ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36571b920caae35e9790e1b1c68976ab">&#9670;&#160;</a></span>CCVALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCVALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Compensation Cell Value Register, Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01337">1337</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga71e8f327c2b32c5be85ed81c45cb63a1" name="ga71e8f327c2b32c5be85ed81c45cb63a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e8f327c2b32c5be85ed81c45cb63a1">&#9670;&#160;</a></span>CDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00499">499</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga760f86a1a18dffffda54fc15a977979f" name="ga760f86a1a18dffffda54fc15a977979f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga760f86a1a18dffffda54fc15a977979f">&#9670;&#160;</a></span>CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common group regular data register Address offset: 0x300 + 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01629">1629</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae4645da279d80b4d5926843246884dba" name="gae4645da279d80b4d5926843246884dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4645da279d80b4d5926843246884dba">&#9670;&#160;</a></span>CEVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CEVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Clear Event register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00313">313</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga02100607c2e943f29b0c4f3378a94507" name="ga02100607c2e943f29b0c4f3378a94507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02100607c2e943f29b0c4f3378a94507">&#9670;&#160;</a></span>CFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00491">491</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabecccecd01b0d465123a2dc166db4141" name="gabecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecccecd01b0d465123a2dc166db4141">&#9670;&#160;</a></span>CFG1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Configuration register 1, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01662">1662</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabecccecd01b0d465123a2dc166db4141" name="gabecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecccecd01b0d465123a2dc166db4141">&#9670;&#160;</a></span>CFG1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD configuration register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01397">1397</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga722c7bd03a5d7b185bf43bdb5f846d43" name="ga722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&#160;</a></span>CFG2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Configuration register 2, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01663">1663</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga722c7bd03a5d7b185bf43bdb5f846d43" name="ga722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&#160;</a></span>CFG2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD configuration register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01398">1398</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1e142ae7b19a314af03f0dd7fac909f3" name="ga1e142ae7b19a314af03f0dd7fac909f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e142ae7b19a314af03f0dd7fac909f3">&#9670;&#160;</a></span>CFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD configuration register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01399">1399</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9b62e47ea31f80c567ab3714f96be46f" name="ga9b62e47ea31f80c567ab3714f96be46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b62e47ea31f80c567ab3714f96be46f">&#9670;&#160;</a></span>CFGLOCKR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGLOCKR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPCBBx lock register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00866">866</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01586">1586</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC configuration register, Address offset:0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01520">1520</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRS configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00368">368</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY BLOCK configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01389">1389</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Controller Configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00297">297</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26f1e746ccbf9c9f67e7c60e61085ec1" name="ga26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Configuration register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00970">970</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7a12ab903dcfa91c96beb2e36562eed6" name="ga7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a12ab903dcfa91c96beb2e36562eed6">&#9670;&#160;</a></span>CFGR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS configuration register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01684">1684</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7a12ab903dcfa91c96beb2e36562eed6" name="ga7a12ab903dcfa91c96beb2e36562eed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a12ab903dcfa91c96beb2e36562eed6">&#9670;&#160;</a></span>CFGR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 1 Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01099">1099</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC configuration register 2, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01587">1587</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Configuration register 2, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00976">976</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register 2 Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01100">1100</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad587bd6f59142b90c879b7c8aaf1bb8c" name="gad587bd6f59142b90c879b7c8aaf1bb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad587bd6f59142b90c879b7c8aaf1bb8c">&#9670;&#160;</a></span>CFGR2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Class B Register, Address offset: 0x120 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01340">1340</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac011ddcfe531f8e16787ea851c1f3667" name="gac011ddcfe531f8e16787ea851c1f3667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac011ddcfe531f8e16787ea851c1f3667">&#9670;&#160;</a></span>CFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01705">1705</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6c60bf438a53fb2978602a9a1227af39" name="ga6c60bf438a53fb2978602a9a1227af39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c60bf438a53fb2978602a9a1227af39">&#9670;&#160;</a></span>CHEP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 0 register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01423">1423</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga87f06f3e9e22be67d4cb725a2dfeb6f9" name="ga87f06f3e9e22be67d4cb725a2dfeb6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f06f3e9e22be67d4cb725a2dfeb6f9">&#9670;&#160;</a></span>CHEP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 1 register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01424">1424</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8de48df60bb7782b24964b0cf3cbce1a" name="ga8de48df60bb7782b24964b0cf3cbce1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de48df60bb7782b24964b0cf3cbce1a">&#9670;&#160;</a></span>CHEP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 2 register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01425">1425</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga576f85ff47020dedb50c898f91a17d0a" name="ga576f85ff47020dedb50c898f91a17d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576f85ff47020dedb50c898f91a17d0a">&#9670;&#160;</a></span>CHEP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 3 register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01426">1426</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga15c63574e84e3e231defcb0d72ea4dfb" name="ga15c63574e84e3e231defcb0d72ea4dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c63574e84e3e231defcb0d72ea4dfb">&#9670;&#160;</a></span>CHEP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 4 register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01427">1427</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae4f37c53a29ac63257e303517172eaba" name="gae4f37c53a29ac63257e303517172eaba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f37c53a29ac63257e303517172eaba">&#9670;&#160;</a></span>CHEP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 5 register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01428">1428</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaacd673672766295bc8b44f544ef19443" name="gaacd673672766295bc8b44f544ef19443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd673672766295bc8b44f544ef19443">&#9670;&#160;</a></span>CHEP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 6 register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01429">1429</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga29f6b9b5909341ad1480732972b8f3f1" name="ga29f6b9b5909341ad1480732972b8f3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29f6b9b5909341ad1480732972b8f3f1">&#9670;&#160;</a></span>CHEP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHEP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Channel/Endpoint 7 register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01430">1430</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga543aa341a8ebd0ea0c03b89bf0beceff" name="ga543aa341a8ebd0ea0c03b89bf0beceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543aa341a8ebd0ea0c03b89bf0beceff">&#9670;&#160;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Clear Register Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01114">1114</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabc2bdc9a5ee48c0814fd86cc6808f506" name="gabc2bdc9a5ee48c0814fd86cc6808f506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2bdc9a5ee48c0814fd86cc6808f506">&#9670;&#160;</a></span>CIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Component ID register 0, Address offset: 0xFF0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00436">436</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4be8ec4d2f7049813ba3a4b784ee1f3a" name="ga4be8ec4d2f7049813ba3a4b784ee1f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be8ec4d2f7049813ba3a4b784ee1f3a">&#9670;&#160;</a></span>CIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Component ID register 1, Address offset: 0xFF4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00437">437</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9bb7b0160d06696ae317e678bae0c8ca" name="ga9bb7b0160d06696ae317e678bae0c8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bb7b0160d06696ae317e678bae0c8ca">&#9670;&#160;</a></span>CIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Component ID register 2, Address offset: 0xFF8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00438">438</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadbb91b58b52c1f4638f373efd5bf8aa1" name="gadbb91b58b52c1f4638f373efd5bf8aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb91b58b52c1f4638f373efd5bf8aa1">&#9670;&#160;</a></span>CIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Component ID register 3, Address offset: 0xFFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00439">439</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga197c5ad92b90b5d78ebb04f072983c14" name="ga197c5ad92b90b5d78ebb04f072983c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197c5ad92b90b5d78ebb04f072983c14">&#9670;&#160;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Enable Register Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01112">1112</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf7b2383b3d5fbc21e7356b6cbefc2c0f" name="gaf7b2383b3d5fbc21e7356b6cbefc2c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b2383b3d5fbc21e7356b6cbefc2c0f">&#9670;&#160;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Interrupt Flag Register Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01113">1113</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9671e475d38f40acc390bb04dd4a4296" name="ga9671e475d38f40acc390bb04dd4a4296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9671e475d38f40acc390bb04dd4a4296">&#9670;&#160;</a></span>CKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN clock divider register, Address offset: 0x100 + 0x000 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01504">1504</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga539923e2064868e7e609778474e3dd4b" name="ga539923e2064868e7e609778474e3dd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539923e2064868e7e609778474e3dd4b">&#9670;&#160;</a></span>CLBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00489">489</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa94197378e20fc739d269be49d9c5d40" name="gaa94197378e20fc739d269be49d9c5d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa94197378e20fc739d269be49d9c5d40">&#9670;&#160;</a></span>CLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC clock control register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01353">1353</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga64267592cd4d0ea6184929dcc7e1333d" name="ga64267592cd4d0ea6184929dcc7e1333d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64267592cd4d0ea6184929dcc7e1333d">&#9670;&#160;</a></span>CLLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00503">503</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa46ece753867049c7643819478b8330b" name="gaa46ece753867049c7643819478b8330b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa46ece753867049c7643819478b8330b">&#9670;&#160;</a></span>CLRFR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKA clear flag register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01166">1166</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa46ece753867049c7643819478b8330b" name="gaa46ece753867049c7643819478b8330b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa46ece753867049c7643819478b8330b">&#9670;&#160;</a></span>CLRFR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x clear flag register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01310">1310</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadcf812cbe5147d300507d59d4a55935d" name="gadcf812cbe5147d300507d59d4a55935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcf812cbe5147d300507d59d4a55935d">&#9670;&#160;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC command register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01355">1355</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadc895fa67d9d521a7437f57be5f34ec6" name="gadc895fa67d9d521a7437f57be5f34ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc895fa67d9d521a7437f57be5f34ec6">&#9670;&#160;</a></span>CMDREADDRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDREADDRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Command End Address register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00922">922</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5969a89c760ebe2843483fcfbe5a5cb6" name="ga5969a89c760ebe2843483fcfbe5a5cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5969a89c760ebe2843483fcfbe5a5cb6">&#9670;&#160;</a></span>CMDRSADDRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDRSADDRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Command Start Address register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00921">921</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga14b6dc17474000c306f36ad3410166dd" name="ga14b6dc17474000c306f36ad3410166dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14b6dc17474000c306f36ad3410166dd">&#9670;&#160;</a></span>CNSLCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNSLCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS CPU Non-secure Lock Register, Address offset: 0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01342">1342</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6095a27d764d06750fc0d642e08f8b2a" name="ga6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6095a27d764d06750fc0d642e08f8b2a">&#9670;&#160;</a></span>CNT <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Counter register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00974">974</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6095a27d764d06750fc0d642e08f8b2a" name="ga6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6095a27d764d06750fc0d642e08f8b2a">&#9670;&#160;</a></span>CNT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00939">939</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3f4200e9d3fa7ab33857cb02e2283fe7" name="ga3f4200e9d3fa7ab33857cb02e2283fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4200e9d3fa7ab33857cb02e2283fe7">&#9670;&#160;</a></span>CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01432">1432</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf5f69c7caf292022d559056ab76b8f0d" name="gaf5f69c7caf292022d559056ab76b8f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5f69c7caf292022d559056ab76b8f0d">&#9670;&#160;</a></span>COUNT1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COUNT1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP monotonic counter register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01233">1233</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[1/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01585">1585</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[2/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC control register, Address offset:0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01519">1519</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[3/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00262">262</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[4/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRS ccontrol register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00367">367</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[5/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00338">338</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[6/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00415">415</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[7/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00912">912</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[8/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00447">447</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[9/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY BLOCK control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01388">1388</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[10/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Control register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00804">804</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[11/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPCBBx control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00864">864</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[12/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00834">834</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[13/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00379">379</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[14/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00296">296</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[15/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00894">894</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[16/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Control register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00971">971</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[17/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKA control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01164">1164</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[18/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI control register, Address offset: 0x000 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00465">465</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[19/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control Register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01076">1076</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[20/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01094">1094</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[21/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00402">402</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[22/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01188">1188</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[23/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD control register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01400">1400</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[24/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01704">1704</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab40c89c59391aaa9d9a8ec011dd0907a" name="gab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR <span class="overload">[25/25]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Control register, Address offset: 0x000 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00989">989</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00278">278</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x configuration register 1, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01304">1304</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01660">1660</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01217">1217</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00930">930</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab0ec7102960640751d44e92ddac994f0" name="gab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01277">1277</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00279">279</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x configuration register 2, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01305">1305</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01661">1661</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01218">1218</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00931">931</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafdfa307571967afb1d97943e982b6586" name="gafdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01278">1278</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadd5b8e29a64c55dcd65ca4201118e9d1" name="gadd5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5b8e29a64c55dcd65ca4201118e9d1">&#9670;&#160;</a></span>CR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP control register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01219">1219</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadd5b8e29a64c55dcd65ca4201118e9d1" name="gadd5b8e29a64c55dcd65ca4201118e9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5b8e29a64c55dcd65ca4201118e9d1">&#9670;&#160;</a></span>CR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Control register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01279">1279</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga30b1c8a5b0892cd539161ee644ac6d41" name="ga30b1c8a5b0892cd539161ee644ac6d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30b1c8a5b0892cd539161ee644ac6d41">&#9670;&#160;</a></span>Crc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Crc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC over full Data buffer and previous field in the structure </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02216">2216</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabb025a82fdd7c05cb9dd4a7001b46e0c" name="gabb025a82fdd7c05cb9dd4a7001b46e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb025a82fdd7c05cb9dd4a7001b46e0c">&#9670;&#160;</a></span>CRCAPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCAPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Controller CAPabilities register, Address offset: 0xCC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00328">328</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab31a7d95808ec5d53570eaaffd4f25f7" name="gab31a7d95808ec5d53570eaaffd4f25f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab31a7d95808ec5d53570eaaffd4f25f7">&#9670;&#160;</a></span>CRCPOLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC Polynomial register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01672">1672</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9fd0362bbfc6a3137b441bdc6a39511d" name="ga9fd0362bbfc6a3137b441bdc6a39511d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd0362bbfc6a3137b441bdc6a39511d">&#9670;&#160;</a></span>CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CREL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Core Release register, Address offset: 0x000 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01455">1455</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaeacaf6cc106e7e5796733445b12947a0" name="gaeacaf6cc106e7e5796733445b12947a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeacaf6cc106e7e5796733445b12947a0">&#9670;&#160;</a></span>CRR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE region 0 configuration register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00901">901</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa00a83ce2b32079db19cd16b10738a9e" name="gaa00a83ce2b32079db19cd16b10738a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa00a83ce2b32079db19cd16b10738a9e">&#9670;&#160;</a></span>CRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE region 1 configuration register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00902">902</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabe40051f69f45a5d0784493a1d13386a" name="gabe40051f69f45a5d0784493a1d13386a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe40051f69f45a5d0784493a1d13386a">&#9670;&#160;</a></span>CRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE region 2 configuration register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00903">903</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga62e31b92848317acdea12bca718cb61a" name="ga62e31b92848317acdea12bca718cb61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e31b92848317acdea12bca718cb61a">&#9670;&#160;</a></span>CRR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE region 3 configuration register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00904">904</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7f0ff70edf1518ec0cf18b3868ae8419" name="ga7f0ff70edf1518ec0cf18b3868ae8419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f0ff70edf1518ec0cf18b3868ae8419">&#9670;&#160;</a></span>CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Recovery RC Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01097">1097</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf9ab99d74989193a551ecdde079dc3dd" name="gaf9ab99d74989193a551ecdde079dc3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ab99d74989193a551ecdde079dc3dd">&#9670;&#160;</a></span>CSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x source address register, Address offset: 0x9C + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00498">498</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga509735dee2d83416e04377cc67446fd1" name="ga509735dee2d83416e04377cc67446fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509735dee2d83416e04377cc67446fd1">&#9670;&#160;</a></span>CSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC CSI Clock Calibration Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01098">1098</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacccfa20a08db02e4146d96fcf434f881" name="gacccfa20a08db02e4146d96fcf434f881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccfa20a08db02e4146d96fcf434f881">&#9670;&#160;</a></span>CSLCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSLCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS CPU Secure Lock Register, Address offset: 0x148 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01343">1343</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC common status register, Address offset: 0x300 + 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01626">1626</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CORDIC control and status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01637">1637</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x flag status register, Address offset: 0x60 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00492">492</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacb521a6641fbbbccfcd6c3906382326c" name="gacb521a6641fbbbccfcd6c3906382326c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb521a6641fbbbccfcd6c3906382326c">&#9670;&#160;</a></span>CSR <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR[103]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH context swap registers, Address offset: 0x0F8-0x290 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00386">386</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga876dd0a8546697065f406b7543e27af2" name="ga876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREFBUF control and status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01574">1574</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gada8969be36eab0c9fe3924bace354fb8" name="gada8969be36eab0c9fe3924bace354fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada8969be36eab0c9fe3924bace354fb8">&#9670;&#160;</a></span>CTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00495">495</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa9dfe7d89068455bb198d2da39f6cc1f" name="gaa9dfe7d89068455bb198d2da39f6cc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9dfe7d89068455bb198d2da39f6cc1f">&#9670;&#160;</a></span>CTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00496">496</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab1e7feb5c6da614440b430cf5900cb51" name="gab1e7feb5c6da614440b430cf5900cb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e7feb5c6da614440b430cf5900cb51">&#9670;&#160;</a></span>CTR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80) </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00500">500</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa3ccc5d081bbee3c61ae9aa5e0c83af9" name="gaa3ccc5d081bbee3c61ae9aa5e0c83af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3ccc5d081bbee3c61ae9aa5e0c83af9">&#9670;&#160;</a></span>CWSIZER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSIZER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI crop window size, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00456">456</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga919b70dd8762e44263a02dfbafc7b8ce" name="ga919b70dd8762e44263a02dfbafc7b8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919b70dd8762e44263a02dfbafc7b8ce">&#9670;&#160;</a></span>CWSTRTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSTRTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI crop window start, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00455">455</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga706b944a77eb19423f60d87e3f7facbf" name="ga706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga706b944a77eb19423f60d87e3f7facbf">&#9670;&#160;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device address register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01435">1435</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga924f02852af607ea12d44366c449e5eb" name="ga924f02852af607ea12d44366c449e5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924f02852af607ea12d44366c449e5eb">&#9670;&#160;</a></span>DataProvisioning</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga7ff388f4340711ca0a9bfb5e82f98398">RSSLIB_NSC_DataProvisioning_TypeDef</a> DataProvisioning</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02244">2244</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga11ad227c819d2c1f9609cc00db7f745c" name="ga11ad227c819d2c1f9609cc00db7f745c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11ad227c819d2c1f9609cc00db7f745c">&#9670;&#160;</a></span>DBG_AUTH_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBG_AUTH_ACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug DBG_AUTH_ACK register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00426">426</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadf88d51d1fce8331abded4f3059c448b" name="gadf88d51d1fce8331abded4f3059c448b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf88d51d1fce8331abded4f3059c448b">&#9670;&#160;</a></span>DBG_AUTH_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBG_AUTH_DEV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug DBG_AUTH_DEV register, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00425">425</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1535b497ca99be6e7bb7202de240a5bf" name="ga1535b497ca99be6e7bb7202de240a5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1535b497ca99be6e7bb7202de240a5bf">&#9670;&#160;</a></span>DBG_AUTH_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBG_AUTH_HOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug DBG_AUTH_HOST register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00424">424</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacbf4895e67eabb1da3da669c53f72eab" name="gacbf4895e67eabb1da3da669c53f72eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbf4895e67eabb1da3da669c53f72eab">&#9670;&#160;</a></span>DBGCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Debug Control Register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01323">1323</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga689cb79d80726348b9f38f5d334929b1" name="ga689cb79d80726348b9f38f5d334929b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689cb79d80726348b9f38f5d334929b1">&#9670;&#160;</a></span>DBGLOCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBGLOCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Debug Lock Register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01324">1324</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6293d7d42b502fab744abeebd7fe97e4" name="ga6293d7d42b502fab744abeebd7fe97e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6293d7d42b502fab744abeebd7fe97e4">&#9670;&#160;</a></span>DBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBP control register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01054">1054</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga54412819ff4fa0f86fe0d5d16980abba" name="ga54412819ff4fa0f86fe0d5d16980abba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54412819ff4fa0f86fe0d5d16980abba">&#9670;&#160;</a></span>DBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Data Bit Timing &amp; Prescaler register, Address offset: 0x00C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01458">1458</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4273e2b5aeb7bdf1006909b1a2b59bc8" name="ga4273e2b5aeb7bdf1006909b1a2b59bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4273e2b5aeb7bdf1006909b1a2b59bc8">&#9670;&#160;</a></span>DCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01364">1364</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6225cb8f4938f98204d11afaffd41c9" name="gaf6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6225cb8f4938f98204d11afaffd41c9">&#9670;&#160;</a></span>DCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Device Characteristics register, Address offset: 0xC4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00326">326</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6225cb8f4938f98204d11afaffd41c9" name="gaf6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6225cb8f4938f98204d11afaffd41c9">&#9670;&#160;</a></span>DCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x3DC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00958">958</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga97a84a6f58dd4d48457b084764a19eef" name="ga97a84a6f58dd4d48457b084764a19eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a84a6f58dd4d48457b084764a19eef">&#9670;&#160;</a></span>DCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Device Configuration register 1, Address offset: 0x008 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00991">991</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaede4c7a1a30cb1aad3e66a4551c5ce76" name="gaede4c7a1a30cb1aad3e66a4551c5ce76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede4c7a1a30cb1aad3e66a4551c5ce76">&#9670;&#160;</a></span>DCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Device Configuration register 2, Address offset: 0x00C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00992">992</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9baefbd2ef6639508c5c88de65452f76" name="ga9baefbd2ef6639508c5c88de65452f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9baefbd2ef6639508c5c88de65452f76">&#9670;&#160;</a></span>DCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Device Configuration register 3, Address offset: 0x010 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00993">993</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac57f62fbcd9431c2f6ae9314a5276b18" name="gac57f62fbcd9431c2f6ae9314a5276b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57f62fbcd9431c2f6ae9314a5276b18">&#9670;&#160;</a></span>DCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Device Configuration register 4, Address offset: 0x014 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00994">994</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga96a3d1a050982fccc23c2e6dbe0de068" name="ga96a3d1a050982fccc23c2e6dbe0de068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a3d1a050982fccc23c2e6dbe0de068">&#9670;&#160;</a></span>DCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01363">1363</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b2f2d5f72d1f3940715f4836790274f" name="ga7b2f2d5f72d1f3940715f4836790274f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2f2d5f72d1f3940715f4836790274f">&#9670;&#160;</a></span>DEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC Double Error Address Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01080">1080</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7877bd52406b5711ea7be08386db20e6" name="ga7877bd52406b5711ea7be08386db20e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7877bd52406b5711ea7be08386db20e6">&#9670;&#160;</a></span>DEVR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEVR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C own Target characteristics register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00315">315</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga95e479b4a57e557d0ccad3578c5cf9a5" name="ga95e479b4a57e557d0ccad3578c5cf9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e479b4a57e557d0ccad3578c5cf9a5">&#9670;&#160;</a></span>DEVRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEVRX[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Target x (1&lt;=x&lt;=4) register, Address offset: 0x64-0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00316">316</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae9028b8bcb5118b7073165fb50fcd559" name="gae9028b8bcb5118b7073165fb50fcd559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9028b8bcb5118b7073165fb50fcd559">&#9670;&#160;</a></span>DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00341">341</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2e45f9c9d67e384187b25334ba0a3e3d" name="ga2e45f9c9d67e384187b25334ba0a3e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e45f9c9d67e384187b25334ba0a3e3d">&#9670;&#160;</a></span>DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00344">344</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacc269320aff0a6482730224a4b641a59" name="gacc269320aff0a6482730224a4b641a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc269320aff0a6482730224a4b641a59">&#9670;&#160;</a></span>DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00347">347</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac2bb55b037b800a25852736afdd7a258" name="gac2bb55b037b800a25852736afdd7a258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2bb55b037b800a25852736afdd7a258">&#9670;&#160;</a></span>DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00340">340</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga804c7e15dbb587c7ea25511f6a7809f7" name="ga804c7e15dbb587c7ea25511f6a7809f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga804c7e15dbb587c7ea25511f6a7809f7">&#9670;&#160;</a></span>DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00343">343</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1590b77e57f17e75193da259da72095e" name="ga1590b77e57f17e75193da259da72095e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1590b77e57f17e75193da259da72095e">&#9670;&#160;</a></span>DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00346">346</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad0a200e12acad17a5c7d2059159ea7e1" name="gad0a200e12acad17a5c7d2059159ea7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a200e12acad17a5c7d2059159ea7e1">&#9670;&#160;</a></span>DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00342">342</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c435f0e34ace4421241cd5c3ae87fc2" name="ga4c435f0e34ace4421241cd5c3ae87fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c435f0e34ace4421241cd5c3ae87fc2">&#9670;&#160;</a></span>DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00345">345</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9590269cba8412f1be96b0ddb846ef44" name="ga9590269cba8412f1be96b0ddb846ef44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9590269cba8412f1be96b0ddb846ef44">&#9670;&#160;</a></span>DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00348">348</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga07fccbd85b91e6dca03ce333c1457fcb" name="ga07fccbd85b91e6dca03ce333c1457fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07fccbd85b91e6dca03ce333c1457fcb">&#9670;&#160;</a></span>DIER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Interrupt Enable register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00969">969</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga07fccbd85b91e6dca03ce333c1457fcb" name="ga07fccbd85b91e6dca03ce333c1457fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07fccbd85b91e6dca03ce333c1457fcb">&#9670;&#160;</a></span>DIER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00933">933</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae818864200b315ff24e20004da2e649b" name="gae818864200b315ff24e20004da2e649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae818864200b315ff24e20004da2e649b">&#9670;&#160;</a></span>DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC differential mode selection register, Address offset: 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01618">1618</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga445dd5529e7dc6a4fa2fec4f78da2692" name="ga445dd5529e7dc6a4fa2fec4f78da2692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga445dd5529e7dc6a4fa2fec4f78da2692">&#9670;&#160;</a></span>DIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH data input register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00380">380</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga612edc78d2fa6288392f8ea32c36f7fb" name="ga612edc78d2fa6288392f8ea32c36f7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga612edc78d2fa6288392f8ea32c36f7fb">&#9670;&#160;</a></span>DLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data length register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01362">1362</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga651b3980342dcf21d301d29621dcf4f6" name="ga651b3980342dcf21d301d29621dcf4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651b3980342dcf21d301d29621dcf4f6">&#9670;&#160;</a></span>DLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Data Length register, Address offset: 0x040 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00999">999</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae8c6c35ba7ebc820d8bcd9c03e6e1643" name="gae8c6c35ba7ebc820d8bcd9c03e6e1643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c6c35ba7ebc820d8bcd9c03e6e1643">&#9670;&#160;</a></span>DMACCARBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCARBR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00674">674</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ea2c34ba7b553fb270126772771f8f9" name="ga4ea2c34ba7b553fb270126772771f8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea2c34ba7b553fb270126772771f8f9">&#9670;&#160;</a></span>DMACCARDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCARDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00670">670</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade1bedd6cebe831f06de723ac5f0b427" name="gade1bedd6cebe831f06de723ac5f0b427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade1bedd6cebe831f06de723ac5f0b427">&#9670;&#160;</a></span>DMACCATBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCATBR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00672">672</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaac69fdb820a3a0e8bfd9abf0a96766a6" name="gaac69fdb820a3a0e8bfd9abf0a96766a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac69fdb820a3a0e8bfd9abf0a96766a6">&#9670;&#160;</a></span>DMACCATDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCATDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00668">668</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga662fae832d565ed27cd7e1cf2d3faa9a" name="ga662fae832d565ed27cd7e1cf2d3faa9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga662fae832d565ed27cd7e1cf2d3faa9a">&#9670;&#160;</a></span>DMACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00652">652</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7430d0e12639745e424498a6909a1ba5" name="ga7430d0e12639745e424498a6909a1ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7430d0e12639745e424498a6909a1ba5">&#9670;&#160;</a></span>DMACIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00664">664</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad69f5c3daa0bb899ffce8502abcc1d51" name="gad69f5c3daa0bb899ffce8502abcc1d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad69f5c3daa0bb899ffce8502abcc1d51">&#9670;&#160;</a></span>DMACMFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACMFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00677">677</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae2a76de63619cef9905df4ec01191c05" name="gae2a76de63619cef9905df4ec01191c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a76de63619cef9905df4ec01191c05">&#9670;&#160;</a></span>DMACRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00654">654</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga196c506b74b1f7d5eff36e3f661e51be" name="ga196c506b74b1f7d5eff36e3f661e51be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga196c506b74b1f7d5eff36e3f661e51be">&#9670;&#160;</a></span>DMACRDLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACRDLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00658">658</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga961ead1daeffccf493dd29093a7550d1" name="ga961ead1daeffccf493dd29093a7550d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961ead1daeffccf493dd29093a7550d1">&#9670;&#160;</a></span>DMACRDRLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACRDRLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00663">663</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6e834e0b93586e09c9fc3b4f19516861" name="ga6e834e0b93586e09c9fc3b4f19516861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e834e0b93586e09c9fc3b4f19516861">&#9670;&#160;</a></span>DMACRDTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACRDTPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00661">661</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf4b5b554a0a4e80e04e41957105260e8" name="gaf4b5b554a0a4e80e04e41957105260e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b5b554a0a4e80e04e41957105260e8">&#9670;&#160;</a></span>DMACRIWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACRIWTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00665">665</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga838d6e866210f075a0268285f01f7678" name="ga838d6e866210f075a0268285f01f7678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838d6e866210f075a0268285f01f7678">&#9670;&#160;</a></span>DMACSFCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSFCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00666">666</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga478136487d4dab303cdb3e458838f618" name="ga478136487d4dab303cdb3e458838f618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478136487d4dab303cdb3e458838f618">&#9670;&#160;</a></span>DMACSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00675">675</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3916e72e8d216796e550ddb1877f353c" name="ga3916e72e8d216796e550ddb1877f353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3916e72e8d216796e550ddb1877f353c">&#9670;&#160;</a></span>DMACTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00653">653</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga12f7c90efa880a1a64280c07ac95311d" name="ga12f7c90efa880a1a64280c07ac95311d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f7c90efa880a1a64280c07ac95311d">&#9670;&#160;</a></span>DMACTDLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACTDLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00656">656</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga33c9f1f9607e6bf0ce7de768acfcf530" name="ga33c9f1f9607e6bf0ce7de768acfcf530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33c9f1f9607e6bf0ce7de768acfcf530">&#9670;&#160;</a></span>DMACTDRLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACTDRLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00662">662</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga04bfa073e780ad6c8da7ae4d63266cac" name="ga04bfa073e780ad6c8da7ae4d63266cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bfa073e780ad6c8da7ae4d63266cac">&#9670;&#160;</a></span>DMACTDTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACTDTPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00659">659</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad0d70fe1a5a27e772f323170c2e72f1e" name="gad0d70fe1a5a27e772f323170c2e72f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0d70fe1a5a27e772f323170c2e72f1e">&#9670;&#160;</a></span>DMADSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMADSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00650">650</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad6cc89c85c8bad274a10a3796fffec63" name="gad6cc89c85c8bad274a10a3796fffec63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6cc89c85c8bad274a10a3796fffec63">&#9670;&#160;</a></span>DMAISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00649">649</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0b4a3873716e8c810534ed504a54ee43" name="ga0b4a3873716e8c810534ed504a54ee43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4a3873716e8c810534ed504a54ee43">&#9670;&#160;</a></span>DMAMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00647">647</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab9087f2f31dd5edf59de6a59ae4e67ae" name="gab9087f2f31dd5edf59de6a59ae4e67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9087f2f31dd5edf59de6a59ae4e67ae">&#9670;&#160;</a></span>DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x3E0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00959">959</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8e8c455448f3325b8ff6632463281a1b" name="ga8e8c455448f3325b8ff6632463281a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8c455448f3325b8ff6632463281a1b">&#9670;&#160;</a></span>DMASBMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMASBMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00648">648</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga504a5be4a94e37b68a06a6c051387b68" name="ga504a5be4a94e37b68a06a6c051387b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga504a5be4a94e37b68a06a6c051387b68">&#9670;&#160;</a></span>DoEncryption</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DoEncryption</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Notifies RSSLIB_DataProvisioning to encrypt or not Data </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02215">2215</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa710505be03a41981c35bacc7ce20746" name="gaa710505be03a41981c35bacc7ce20746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa710505be03a41981c35bacc7ce20746">&#9670;&#160;</a></span>DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel1 data output register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00349">349</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaba9fb810b0cf6cbc1280c5c63be2418b" name="gaba9fb810b0cf6cbc1280c5c63be2418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9fb810b0cf6cbc1280c5c63be2418b">&#9670;&#160;</a></span>DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC channel2 data output register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00350">350</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular data register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01599">1599</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Data register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00260">260</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI data register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00457">457</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS data register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01691">1691</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI data register, Address offset: 0x028 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00472">472</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG data register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00404">404</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01183">1183</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x data register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01311">1311</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3df0d8dfcd1ec958659ffe21eb64fa94" name="ga3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Data register, Address offset: 0x050 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01003">1003</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1dd219eaeee8d9def822da843028bd02" name="ga1dd219eaeee8d9def822da843028bd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dd219eaeee8d9def822da843028bd02">&#9670;&#160;</a></span>DTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data timer register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01361">1361</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac92e1ab4dfee01a9f734236fb1eee249" name="gac92e1ab4dfee01a9f734236fb1eee249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac92e1ab4dfee01a9f734236fb1eee249">&#9670;&#160;</a></span>DTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM deadtime register 2, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00951">951</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga21505c4d5a299d2ff385e59195c5c031" name="ga21505c4d5a299d2ff385e59195c5c031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21505c4d5a299d2ff385e59195c5c031">&#9670;&#160;</a></span>ECCCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCCORR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH ECC correction register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00771">771</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae4ceafc1f61f148d4a870cf9a2b3773b" name="gae4ceafc1f61f148d4a870cf9a2b3773b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ceafc1f61f148d4a870cf9a2b3773b">&#9670;&#160;</a></span>ECCDETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCDETR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH ECC detection register, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00772">772</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaebd8df87068e7f79b540a29cac8a7e69" name="gaebd8df87068e7f79b540a29cac8a7e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd8df87068e7f79b540a29cac8a7e69">&#9670;&#160;</a></span>ECCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH ECC data register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00773">773</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga654e92ede97be4666d048620cc7f846c" name="ga654e92ede97be4666d048620cc7f846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga654e92ede97be4666d048620cc7f846c">&#9670;&#160;</a></span>ECCKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM ECC Key Register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01085">1085</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga898352f297e926a13e920edbf4ea95ae" name="ga898352f297e926a13e920edbf4ea95ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898352f297e926a13e920edbf4ea95ae">&#9670;&#160;</a></span>ECCNMIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCNMIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS FLITF ECC NMI MASK Register, Address offset: 0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01344">1344</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabe203f827d2e33c7f162e4170b6dfdb3" name="gabe203f827d2e33c7f162e4170b6dfdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe203f827d2e33c7f162e4170b6dfdb3">&#9670;&#160;</a></span>ECCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash ECC result registers, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01554">1554</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1c146954c72b1cc2c05a85dd55ae5c9b" name="ga1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&#160;</a></span>ECR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Error Counter register, Address offset: 0x040 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01468">1468</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1c146954c72b1cc2c05a85dd55ae5c9b" name="ga1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&#160;</a></span>ECR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM encoder control register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00952">952</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26131034e9363a4873370519673fde8a" name="ga26131034e9363a4873370519673fde8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26131034e9363a4873370519673fde8a">&#9670;&#160;</a></span>EDATA1R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EDATA1R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH data sectors configuration current register for bank1, Address offset: 0xF0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00767">767</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga516d3a850febb44cd3330b2e33c6d9ca" name="ga516d3a850febb44cd3330b2e33c6d9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga516d3a850febb44cd3330b2e33c6d9ca">&#9670;&#160;</a></span>EDATA1R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EDATA1R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH data sectors configuration to program register for bank1, Address offset: 0xF4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00768">768</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8eccf78fd1f11cf3c76c49db32bd481f" name="ga8eccf78fd1f11cf3c76c49db32bd481f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eccf78fd1f11cf3c76c49db32bd481f">&#9670;&#160;</a></span>EDATA2R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EDATA2R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH data sectors configuration current register for bank2, Address offset: 0x1F0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00789">789</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaee01bc182f9bf9ab7da88fda205ca5a1" name="gaee01bc182f9bf9ab7da88fda205ca5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee01bc182f9bf9ab7da88fda205ca5a1">&#9670;&#160;</a></span>EDATA2R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EDATA2R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH data sectors configuration to program register for bank2, Address offset: 0x1F4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00790">790</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga196ebdaac12b21e90320c6175da78ef6" name="ga196ebdaac12b21e90320c6175da78ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga196ebdaac12b21e90320c6175da78ef6">&#9670;&#160;</a></span>EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00935">935</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga35cb1cf342522c35163ca68d129225bb" name="ga35cb1cf342522c35163ca68d129225bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cb1cf342522c35163ca68d129225bb">&#9670;&#160;</a></span>EMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event Mask Register 1, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00705">705</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga230867a7be42661d545fcb8c6667490d" name="ga230867a7be42661d545fcb8c6667490d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230867a7be42661d545fcb8c6667490d">&#9670;&#160;</a></span>EMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Event Mask Register 2, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00708">708</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab81d2b1ba9cc468bc74a9921d1180296" name="gab81d2b1ba9cc468bc74a9921d1180296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab81d2b1ba9cc468bc74a9921d1180296">&#9670;&#160;</a></span>ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Endian register, Address offset: 0x004 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01456">1456</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1f78d9cbe494684e8e217d0e9e7e4e" name="ga5e1f78d9cbe494684e8e217d0e9e7e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1f78d9cbe494684e8e217d0e9e7e4e">&#9670;&#160;</a></span>EPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EPIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Extended Provisioned ID register, Address offset: 0xD4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00330">330</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga71f248eff879b8952f0334cd1096bdf9" name="ga71f248eff879b8952f0334cd1096bdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f248eff879b8952f0334cd1096bdf9">&#9670;&#160;</a></span>EPOCHSELCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EPOCHSELCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EPOCH Selection Register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01328">1328</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9755d069fd3db53c7106ada9d306a8e2" name="ga9755d069fd3db53c7106ada9d306a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9755d069fd3db53c7106ada9d306a8e2">&#9670;&#160;</a></span>ERCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP erase configuration register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01236">1236</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7408a23fa9702a0dc5bad577be5dd0b5" name="ga7408a23fa9702a0dc5bad577be5dd0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7408a23fa9702a0dc5bad577be5dd0b5">&#9670;&#160;</a></span>ERKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Erase Key Register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01086">1086</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9cc4ec74be864c929261e0810f2fd7f0" name="ga9cc4ec74be864c929261e0810f2fd7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc4ec74be864c929261e0810f2fd7f0">&#9670;&#160;</a></span>ESCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI embedded synchronization code register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00453">453</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf751d49ef824c1636c78822ecae066f4" name="gaf751d49ef824c1636c78822ecae066f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf751d49ef824c1636c78822ecae066f4">&#9670;&#160;</a></span>ESUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI embedded synchronization unmask register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00454">454</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7642c419e7ec7eb43d4fc73b46fcabf4" name="ga7642c419e7ec7eb43d4fc73b46fcabf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7642c419e7ec7eb43d4fc73b46fcabf4">&#9670;&#160;</a></span>EVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Event register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00311">311</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa893f8853d470724509c1ac963434ffc" name="gaa893f8853d470724509c1ac963434ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa893f8853d470724509c1ac963434ffc">&#9670;&#160;</a></span>EWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Early Wakeup register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01652">1652</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga52f7bf8003ba69d66a4e86dea6eeab65" name="ga52f7bf8003ba69d66a4e86dea6eeab65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f7bf8003ba69d66a4e86dea6eeab65">&#9670;&#160;</a></span>EXTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXIT External Interrupt Configuration Register, 0x60 &ndash; 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00701">701</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5d5cc7f32884945503dd29f8f6cbb415" name="ga5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5cc7f32884945503dd29f8f6cbb415">&#9670;&#160;</a></span>FCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Flag clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00915">915</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5d5cc7f32884945503dd29f8f6cbb415" name="ga5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5cc7f32884945503dd29f8f6cbb415">&#9670;&#160;</a></span>FCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE Flag clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00897">897</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5d5cc7f32884945503dd29f8f6cbb415" name="ga5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5cc7f32884945503dd29f8f6cbb415">&#9670;&#160;</a></span>FCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Flag Clear register, Address offset: 0x024 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00997">997</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf88d86a5a6f54ee832ccd2cc7da04bc2" name="gaf88d86a5a6f54ee832ccd2cc7da04bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88d86a5a6f54ee832ccd2cc7da04bc2">&#9670;&#160;</a></span>FCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC flag clear register 1, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00883">883</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaccac8f8f193313e9ba6a4d0a961029d1" name="gaccac8f8f193313e9ba6a4d0a961029d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccac8f8f193313e9ba6a4d0a961029d1">&#9670;&#160;</a></span>FCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC flag clear register 2, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00884">884</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44a7045a58de7a1c80b2711288d5da00" name="ga44a7045a58de7a1c80b2711288d5da00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a7045a58de7a1c80b2711288d5da00">&#9670;&#160;</a></span>FCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC flag clear register 3, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00885">885</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga761bb2ee292d5e5b91f61d98f27a5f2c" name="ga761bb2ee292d5e5b91f61d98f27a5f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga761bb2ee292d5e5b91f61d98f27a5f2c">&#9670;&#160;</a></span>FCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC flag clear register 3, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00886">886</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga68bef1da5fd164cf0f884b4209670dc8" name="ga68bef1da5fd164cf0f884b4209670dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68bef1da5fd164cf0f884b4209670dc8">&#9670;&#160;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data FIFO register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01377">1377</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b9a396bf60fe92f8ea0713862d9679e" name="ga7b9a396bf60fe92f8ea0713862d9679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b9a396bf60fe92f8ea0713862d9679e">&#9670;&#160;</a></span>FLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP filter control register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01220">1220</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga341be6b8a1f3953638cd5e20c97f96be" name="ga341be6b8a1f3953638cd5e20c97f96be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga341be6b8a1f3953638cd5e20c97f96be">&#9670;&#160;</a></span>FNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame number register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01434">1434</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4a8f8dd71bbf5746ce38d7c02e3dd974" name="ga4a8f8dd71bbf5746ce38d7c02e3dd974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8f8dd71bbf5746ce38d7c02e3dd974">&#9670;&#160;</a></span>FPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling Pending Register 1, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00689">689</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae3394554fc7e3dacc2762a55429120ce" name="gae3394554fc7e3dacc2762a55429120ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3394554fc7e3dacc2762a55429120ce">&#9670;&#160;</a></span>FPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling Pending Register 2, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00697">697</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1898480f3c5c7e31c7007c9ebba21e9b" name="ga1898480f3c5c7e31c7007c9ebba21e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1898480f3c5c7e31c7007c9ebba21e9b">&#9670;&#160;</a></span>FPUIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPUIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS FPU Interrupt Mask Register, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01333">1333</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae307d5a553582e6c9717f50037245710" name="gae307d5a553582e6c9717f50037245710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae307d5a553582e6c9717f50037245710">&#9670;&#160;</a></span>FRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x frame configuration register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01306">1306</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf19a6271cc16f9052ca5b8933fdedec2" name="gaf19a6271cc16f9052ca5b8933fdedec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf19a6271cc16f9052ca5b8933fdedec2">&#9670;&#160;</a></span>FTSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling Trigger Selection Register 1, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00686">686</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5f69f8f69bc737360b01b0e066643592" name="ga5f69f8f69bc737360b01b0e066643592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f69f8f69bc737360b01b0e066643592">&#9670;&#160;</a></span>FTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Falling Trigger Selection Register 2, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00694">694</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaae092d9d07574afe1fbc79c8bf7f7c19" name="gaae092d9d07574afe1fbc79c8bf7f7c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae092d9d07574afe1fbc79c8bf7f7c19">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI global configuration register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01296">1296</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafb79976eb85fc20b972bb37020aac9a6" name="gafb79976eb85fc20b972bb37020aac9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb79976eb85fc20b972bb37020aac9a6">&#9670;&#160;</a></span>GETCAPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GETCAPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C GET CAPabilities register, Address offset: 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00327">327</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga04442da66b2182f0e346d543497f7305" name="ga04442da66b2182f0e346d543497f7305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04442da66b2182f0e346d543497f7305">&#9670;&#160;</a></span>GETMXDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GETMXDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C GET Max Data Speed register, Address offset: 0xD0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00329">329</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5dd0cb6c861eaf26470f56f451c1edbf" name="ga5dd0cb6c861eaf26470f56f451c1edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dd0cb6c861eaf26470f56f451c1edbf">&#9670;&#160;</a></span>GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Guard time and prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01281">1281</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga67a10d2e0ea3919ffb9d7dcd973c179c" name="ga67a10d2e0ea3919ffb9d7dcd973c179c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a10d2e0ea3919ffb9d7dcd973c179c">&#9670;&#160;</a></span>HDP1R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDP1R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH HDP configuration current register for bank1, Address offset: 0xF8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00769">769</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab5374aff80f59e94855395846e97d33e" name="gab5374aff80f59e94855395846e97d33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5374aff80f59e94855395846e97d33e">&#9670;&#160;</a></span>HDP1R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDP1R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH HDP configuration to program register for bank1, Address offset: 0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00770">770</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28043a1a2f97aafb182a1de8cd86f132" name="ga28043a1a2f97aafb182a1de8cd86f132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28043a1a2f97aafb182a1de8cd86f132">&#9670;&#160;</a></span>HDP2R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDP2R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH HDP configuration current register for bank2, Address offset: 0x1F8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00791">791</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad9531e08307d6b806006642834d96feb" name="gad9531e08307d6b806006642834d96feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9531e08307d6b806006642834d96feb">&#9670;&#160;</a></span>HDP2R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDP2R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH HDP configuration to program register for bank2, Address offset: 0x1FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00792">792</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9c6975db95cbcb5d680cc048dcc83617" name="ga9c6975db95cbcb5d680cc048dcc83617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c6975db95cbcb5d680cc048dcc83617">&#9670;&#160;</a></span>HDPEXTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDPEXTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH HDP extension register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00734">734</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaaded1fce571b26649e5e5b9522268a6f" name="gaaded1fce571b26649e5e5b9522268a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaded1fce571b26649e5e5b9522268a6f">&#9670;&#160;</a></span>HDPLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDPLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS HDPL Control Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01319">1319</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae9d163008239dea1c6957c7a9efc55ef" name="gae9d163008239dea1c6957c7a9efc55ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d163008239dea1c6957c7a9efc55ef">&#9670;&#160;</a></span>HDPLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HDPLSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS HDPL Status Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01320">1320</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae1a00cfb589dc83e0dc8ba2bd9c6d335" name="gae1a00cfb589dc83e0dc8ba2bd9c6d335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a00cfb589dc83e0dc8ba2bd9c6d335">&#9670;&#160;</a></span>HLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Hyperbus Latency Configuration register, Address offset: 0x200 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01037">1037</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga08f69ed49ebf451e55748c601a126443" name="ga08f69ed49ebf451e55748c601a126443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f69ed49ebf451e55748c601a126443">&#9670;&#160;</a></span>HMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE hit monitor register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00898">898</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7855cdf00d457c3ce75c622d41a1af61" name="ga7855cdf00d457c3ce75c622d41a1af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7855cdf00d457c3ce75c622d41a1af61">&#9670;&#160;</a></span>HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN High Priority Message Status register, Address offset: 0x088 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01479">1479</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga56f057a89e692f5ef831d8788df55114" name="ga56f057a89e692f5ef831d8788df55114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f057a89e692f5ef831d8788df55114">&#9670;&#160;</a></span>HR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH digest registers, Address offset: 0x310-0x34C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00394">394</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga02cdb629fbb2bfa63db818ac846847a1" name="ga02cdb629fbb2bfa63db818ac846847a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02cdb629fbb2bfa63db818ac846847a1">&#9670;&#160;</a></span>HR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH digest registers, Address offset: 0x0C-0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00382">382</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2259ddeb7fd501b050a1e5aa3eca21a1" name="ga2259ddeb7fd501b050a1e5aa3eca21a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2259ddeb7fd501b050a1e5aa3eca21a1">&#9670;&#160;</a></span>HSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC HSI Clock Calibration Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01096">1096</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab6162f6e853e261b5880b39b6d09fdc9" name="gab6162f6e853e261b5880b39b6d09fdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6162f6e853e261b5880b39b6d09fdc9">&#9670;&#160;</a></span>HSLVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HSLVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO high-speed low voltage register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00825">825</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga845a96f74eb9e952921091c4c621242e" name="ga845a96f74eb9e952921091c4c621242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga845a96f74eb9e952921091c4c621242e">&#9670;&#160;</a></span>HTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG health test configuration register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00406">406</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab9807f3ed54e52001bcf6e3e063f937d" name="gab9807f3ed54e52001bcf6e3e063f937d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9807f3ed54e52001bcf6e3e063f937d">&#9670;&#160;</a></span>HWCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HWCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN hardware configuration register, Address offset: 0x100 + 0x2F0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01508">1508</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadcbe8b1d96d0177374ee19ee2e7cd2be" name="gadcbe8b1d96d0177374ee19ee2e7cd2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcbe8b1d96d0177374ee19ee2e7cd2be">&#9670;&#160;</a></span>HWCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HWCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC IP HWCFGR register, Address offset: 0x3F0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00267">267</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa0c41c8883cb0812d6aaf956c393584b" name="gaa0c41c8883cb0812d6aaf956c393584b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c41c8883cb0812d6aaf956c393584b">&#9670;&#160;</a></span>I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Configuration register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01676">1676</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0192ed2c050b276be3183015e307867b" name="ga0192ed2c050b276be3183015e307867b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0192ed2c050b276be3183015e307867b">&#9670;&#160;</a></span>IBIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IBIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C IBI payload Data register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00303">303</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9d9faa68ee56839f229bc58add1e18c7" name="ga9d9faa68ee56839f229bc58add1e18c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9faa68ee56839f229bc58add1e18c7">&#9670;&#160;</a></span>ICIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS Clear Interrupt flag register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01694">1694</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRS interrupt flag clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00370">370</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI interrupt clear register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00452">452</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt clear register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00285">285</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Interrupt Clear register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00968">968</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI interrupt clear register, Address offset: 0x014 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00470">470</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Clear Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01081">1081</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC interrupt clear register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01366">1366</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD interrupt flag clear register Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01403">1403</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a8c8230846fd8ff154b9fde8dfa0399" name="ga0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt flag Clear register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01285">1285</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8fec9e122b923822e7f951cd48cf1d47" name="ga8fec9e122b923822e7f951cd48cf1d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fec9e122b923822e7f951cd48cf1d47">&#9670;&#160;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization control and status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01185">1185</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga24df28d0e440321b21f6f07b3bb93dea" name="ga24df28d0e440321b21f6f07b3bb93dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24df28d0e440321b21f6f07b3bb93dea">&#9670;&#160;</a></span>IDCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU device ID code, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00414">414</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabb5a57ca0d9fe52e88f7e4f860a4a2c5" name="gabb5a57ca0d9fe52e88f7e4f860a4a2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5a57ca0d9fe52e88f7e4f860a4a2c5">&#9670;&#160;</a></span>IDMABAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA linked list memory base register,Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01375">1375</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga04f0a958ca36af55dcf3f7a57096f7dc" name="ga04f0a958ca36af55dcf3f7a57096f7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f0a958ca36af55dcf3f7a57096f7dc">&#9670;&#160;</a></span>IDMABASER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABASER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA buffer base address register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01372">1372</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8a4e45e88cf4a28fc25731ba1a83d70e" name="ga8a4e45e88cf4a28fc25731ba1a83d70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4e45e88cf4a28fc25731ba1a83d70e">&#9670;&#160;</a></span>IDMABSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA buffer size register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01371">1371</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafd4c7e26e3478a203b9927899112f33f" name="gafd4c7e26e3478a203b9927899112f33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd4c7e26e3478a203b9927899112f33f">&#9670;&#160;</a></span>IDMACTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMACTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA control register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01370">1370</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacd2e632b3aad5c62e830fe220055c822" name="gacd2e632b3aad5c62e830fe220055c822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd2e632b3aad5c62e830fe220055c822">&#9670;&#160;</a></span>IDMALAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMALAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA linked list address register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01374">1374</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga328d2fe9ef1d513c3a97d30f98f0047c" name="ga328d2fe9ef1d513c3a97d30f98f0047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328d2fe9ef1d513c3a97d30f98f0047c">&#9670;&#160;</a></span>IDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC Independent data register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00261">261</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga328d2fe9ef1d513c3a97d30f98f0047c" name="ga328d2fe9ef1d513c3a97d30f98f0047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328d2fe9ef1d513c3a97d30f98f0047c">&#9670;&#160;</a></span>IDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port input data register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00819">819</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5334fa489ba4df825113ac9b606e7da3" name="ga5334fa489ba4df825113ac9b606e7da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5334fa489ba4df825113ac9b606e7da3">&#9670;&#160;</a></span>IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Interrupt Enable register, Address offset: 0x054 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01473">1473</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt enable register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01584">1584</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC interrupt enable register, Address offset:0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01524">1524</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE interrupt enable register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00914">914</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI interrupt enable register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00450">450</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Interrupt Enable register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00312">312</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE interrupt enable register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00896">896</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI interrupt enable register, Address offset: 0x00C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00468">468</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01077">1077</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Interrupt Enable register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01664">1664</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6566f8cfbd1d8aa7e8db046aa35e77db" name="ga6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP interrupt enable register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01228">1228</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2c623191ce9d78bdfc4fa7d44109887f" name="ga2c623191ce9d78bdfc4fa7d44109887f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c623191ce9d78bdfc4fa7d44109887f">&#9670;&#160;</a></span>IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC interrupt enable register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00875">875</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5ce86737c26c2bacbd99fd33d6c219e6" name="ga5ce86737c26c2bacbd99fd33d6c219e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ce86737c26c2bacbd99fd33d6c219e6">&#9670;&#160;</a></span>IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC interrupt enable register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00876">876</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac595add1427dbd8bc06e2c75578bdfc5" name="gac595add1427dbd8bc06e2c75578bdfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac595add1427dbd8bc06e2c75578bdfc5">&#9670;&#160;</a></span>IER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC interrupt enable register 3, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00877">877</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga57e609bea6ce065f1185006a77ae8f84" name="ga57e609bea6ce065f1185006a77ae8f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e609bea6ce065f1185006a77ae8f84">&#9670;&#160;</a></span>IER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC interrupt enable register 4, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00878">878</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac6f9d540fd6a21c0fbc7bfbbee9a8504" name="gac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f9d540fd6a21c0fbc7bfbbee9a8504">&#9670;&#160;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01666">1666</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6837a68a3220a3612715b8ad5ec5cb0f" name="ga6837a68a3220a3612715b8ad5ec5cb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6837a68a3220a3612715b8ad5ec5cb0f">&#9670;&#160;</a></span>ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ILE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Interrupt Line Enable register, Address offset: 0x05C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01475">1475</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga18a6edb2c46482b657a9a83730bba06c" name="ga18a6edb2c46482b657a9a83730bba06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a6edb2c46482b657a9a83730bba06c">&#9670;&#160;</a></span>ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ILS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Interrupt Line Select register, Address offset: 0x058 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01474">1474</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae845b86e973b4bf8a33c447c261633f6" name="gae845b86e973b4bf8a33c447c261633f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae845b86e973b4bf8a33c447c261633f6">&#9670;&#160;</a></span>IMR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH interrupt enable register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00383">383</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae845b86e973b4bf8a33c447c261633f6" name="gae845b86e973b4bf8a33c447c261633f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae845b86e973b4bf8a33c447c261633f6">&#9670;&#160;</a></span>IMR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x interrupt mask register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01308">1308</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae845b86e973b4bf8a33c447c261633f6" name="gae845b86e973b4bf8a33c447c261633f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae845b86e973b4bf8a33c447c261633f6">&#9670;&#160;</a></span>IMR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD interrupt mask register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01401">1401</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga86124759eb82b2816e3b8e19e578ae23" name="ga86124759eb82b2816e3b8e19e578ae23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86124759eb82b2816e3b8e19e578ae23">&#9670;&#160;</a></span>IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt Mask Register 1, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00704">704</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6148580ac6bf32f046fd0d6d7af90756" name="ga6148580ac6bf32f046fd0d6d7af90756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6148580ac6bf32f046fd0d6d7af90756">&#9670;&#160;</a></span>IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Interrupt Mask Register 2, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00707">707</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf29f59e3e9149946df6717c205eaac7c" name="gaf29f59e3e9149946df6717c205eaac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29f59e3e9149946df6717c205eaac7c">&#9670;&#160;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initial CRC value register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00264">264</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7c19a32e7535910b92598e1fd7851906" name="ga7c19a32e7535910b92598e1fd7851906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c19a32e7535910b92598e1fd7851906">&#9670;&#160;</a></span>IORETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IORETR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IO RETention Register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01065">1065</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e51f7ae6c98ac5a52a869cf268d324c" name="ga5e51f7ae6c98ac5a52a869cf268d324c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e51f7ae6c98ac5a52a869cf268d324c">&#9670;&#160;</a></span>IPID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD IP Identification register, Address offset: 0x3F8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01414">1414</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1177dc9efcb3b60a426cb2e24147cd69" name="ga1177dc9efcb3b60a426cb2e24147cd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1177dc9efcb3b60a426cb2e24147cd69">&#9670;&#160;</a></span>IPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN IP ID register, Address offset: 0x100 + 0x2F8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01510">1510</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3729c8b467066670700776b193e23274" name="ga3729c8b467066670700776b193e23274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3729c8b467066670700776b193e23274">&#9670;&#160;</a></span>IPVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD IP version register, Address offset: 0x3F4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01413">1413</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6615bc39cfcd7131bdc8662583cc6714" name="ga6615bc39cfcd7131bdc8662583cc6714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6615bc39cfcd7131bdc8662583cc6714">&#9670;&#160;</a></span>IR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Interrupt register, Address offset: 0x050 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01472">1472</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6615bc39cfcd7131bdc8662583cc6714" name="ga6615bc39cfcd7131bdc8662583cc6714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6615bc39cfcd7131bdc8662583cc6714">&#9670;&#160;</a></span>IR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Instruction register, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01015">1015</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC interrupt and status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01583">1583</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Interrupt and Status Register, Address offset:0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01523">1523</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRS interrupt and status register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00369">369</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt and status register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00284">284</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Interrupt and Status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00967">967</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01078">1078</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3c49a96815fcbee63d95e1e74f20e75" name="gab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Interrupt and status register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01284">1284</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga793bf8031a97412cfc9b21d57b787ef7" name="ga793bf8031a97412cfc9b21d57b787ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga793bf8031a97412cfc9b21d57b787ef7">&#9670;&#160;</a></span>ISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt status register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01433">1433</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8daecdc501e36ea1b242e6c27a2e8519" name="ga8daecdc501e36ea1b242e6c27a2e8519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8daecdc501e36ea1b242e6c27a2e8519">&#9670;&#160;</a></span>ITENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS Interrupt enable register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01693">1693</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa54ffd4845a16301556bd26412702451" name="gaa54ffd4845a16301556bd26412702451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa54ffd4845a16301556bd26412702451">&#9670;&#160;</a></span>ITR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS Interrupt threshold register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01689">1689</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga22fa21352be442bd02f9c26a1013d598" name="ga22fa21352be442bd02f9c26a1013d598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22fa21352be442bd02f9c26a1013d598">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group injected rank 1 data register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01609">1609</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae9156af81694b7a85923348be45a2167" name="gae9156af81694b7a85923348be45a2167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9156af81694b7a85923348be45a2167">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group injected rank 2 data register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01610">1610</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3a54028253a75a470fccf841178cba46" name="ga3a54028253a75a470fccf841178cba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a54028253a75a470fccf841178cba46">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group injected rank 3 data register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01611">1611</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9274ceea3b2c6d5c1903d0a7abad91a1" name="ga9274ceea3b2c6d5c1903d0a7abad91a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274ceea3b2c6d5c1903d0a7abad91a1">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group injected rank 4 data register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01612">1612</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga75e0cc079831adcc051df456737d3ae4" name="ga75e0cc079831adcc051df456737d3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e0cc079831adcc051df456737d3ae4">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group injected sequencer register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01602">1602</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafc7cced5531c45a5cf3277222cbbdb9f" name="gafc7cced5531c45a5cf3277222cbbdb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7cced5531c45a5cf3277222cbbdb9f">&#9670;&#160;</a></span>JumpHDPLvl2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga07b66db4cde8d5cacb5e793764491d83">NSSLIB_S_JumpHDPlvl2_TypeDef</a> JumpHDPLvl2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02307">2307</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf641a740e4e2049589f560707e2d726c" name="gaf641a740e4e2049589f560707e2d726c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf641a740e4e2049589f560707e2d726c">&#9670;&#160;</a></span>JumpHDPLvl2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga94c6163298bdc17364b422c2d9dd1624">RSSLIB_S_JumpHDPlvl2_TypeDef</a> JumpHDPLvl2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02234">2234</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga60210ef1371789fbf7dace4873335531" name="ga60210ef1371789fbf7dace4873335531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60210ef1371789fbf7dace4873335531">&#9670;&#160;</a></span>JumpHDPLvl3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gae53770fbe248d5e04baa5d0e4622b2b0">NSSLIB_S_JumpHDPlvl3_TypeDef</a> JumpHDPLvl3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02308">2308</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab011ca0c2e1c65102638db0ea3c8bba2" name="gab011ca0c2e1c65102638db0ea3c8bba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab011ca0c2e1c65102638db0ea3c8bba2">&#9670;&#160;</a></span>JumpHDPLvl3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga6e72ceffdc56f04de54b69fd8c70b1ae">RSSLIB_S_JumpHDPlvl3_TypeDef</a> JumpHDPLvl3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02235">2235</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga880429c471e4392d783d0efad6b51943" name="ga880429c471e4392d783d0efad6b51943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga880429c471e4392d783d0efad6b51943">&#9670;&#160;</a></span>JumpHDPLvl3NS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga9fa07638d02a3f839258784a98cc7216">RSSLIB_S_JumpHDPlvl3NS_TypeDef</a> JumpHDPLvl3NS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02236">2236</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2f692354bde770f2a5e3e1b294ec064b" name="ga2f692354bde770f2a5e3e1b294ec064b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f692354bde770f2a5e3e1b294ec064b">&#9670;&#160;</a></span>KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Key register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01647">1647</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2612a0f4b3fbdbb6293f6dc70105e190" name="ga2612a0f4b3fbdbb6293f6dc70105e190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2612a0f4b3fbdbb6293f6dc70105e190">&#9670;&#160;</a></span>LCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port configuration lock register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00822">822</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9e6333d477dc74f01a519559a12eea4b" name="ga9e6333d477dc74f01a519559a12eea4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6333d477dc74f01a519559a12eea4b">&#9670;&#160;</a></span>LOCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Lock Register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00702">702</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga106a9406ac828ef79d6f6dbbb1c1f77f" name="ga106a9406ac828ef79d6f6dbbb1c1f77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga106a9406ac828ef79d6f6dbbb1c1f77f">&#9670;&#160;</a></span>LPMCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPM Control and Status register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01437">1437</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae060e16fd0b193203ddead99622260c1" name="gae060e16fd0b193203ddead99622260c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae060e16fd0b193203ddead99622260c1">&#9670;&#160;</a></span>LPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Low Power Timeout register, Address offset: 0x130 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01019">1019</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1b1c5f33eb57688707c059cf02a41efa" name="ga1b1c5f33eb57688707c059cf02a41efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1c5f33eb57688707c059cf02a41efa">&#9670;&#160;</a></span>MAC1USTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAC1USTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00539">539</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab8b4520c137846f0a128146144514419" name="gab8b4520c137846f0a128146144514419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b4520c137846f0a128146144514419">&#9670;&#160;</a></span>MACA0HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0HR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00553">553</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga45e8169adb601f00e411b840f9fbb5af" name="ga45e8169adb601f00e411b840f9fbb5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e8169adb601f00e411b840f9fbb5af">&#9670;&#160;</a></span>MACA0LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0LR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00554">554</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3a6cc81e1024f9a93ec7653d32f12dcb" name="ga3a6cc81e1024f9a93ec7653d32f12dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6cc81e1024f9a93ec7653d32f12dcb">&#9670;&#160;</a></span>MACA1HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1HR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00555">555</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaadfb486dd07e2fd02fb491733deffd9b" name="gaadfb486dd07e2fd02fb491733deffd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadfb486dd07e2fd02fb491733deffd9b">&#9670;&#160;</a></span>MACA1LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1LR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00556">556</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga38f1ce04678d5141e115cfd6f7b803d1" name="ga38f1ce04678d5141e115cfd6f7b803d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f1ce04678d5141e115cfd6f7b803d1">&#9670;&#160;</a></span>MACA2HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2HR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00557">557</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga423b12ab536a1c4fdb1ce63f645822a7" name="ga423b12ab536a1c4fdb1ce63f645822a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423b12ab536a1c4fdb1ce63f645822a7">&#9670;&#160;</a></span>MACA2LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2LR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00558">558</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad02ff09f7ce33f093ad04b84fee2bdec" name="gad02ff09f7ce33f093ad04b84fee2bdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02ff09f7ce33f093ad04b84fee2bdec">&#9670;&#160;</a></span>MACA3HR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3HR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00559">559</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ba9f73c7fa756305d54a8f80872c6df" name="ga2ba9f73c7fa756305d54a8f80872c6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba9f73c7fa756305d54a8f80872c6df">&#9670;&#160;</a></span>MACA3LR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3LR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00560">560</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae0b3750a7be2edfe0904dc48b74c55ab" name="gae0b3750a7be2edfe0904dc48b74c55ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0b3750a7be2edfe0904dc48b74c55ab">&#9670;&#160;</a></span>MACACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00612">612</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf3fec5362be61e4aa3d6d176b0d8b504" name="gaf3fec5362be61e4aa3d6d176b0d8b504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3fec5362be61e4aa3d6d176b0d8b504">&#9670;&#160;</a></span>MACARPAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACARPAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00551">551</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga19d1253f4359c522ce9720b2c6673465" name="ga19d1253f4359c522ce9720b2c6673465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d1253f4359c522ce9720b2c6673465">&#9670;&#160;</a></span>MACATSNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACATSNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00614">614</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b0a7e8ff0f98f2489e41b85ab537aa2" name="ga7b0a7e8ff0f98f2489e41b85ab537aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0a7e8ff0f98f2489e41b85ab537aa2">&#9670;&#160;</a></span>MACATSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACATSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00615">615</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga20acbcac1c35f66de94c9ff0e2ddc7b0" name="ga20acbcac1c35f66de94c9ff0e2ddc7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20acbcac1c35f66de94c9ff0e2ddc7b0">&#9670;&#160;</a></span>MACCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00511">511</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9a00b3f5087e59c974ce910ac4acf943" name="ga9a00b3f5087e59c974ce910ac4acf943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a00b3f5087e59c974ce910ac4acf943">&#9670;&#160;</a></span>MACDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00542">542</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2cda649334cc152ed46e8e573be3e039" name="ga2cda649334cc152ed46e8e573be3e039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cda649334cc152ed46e8e573be3e039">&#9670;&#160;</a></span>MACECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00512">512</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga16704a07ec30687902c294e5930ded70" name="ga16704a07ec30687902c294e5930ded70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16704a07ec30687902c294e5930ded70">&#9670;&#160;</a></span>MACHT0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHT0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00515">515</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga49fa615d5b7380b9d517c12e4dd54df3" name="ga49fa615d5b7380b9d517c12e4dd54df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49fa615d5b7380b9d517c12e4dd54df3">&#9670;&#160;</a></span>MACHT1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHT1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00516">516</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga40086e309c6ba761bc1157c1b4b0d249" name="ga40086e309c6ba761bc1157c1b4b0d249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40086e309c6ba761bc1157c1b4b0d249">&#9670;&#160;</a></span>MACHWF0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHWF0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00544">544</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3ad67672fc7dea2c30340187a0794001" name="ga3ad67672fc7dea2c30340187a0794001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad67672fc7dea2c30340187a0794001">&#9670;&#160;</a></span>MACHWF1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHWF1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00545">545</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5a37dcf04d54253c3a5889c86a6d17ff" name="ga5a37dcf04d54253c3a5889c86a6d17ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a37dcf04d54253c3a5889c86a6d17ff">&#9670;&#160;</a></span>MACHWF2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHWF2R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00546">546</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad4b4dfcb6c0a17db0f186237a04f34f8" name="gad4b4dfcb6c0a17db0f186237a04f34f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b4dfcb6c0a17db0f186237a04f34f8">&#9670;&#160;</a></span>MACIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00530">530</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8e5e015d3963df17b47fdf3aa4116b47" name="ga8e5e015d3963df17b47fdf3aa4116b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5e015d3963df17b47fdf3aa4116b47">&#9670;&#160;</a></span>MACISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00529">529</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae9a86d9b2d9a8fa53dab512d0bd93c51" name="gae9a86d9b2d9a8fa53dab512d0bd93c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9a86d9b2d9a8fa53dab512d0bd93c51">&#9670;&#160;</a></span>MACIVIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACIVIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00523">523</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2ae894e35f2f56b452d1f30d0a75aea" name="gaf2ae894e35f2f56b452d1f30d0a75aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ae894e35f2f56b452d1f30d0a75aea">&#9670;&#160;</a></span>MACL3A0R0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A0R0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00586">586</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac69803386893c0a2c948db276598c1a9" name="gac69803386893c0a2c948db276598c1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac69803386893c0a2c948db276598c1a9">&#9670;&#160;</a></span>MACL3A0R1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A0R1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00594">594</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga89039b4939dadbcf42b51a20d52694e4" name="ga89039b4939dadbcf42b51a20d52694e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89039b4939dadbcf42b51a20d52694e4">&#9670;&#160;</a></span>MACL3A1R0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A1R0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00587">587</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9406b257f19e3f12fed1292a297c0c07" name="ga9406b257f19e3f12fed1292a297c0c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9406b257f19e3f12fed1292a297c0c07">&#9670;&#160;</a></span>MACL3A1R1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A1R1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00595">595</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa983b03fca17005bb9da0b2434c1ae01" name="gaa983b03fca17005bb9da0b2434c1ae01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa983b03fca17005bb9da0b2434c1ae01">&#9670;&#160;</a></span>MACL3A2R0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A2R0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00588">588</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga03329bafe73ffe051f78fbf0d6977450" name="ga03329bafe73ffe051f78fbf0d6977450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03329bafe73ffe051f78fbf0d6977450">&#9670;&#160;</a></span>MACL3A2R1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A2R1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00596">596</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga35bb7df42e04f07f4834bde36b0abbe5" name="ga35bb7df42e04f07f4834bde36b0abbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35bb7df42e04f07f4834bde36b0abbe5">&#9670;&#160;</a></span>MACL3A3R0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A3R0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00589">589</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga875663ac386b12a31e120a870600585f" name="ga875663ac386b12a31e120a870600585f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875663ac386b12a31e120a870600585f">&#9670;&#160;</a></span>MACL3A3R1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3A3R1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00597">597</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7fb0e5834c108fa19e9eca218b483c5" name="gad7fb0e5834c108fa19e9eca218b483c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fb0e5834c108fa19e9eca218b483c5">&#9670;&#160;</a></span>MACL3L4C0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3L4C0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00583">583</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae24e25d6376f26d2b432695c83c7e504" name="gae24e25d6376f26d2b432695c83c7e504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24e25d6376f26d2b432695c83c7e504">&#9670;&#160;</a></span>MACL3L4C1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL3L4C1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00591">591</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga022c1fd2f41b1c7e08087e9a8c050588" name="ga022c1fd2f41b1c7e08087e9a8c050588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022c1fd2f41b1c7e08087e9a8c050588">&#9670;&#160;</a></span>MACL4A0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL4A0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00584">584</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga32bd7bad8928b2bbe9b41d40d6f1280b" name="ga32bd7bad8928b2bbe9b41d40d6f1280b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32bd7bad8928b2bbe9b41d40d6f1280b">&#9670;&#160;</a></span>MACL4A1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACL4A1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00592">592</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaaa22f038676236420462ae898cc511d4" name="gaaa22f038676236420462ae898cc511d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa22f038676236420462ae898cc511d4">&#9670;&#160;</a></span>MACLCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACLCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00536">536</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga168be41204a23ac45e44a72ad2ff42ee" name="ga168be41204a23ac45e44a72ad2ff42ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168be41204a23ac45e44a72ad2ff42ee">&#9670;&#160;</a></span>MACLETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACLETR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00538">538</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5099538895e64e9df1f339cda8892d7b" name="ga5099538895e64e9df1f339cda8892d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5099538895e64e9df1f339cda8892d7b">&#9670;&#160;</a></span>MACLMIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACLMIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00632">632</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8fc5992ea489b88345c289c408f0da2a" name="ga8fc5992ea489b88345c289c408f0da2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc5992ea489b88345c289c408f0da2a">&#9670;&#160;</a></span>MACLTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACLTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00537">537</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade16a2ba45b5bef6102ab000bae2e224" name="gade16a2ba45b5bef6102ab000bae2e224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade16a2ba45b5bef6102ab000bae2e224">&#9670;&#160;</a></span>MACMDIOAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMDIOAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00548">548</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf4a684e1b8ad421dc4a86eb114296bdf" name="gaf4a684e1b8ad421dc4a86eb114296bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a684e1b8ad421dc4a86eb114296bdf">&#9670;&#160;</a></span>MACMDIODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMDIODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00549">549</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae00ca60e81e96a37130bafe508b51a7e" name="gae00ca60e81e96a37130bafe508b51a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00ca60e81e96a37130bafe508b51a7e">&#9670;&#160;</a></span>MACPCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00533">533</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab7a9f12755f6e3b3057aff8fb69b0283" name="gab7a9f12755f6e3b3057aff8fb69b0283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a9f12755f6e3b3057aff8fb69b0283">&#9670;&#160;</a></span>MACPFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00513">513</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabe62a52e6f2fa9d9754c5058defb8444" name="gabe62a52e6f2fa9d9754c5058defb8444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe62a52e6f2fa9d9754c5058defb8444">&#9670;&#160;</a></span>MACPOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPOCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00628">628</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga48b6b2d86e2fec4e7299306c0cb565c8" name="ga48b6b2d86e2fec4e7299306c0cb565c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b6b2d86e2fec4e7299306c0cb565c8">&#9670;&#160;</a></span>MACPPSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPPSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00621">621</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga03d634ee0bb1b05bccc49e43a5487cdd" name="ga03d634ee0bb1b05bccc49e43a5487cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d634ee0bb1b05bccc49e43a5487cdd">&#9670;&#160;</a></span>MACPPSIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPPSIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00625">625</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaea3cce0262089bb929d1a65981ede04b" name="gaea3cce0262089bb929d1a65981ede04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea3cce0262089bb929d1a65981ede04b">&#9670;&#160;</a></span>MACPPSTTNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPPSTTNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00624">624</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaba924816c489f39defe7b304814a13a9" name="gaba924816c489f39defe7b304814a13a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba924816c489f39defe7b304814a13a9">&#9670;&#160;</a></span>MACPPSTTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPPSTTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00623">623</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf52c10aad10593144f5f23c5a68efadb" name="gaf52c10aad10593144f5f23c5a68efadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52c10aad10593144f5f23c5a68efadb">&#9670;&#160;</a></span>MACPPSWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPPSWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00626">626</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga751e8042ba6554f188958eca07cf3e25" name="ga751e8042ba6554f188958eca07cf3e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751e8042ba6554f188958eca07cf3e25">&#9670;&#160;</a></span>MACRFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00527">527</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa66c39e9941e55dd3f304c9affac7150" name="gaa66c39e9941e55dd3f304c9affac7150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa66c39e9941e55dd3f304c9affac7150">&#9670;&#160;</a></span>MACRWKPFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRWKPFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00534">534</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad4a63d0d5e57edca712fe96d0cdaa69c" name="gad4a63d0d5e57edca712fe96d0cdaa69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a63d0d5e57edca712fe96d0cdaa69c">&#9670;&#160;</a></span>MACRXTXSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRXTXSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00531">531</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8366836cc7b522d763950567cfa48605" name="ga8366836cc7b522d763950567cfa48605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8366836cc7b522d763950567cfa48605">&#9670;&#160;</a></span>MACSPI0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSPI0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00629">629</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaab9e1572ad24116f7d5ad2df3cd1409d" name="gaab9e1572ad24116f7d5ad2df3cd1409d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab9e1572ad24116f7d5ad2df3cd1409d">&#9670;&#160;</a></span>MACSPI1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSPI1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00630">630</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4870490eed5c6b058a691665fe9232dc" name="ga4870490eed5c6b058a691665fe9232dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4870490eed5c6b058a691665fe9232dc">&#9670;&#160;</a></span>MACSPI2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSPI2R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00631">631</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8c8e39915e143db146c8bc9d97a68373" name="ga8c8e39915e143db146c8bc9d97a68373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8e39915e143db146c8bc9d97a68373">&#9670;&#160;</a></span>MACSSIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSSIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00600">600</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga01fa54b46d8b7e0ad0c937fad0807e92" name="ga01fa54b46d8b7e0ad0c937fad0807e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01fa54b46d8b7e0ad0c937fad0807e92">&#9670;&#160;</a></span>MACSTNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSTNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00602">602</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafd66afecffe5f226611adb6dc53aad7b" name="gafd66afecffe5f226611adb6dc53aad7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd66afecffe5f226611adb6dc53aad7b">&#9670;&#160;</a></span>MACSTNUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSTNUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00604">604</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1a43f361005b3f0ac6aea7fbf3dc9b0c" name="ga1a43f361005b3f0ac6aea7fbf3dc9b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a43f361005b3f0ac6aea7fbf3dc9b0c">&#9670;&#160;</a></span>MACSTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00601">601</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5248fc1a71b86a28a2d2bba5ed6df336" name="ga5248fc1a71b86a28a2d2bba5ed6df336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5248fc1a71b86a28a2d2bba5ed6df336">&#9670;&#160;</a></span>MACSTSUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSTSUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00603">603</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabaeadf7a965ab111cf24ef5fa58dec3c" name="gabaeadf7a965ab111cf24ef5fa58dec3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaeadf7a965ab111cf24ef5fa58dec3c">&#9670;&#160;</a></span>MACTFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00525">525</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga081c643b5bae0d507f5d5ba4a864b66e" name="ga081c643b5bae0d507f5d5ba4a864b66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081c643b5bae0d507f5d5ba4a864b66e">&#9670;&#160;</a></span>MACTSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00605">605</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac458f752d2b4529713a72a12f33899df" name="gac458f752d2b4529713a72a12f33899df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac458f752d2b4529713a72a12f33899df">&#9670;&#160;</a></span>MACTSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00599">599</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga00b2ef16909bcbdd7d7dcdcfe7ddbee1" name="ga00b2ef16909bcbdd7d7dcdcfe7ddbee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b2ef16909bcbdd7d7dcdcfe7ddbee1">&#9670;&#160;</a></span>MACTSEACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSEACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00617">617</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3bed86936d642d8138265f5bddfb91c8" name="ga3bed86936d642d8138265f5bddfb91c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bed86936d642d8138265f5bddfb91c8">&#9670;&#160;</a></span>MACTSECNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSECNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00619">619</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga099f2d9d3fa741d4966913acce122c0d" name="ga099f2d9d3fa741d4966913acce122c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099f2d9d3fa741d4966913acce122c0d">&#9670;&#160;</a></span>MACTSIACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSIACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00616">616</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga38886f7e0a26381cbefcf032aaa276cc" name="ga38886f7e0a26381cbefcf032aaa276cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38886f7e0a26381cbefcf032aaa276cc">&#9670;&#160;</a></span>MACTSICNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSICNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00618">618</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0088c41ccc4e66408707c4281f3032c5" name="ga0088c41ccc4e66408707c4281f3032c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0088c41ccc4e66408707c4281f3032c5">&#9670;&#160;</a></span>MACTSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00607">607</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga34210d9ed158079f15c02d8cc95a14e1" name="ga34210d9ed158079f15c02d8cc95a14e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34210d9ed158079f15c02d8cc95a14e1">&#9670;&#160;</a></span>MACTTSSNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTTSSNR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00609">609</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga853a317a2c06648a3184e758e2d89d18" name="ga853a317a2c06648a3184e758e2d89d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga853a317a2c06648a3184e758e2d89d18">&#9670;&#160;</a></span>MACTTSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACTTSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00610">610</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8c289e2c7a3c80fe5a2ed9b513fcf9f6" name="ga8c289e2c7a3c80fe5a2ed9b513fcf9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c289e2c7a3c80fe5a2ed9b513fcf9f6">&#9670;&#160;</a></span>MACVHTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVHTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00520">520</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1576a3a3488c6406754a5eec9964210c" name="ga1576a3a3488c6406754a5eec9964210c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1576a3a3488c6406754a5eec9964210c">&#9670;&#160;</a></span>MACVIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00522">522</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga08e862ace1967b1b5e1065b57cf31078" name="ga08e862ace1967b1b5e1065b57cf31078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e862ace1967b1b5e1065b57cf31078">&#9670;&#160;</a></span>MACVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00541">541</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6993caf09de42829defe5263fbcd72f1" name="ga6993caf09de42829defe5263fbcd72f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6993caf09de42829defe5263fbcd72f1">&#9670;&#160;</a></span>MACVTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00518">518</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae6a93ce5cde4224fe09eb265bb824066" name="gae6a93ce5cde4224fe09eb265bb824066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6a93ce5cde4224fe09eb265bb824066">&#9670;&#160;</a></span>MACWTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACWTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00514">514</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5c955643593b4aedbe9f84f054d26522" name="ga5c955643593b4aedbe9f84f054d26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c955643593b4aedbe9f84f054d26522">&#9670;&#160;</a></span>MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC mask register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01367">1367</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad816611434fcd61c503c575020081143" name="gad816611434fcd61c503c575020081143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad816611434fcd61c503c575020081143">&#9670;&#160;</a></span>MAXRLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAXRLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Maximum Read Length register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00318">318</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga08c2488027e044d626918ad7192420bc" name="ga08c2488027e044d626918ad7192420bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c2488027e044d626918ad7192420bc">&#9670;&#160;</a></span>MAXWLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAXWLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Maximum Write Length register, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00319">319</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga27af4e9f888f0b7b1e8da7e002d98798" name="ga27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27af4e9f888f0b7b1e8da7e002d98798">&#9670;&#160;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC mode control register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00353">353</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5b62ee44f2c301f482aeaf2a803ea525" name="ga5b62ee44f2c301f482aeaf2a803ea525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b62ee44f2c301f482aeaf2a803ea525">&#9670;&#160;</a></span>MESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Memory Erase Status Register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01334">1334</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafac1ff27411c5205c1ec6ae945690fb1" name="gafac1ff27411c5205c1ec6ae945690fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac1ff27411c5205c1ec6ae945690fb1">&#9670;&#160;</a></span>MID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Magic Identification register, Address offset: 0x3FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01415">1415</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8ba38fabf19f3281498431e76b2b4eb4" name="ga8ba38fabf19f3281498431e76b2b4eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ba38fabf19f3281498431e76b2b4eb4">&#9670;&#160;</a></span>MIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI masked interrupt status register, Address offset: 0x010 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00469">469</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga524e134cec519206cb41d0545e382978" name="ga524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI masked interrupt status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00451">451</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga524e134cec519206cb41d0545e382978" name="ga524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA non secure masked interrupt status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00483">483</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga524e134cec519206cb41d0545e382978" name="ga524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC masked interrupt status register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01203">1203</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga524e134cec519206cb41d0545e382978" name="ga524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP masked interrupt status register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01230">1230</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad57490cb3a07132702f96d8b5d547c89" name="gad57490cb3a07132702f96d8b5d547c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad57490cb3a07132702f96d8b5d547c89">&#9670;&#160;</a></span>MMCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00562">562</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa5421d85ff055f9d05519588894abe4d" name="gaa5421d85ff055f9d05519588894abe4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5421d85ff055f9d05519588894abe4d">&#9670;&#160;</a></span>MMCRAEPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRAEPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00574">574</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7a90d327c1d430a393491a2773e865bc" name="ga7a90d327c1d430a393491a2773e865bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a90d327c1d430a393491a2773e865bc">&#9670;&#160;</a></span>MMCRCRCEPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRCRCEPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00573">573</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga63872a3017c14a869c647123573dd002" name="ga63872a3017c14a869c647123573dd002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63872a3017c14a869c647123573dd002">&#9670;&#160;</a></span>MMCRIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00565">565</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaea29ac183c979d0cb95ad3781fe9ed91" name="gaea29ac183c979d0cb95ad3781fe9ed91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea29ac183c979d0cb95ad3781fe9ed91">&#9670;&#160;</a></span>MMCRIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00563">563</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga29e33e734a7bbce0e0a58f0c02eafb0a" name="ga29e33e734a7bbce0e0a58f0c02eafb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e33e734a7bbce0e0a58f0c02eafb0a">&#9670;&#160;</a></span>MMCRLPIMSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRLPIMSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00580">580</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga207be808e58cc9541a8fddc4929cde26" name="ga207be808e58cc9541a8fddc4929cde26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207be808e58cc9541a8fddc4929cde26">&#9670;&#160;</a></span>MMCRLPITCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRLPITCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00581">581</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga201cb7aabfae5cf3cc7d73c5175937c6" name="ga201cb7aabfae5cf3cc7d73c5175937c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201cb7aabfae5cf3cc7d73c5175937c6">&#9670;&#160;</a></span>MMCRUPGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRUPGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00576">576</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga18e294dd2625a93ebf2aab9f2b3c4911" name="ga18e294dd2625a93ebf2aab9f2b3c4911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18e294dd2625a93ebf2aab9f2b3c4911">&#9670;&#160;</a></span>MMCTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00566">566</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga614e0b81fce7cf218a357f8a0a3de7b8" name="ga614e0b81fce7cf218a357f8a0a3de7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614e0b81fce7cf218a357f8a0a3de7b8">&#9670;&#160;</a></span>MMCTIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00564">564</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0e5ca085d08fa3e9a0432ff61b18f68d" name="ga0e5ca085d08fa3e9a0432ff61b18f68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5ca085d08fa3e9a0432ff61b18f68d">&#9670;&#160;</a></span>MMCTLPIMSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTLPIMSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00578">578</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga05021ac85a60ab29868ccd9d0f20128f" name="ga05021ac85a60ab29868ccd9d0f20128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05021ac85a60ab29868ccd9d0f20128f">&#9670;&#160;</a></span>MMCTLPITCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTLPITCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00579">579</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0b1a847398d63b39f7ffbee3504ab2aa" name="ga0b1a847398d63b39f7ffbee3504ab2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1a847398d63b39f7ffbee3504ab2aa">&#9670;&#160;</a></span>MMCTMCGPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTMCGPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00569">569</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab80f79b23f8b9743ad24a975c41a57e7" name="gab80f79b23f8b9743ad24a975c41a57e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80f79b23f8b9743ad24a975c41a57e7">&#9670;&#160;</a></span>MMCTPCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTPCGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00571">571</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28842de17684cd939651f2244b23bbb0" name="ga28842de17684cd939651f2244b23bbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28842de17684cd939651f2244b23bbb0">&#9670;&#160;</a></span>MMCTSCGPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTSCGPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00568">568</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2991430f17051a26d3fa98d1d5425890" name="ga2991430f17051a26d3fa98d1d5425890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2991430f17051a26d3fa98d1d5425890">&#9670;&#160;</a></span>MMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE miss monitor register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00899">899</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2b671a94c63a612f81e0e9de8152d01c" name="ga2b671a94c63a612f81e0e9de8152d01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b671a94c63a612f81e0e9de8152d01c">&#9670;&#160;</a></span>MODER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port mode register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00815">815</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga789e2f725a3caeab30fe4c0af43e1733" name="ga789e2f725a3caeab30fe4c0af43e1733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga789e2f725a3caeab30fe4c0af43e1733">&#9670;&#160;</a></span>MPCWM1ACFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM1ACFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 1 sub-region A watermark configuration register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00844">844</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8426d12a38a90a860dce4ea3e1269f2b" name="ga8426d12a38a90a860dce4ea3e1269f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8426d12a38a90a860dce4ea3e1269f2b">&#9670;&#160;</a></span>MPCWM1AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM1AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 1 sub-region A watermark register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00845">845</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad968a9dfce88e12d977eaeac920c0f6c" name="gad968a9dfce88e12d977eaeac920c0f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad968a9dfce88e12d977eaeac920c0f6c">&#9670;&#160;</a></span>MPCWM1BCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM1BCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 1 sub-region B watermark configuration register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00846">846</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaac142ee3426325ad98758b5007056189" name="gaac142ee3426325ad98758b5007056189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac142ee3426325ad98758b5007056189">&#9670;&#160;</a></span>MPCWM1BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM1BR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 1 sub-region B watermark register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00847">847</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2200fadd35717383d5adbcf5788e5ed3" name="ga2200fadd35717383d5adbcf5788e5ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2200fadd35717383d5adbcf5788e5ed3">&#9670;&#160;</a></span>MPCWM2ACFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM2ACFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 2 sub-region A watermark configuration register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00848">848</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6ea17f5f4198fa2dd5163e30dbc6181a" name="ga6ea17f5f4198fa2dd5163e30dbc6181a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea17f5f4198fa2dd5163e30dbc6181a">&#9670;&#160;</a></span>MPCWM2AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM2AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 2 sub-region A watermark register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00849">849</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaedf328d8cfaf6d2c5fff5ab7cbab5fef" name="gaedf328d8cfaf6d2c5fff5ab7cbab5fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf328d8cfaf6d2c5fff5ab7cbab5fef">&#9670;&#160;</a></span>MPCWM2BCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM2BCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 2 sub-region B watermark configuration register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00850">850</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaad81305e91e4969de56451545b5bab2b" name="gaad81305e91e4969de56451545b5bab2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad81305e91e4969de56451545b5bab2b">&#9670;&#160;</a></span>MPCWM2BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM2BR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 2 sub-region B watermark register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00851">851</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3b7df7917a60d5e2f7d64d7db65c9cbd" name="ga3b7df7917a60d5e2f7d64d7db65c9cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7df7917a60d5e2f7d64d7db65c9cbd">&#9670;&#160;</a></span>MPCWM3ACFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM3ACFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 3 sub-region A watermark configuration register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00852">852</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae5a3db7ebf03492bdbda5cc26bc070ce" name="gae5a3db7ebf03492bdbda5cc26bc070ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a3db7ebf03492bdbda5cc26bc070ce">&#9670;&#160;</a></span>MPCWM3AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM3AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 3 sub-region A watermark register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00853">853</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaec10858e07e8f33ffdf8c9692ff47fb0" name="gaec10858e07e8f33ffdf8c9692ff47fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec10858e07e8f33ffdf8c9692ff47fb0">&#9670;&#160;</a></span>MPCWM3BCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM3BCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 3 sub-region B watermark configuration register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00854">854</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9c50f07c27ccd1babc199720b5a4437f" name="ga9c50f07c27ccd1babc199720b5a4437f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c50f07c27ccd1babc199720b5a4437f">&#9670;&#160;</a></span>MPCWM3BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM3BR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 3 sub-region B watermark register, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00855">855</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga39808b65d3feaf617078ee72397b8f64" name="ga39808b65d3feaf617078ee72397b8f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39808b65d3feaf617078ee72397b8f64">&#9670;&#160;</a></span>MPCWM4ACFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM4ACFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 4 sub-region A watermark configuration register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00856">856</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga024bd6bacde769c7e5f095fdf8286bfb" name="ga024bd6bacde769c7e5f095fdf8286bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga024bd6bacde769c7e5f095fdf8286bfb">&#9670;&#160;</a></span>MPCWM4AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM4AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 4 sub-region A watermark register, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00857">857</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5c04fd0a6e9c7f147aaf0c648457ea9a" name="ga5c04fd0a6e9c7f147aaf0c648457ea9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c04fd0a6e9c7f147aaf0c648457ea9a">&#9670;&#160;</a></span>MPCWM4BCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM4BCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 4 sub-region B watermark configuration register, Address offset: 0x78 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00858">858</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae221808d58b2703b8ac7b32f01ecae17" name="gae221808d58b2703b8ac7b32f01ecae17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae221808d58b2703b8ac7b32f01ecae17">&#9670;&#160;</a></span>MPCWM4BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPCWM4BR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC memory 4 sub-region B watermark register, Address offset: 0x7c </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00859">859</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1b1e92e22f84e82909869975d5187001" name="ga1b1e92e22f84e82909869975d5187001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1e92e22f84e82909869975d5187001">&#9670;&#160;</a></span>MTLISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga96e8bff04e35f8bfcfec6975d2fa405e" name="ga96e8bff04e35f8bfcfec6975d2fa405e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e8bff04e35f8bfcfec6975d2fa405e">&#9670;&#160;</a></span>MTLOMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLOMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a4dd7e9d0636c9e273419e5c7a355ce" name="ga0a4dd7e9d0636c9e273419e5c7a355ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4dd7e9d0636c9e273419e5c7a355ce">&#9670;&#160;</a></span>MTLQICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLQICSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00642">642</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0dd8c7acb7f4c51bcfa3df922370ef31" name="ga0dd8c7acb7f4c51bcfa3df922370ef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd8c7acb7f4c51bcfa3df922370ef31">&#9670;&#160;</a></span>MTLRQDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLRQDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00645">645</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaac6f0d9b24b6edaf99329c0c49d5c1dd" name="gaac6f0d9b24b6edaf99329c0c49d5c1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac6f0d9b24b6edaf99329c0c49d5c1dd">&#9670;&#160;</a></span>MTLRQMPOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLRQMPOCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00644">644</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaddc7f9c593496a1474a3778046ccfdb3" name="gaddc7f9c593496a1474a3778046ccfdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc7f9c593496a1474a3778046ccfdb3">&#9670;&#160;</a></span>MTLRQOMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLRQOMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00643">643</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3b2bec872eb213ebb83e6a851cb97dd8" name="ga3b2bec872eb213ebb83e6a851cb97dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b2bec872eb213ebb83e6a851cb97dd8">&#9670;&#160;</a></span>MTLTQDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLTQDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00640">640</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad78b157e81e383034e8583f0ce6e28d6" name="gad78b157e81e383034e8583f0ce6e28d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad78b157e81e383034e8583f0ce6e28d6">&#9670;&#160;</a></span>MTLTQOMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLTQOMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab04164f41f3b1aace388f69cc89dec52" name="gab04164f41f3b1aace388f69cc89dec52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04164f41f3b1aace388f69cc89dec52">&#9670;&#160;</a></span>MTLTQUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MTLTQUR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5fc2f55ee54956bc99fd0e444318ee41" name="ga5fc2f55ee54956bc99fd0e444318ee41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc2f55ee54956bc99fd0e444318ee41">&#9670;&#160;</a></span>NBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Nominal Bit Timing &amp; Prescaler register, Address offset: 0x01C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01462">1462</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaae879c044db31c79f4f8b880432e4a3b" name="gaae879c044db31c79f4f8b880432e4a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae879c044db31c79f4f8b880432e4a3b">&#9670;&#160;</a></span>NEXTHDPLCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NEXTHDPLCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NEXT HDPL Control Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01321">1321</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6d4cad1c6042c1a33594098a1bd8cd2d" name="ga6d4cad1c6042c1a33594098a1bd8cd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4cad1c6042c1a33594098a1bd8cd2d">&#9670;&#160;</a></span>NSBOOTR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSBOOTR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure unique boot entry current register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00746">746</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga82b5e9eca6607bee2afe6463421b1aa4" name="ga82b5e9eca6607bee2afe6463421b1aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b5e9eca6607bee2afe6463421b1aa4">&#9670;&#160;</a></span>NSBOOTR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSBOOTR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure unique boot entry to program register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00747">747</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5ffc628270caf6d51137b6b686ea8a72" name="ga5ffc628270caf6d51137b6b686ea8a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ffc628270caf6d51137b6b686ea8a72">&#9670;&#160;</a></span>NSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_n_s_c__p_func_type_def.html">NSC_pFuncTypeDef</a> NSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02252">2252</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7974430e1b1398a86766ca77e8cde8b4" name="ga7974430e1b1398a86766ca77e8cde8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7974430e1b1398a86766ca77e8cde8b4">&#9670;&#160;</a></span>NSCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure clear control register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00728">728</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacb377f2e045d82f5052189be3b004324" name="gacb377f2e045d82f5052189be3b004324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb377f2e045d82f5052189be3b004324">&#9670;&#160;</a></span>NSCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure control register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00726">726</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacb377f2e045d82f5052189be3b004324" name="gacb377f2e045d82f5052189be3b004324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb377f2e045d82f5052189be3b004324">&#9670;&#160;</a></span>NSCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG noise source control register , Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00405">405</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3dae65dda6db267c76bd7429e3fab4d1" name="ga3dae65dda6db267c76bd7429e3fab4d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dae65dda6db267c76bd7429e3fab4d1">&#9670;&#160;</a></span>NSEPOCHR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSEPOCHR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure epoch current register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00739">739</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab68db430b82a7437d95dd286e2e38052" name="gab68db430b82a7437d95dd286e2e38052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68db430b82a7437d95dd286e2e38052">&#9670;&#160;</a></span>NSEPOCHR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSEPOCHR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure epoch to program register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00740">740</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ad1b35fac6010e40595d39eedfec220" name="ga2ad1b35fac6010e40595d39eedfec220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad1b35fac6010e40595d39eedfec220">&#9670;&#160;</a></span>NSKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure key register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00717">717</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga60436f1fb28412e049d872a0bcdfc39f" name="ga60436f1fb28412e049d872a0bcdfc39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60436f1fb28412e049d872a0bcdfc39f">&#9670;&#160;</a></span>NSOBKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSOBKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure option byte key configuration register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00732">732</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga410409072cf7925b1f65a6210d654abc" name="ga410409072cf7925b1f65a6210d654abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410409072cf7925b1f65a6210d654abc">&#9670;&#160;</a></span>NSOBKKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSOBKKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure option bytes keys key register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00720">720</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga97bc918daae60895a4cfa3ea44e0529a" name="ga97bc918daae60895a4cfa3ea44e0529a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97bc918daae60895a4cfa3ea44e0529a">&#9670;&#160;</a></span>NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH non-secure status register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00724">724</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga08b4be0d626a00f26bc295b379b3bba6" name="ga08b4be0d626a00f26bc295b379b3bba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b4be0d626a00f26bc295b379b3bba6">&#9670;&#160;</a></span>OAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 1 register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00280">280</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab5c57ffed0351fa064038939a6c0bbf6" name="gab5c57ffed0351fa064038939a6c0bbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c57ffed0351fa064038939a6c0bbf6">&#9670;&#160;</a></span>OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address 2 register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00281">281</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabff7fffd2b5a718715a130006590c75c" name="gabff7fffd2b5a718715a130006590c75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff7fffd2b5a718715a130006590c75c">&#9670;&#160;</a></span>ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output data register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00820">820</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4686388b1cd45bca2ef737f1d614a8e7" name="ga4686388b1cd45bca2ef737f1d614a8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4686388b1cd45bca2ef737f1d614a8e7">&#9670;&#160;</a></span>OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 1, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01604">1604</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7e0eef00d32be4b39e71068425dbdcb1" name="ga7e0eef00d32be4b39e71068425dbdcb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0eef00d32be4b39e71068425dbdcb1">&#9670;&#160;</a></span>OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 2, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01605">1605</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga66d997b210433aa8f57b2405cf895d2d" name="ga66d997b210433aa8f57b2405cf895d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d997b210433aa8f57b2405cf895d2d">&#9670;&#160;</a></span>OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 3, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01606">1606</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafe206e635f30b7b29f9e538b12247149" name="gafe206e635f30b7b29f9e538b12247149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe206e635f30b7b29f9e538b12247149">&#9670;&#160;</a></span>OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 4, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01607">1607</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7e773391f0e406647ce89c8aa5167fd0" name="ga7e773391f0e406647ce89c8aa5167fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e773391f0e406647ce89c8aa5167fd0">&#9670;&#160;</a></span>OPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH OPSR register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00722">722</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacfef9b6d7da4271943edc04d7dfdf595" name="gacfef9b6d7da4271943edc04d7dfdf595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfef9b6d7da4271943edc04d7dfdf595">&#9670;&#160;</a></span>OPTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Control Register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00723">723</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafc4900646681dfe1ca43133d376c4423" name="gafc4900646681dfe1ca43133d376c4423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4900646681dfe1ca43133d376c4423">&#9670;&#160;</a></span>OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option key register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00719">719</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a5451bd489a6183347939eecfb69b14" name="ga0a5451bd489a6183347939eecfb69b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5451bd489a6183347939eecfb69b14">&#9670;&#160;</a></span>OPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN option register, Address offset: 0x100 + 0x204 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01506">1506</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1903b8aa5030fb0c0d5f44e6fe0c402e" name="ga1903b8aa5030fb0c0d5f44e6fe0c402e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1903b8aa5030fb0c0d5f44e6fe0c402e">&#9670;&#160;</a></span>OPTSR2_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR2_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option status current register 2, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00743">743</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9a069847616fe394b1310a696fc99d78" name="ga9a069847616fe394b1310a696fc99d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a069847616fe394b1310a696fc99d78">&#9670;&#160;</a></span>OPTSR2_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR2_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option status to program register 2, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00744">744</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga72086ba86b5d518db774b4ecfcda3692" name="ga72086ba86b5d518db774b4ecfcda3692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72086ba86b5d518db774b4ecfcda3692">&#9670;&#160;</a></span>OPTSR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option status current register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00736">736</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga563cbf6a4993dfc72ccdc5d8efd57572" name="ga563cbf6a4993dfc72ccdc5d8efd57572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga563cbf6a4993dfc72ccdc5d8efd57572">&#9670;&#160;</a></span>OPTSR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH option status to program register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00737">737</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga75ade4a9b3d40781fd80ce3e6589e98b" name="ga75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC option register, Address offset: 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01621">1621</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga75ade4a9b3d40781fd80ce3e6589e98b" name="ga75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS option register 1, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01695">1695</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga75ade4a9b3d40781fd80ce3e6589e98b" name="ga75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC option register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01206">1206</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga75ade4a9b3d40781fd80ce3e6589e98b" name="ga75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&#160;</a></span>OR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP option register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01235">1235</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9b85c0208edae4594cbdfcf215573182" name="ga9b85c0208edae4594cbdfcf215573182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b85c0208edae4594cbdfcf215573182">&#9670;&#160;</a></span>OR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00956">956</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga328d16cc6213783ede54e4059ffd50a3" name="ga328d16cc6213783ede54e4059ffd50a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328d16cc6213783ede54e4059ffd50a3">&#9670;&#160;</a></span>OSPEEDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output speed register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00817">817</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1e83ce3ceea277cb0d60bd79cd094fe5" name="ga1e83ce3ceea277cb0d60bd79cd094fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e83ce3ceea277cb0d60bd79cd094fe5">&#9670;&#160;</a></span>OTPBLR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTPBLR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH OTP block lock current register, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00750">750</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga48e0d2c4cc9904f16e01282d51a9ff79" name="ga48e0d2c4cc9904f16e01282d51a9ff79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48e0d2c4cc9904f16e01282d51a9ff79">&#9670;&#160;</a></span>OTPBLR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTPBLR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH OTP block Lock to program register, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00751">751</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9543592bda60cb5261075594bdeedac9" name="ga9543592bda60cb5261075594bdeedac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9543592bda60cb5261075594bdeedac9">&#9670;&#160;</a></span>OTYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port output type register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00816">816</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa03458fe971a538d6b532b6bcb9afb14" name="gaa03458fe971a538d6b532b6bcb9afb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03458fe971a538d6b532b6bcb9afb14">&#9670;&#160;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Parameter register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00803">803</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae95cf98e0ba3414c3d66385b677fcbf1" name="gae95cf98e0ba3414c3d66385b677fcbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95cf98e0ba3414c3d66385b677fcbf1">&#9670;&#160;</a></span>PATT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Attribute memory space timing register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01552">1552</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6091bd215b74df162dd3bc51621c63ca" name="ga6091bd215b74df162dd3bc51621c63ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6091bd215b74df162dd3bc51621c63ca">&#9670;&#160;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash control register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01549">1549</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8568c7b4767d087f8c61e56686a65362" name="ga8568c7b4767d087f8c61e56686a65362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8568c7b4767d087f8c61e56686a65362">&#9670;&#160;</a></span>PCSCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCSCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSRAM chip-select counter register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01533">1533</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga66cb411174320b292618924583723268" name="ga66cb411174320b292618924583723268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cb411174320b292618924583723268">&#9670;&#160;</a></span>pDestination</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t* pDestination</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address in OBKeys sections where to provision Data </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02213">2213</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae98382ebc3ec173bced2f4821e9f83d0" name="gae98382ebc3ec173bced2f4821e9f83d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae98382ebc3ec173bced2f4821e9f83d0">&#9670;&#160;</a></span>PDMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI PDM control register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01298">1298</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5002a514f43745feb29e9e4c6efe484f" name="ga5002a514f43745feb29e9e4c6efe484f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5002a514f43745feb29e9e4c6efe484f">&#9670;&#160;</a></span>PDMDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PDMDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI PDM delay register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01299">1299</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf427631ab4515bb1f16bf5869682c18b" name="gaf427631ab4515bb1f16bf5869682c18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf427631ab4515bb1f16bf5869682c18b">&#9670;&#160;</a></span>PECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C PEC register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00286">286</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga291d80b2bf8ac4456dc9672839cb55f5" name="ga291d80b2bf8ac4456dc9672839cb55f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291d80b2bf8ac4456dc9672839cb55f5">&#9670;&#160;</a></span>PIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC IP type identification register, Address offset: 0x3F8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00269">269</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7e5cd4de32d2ce1f21a192927f3a37a6" name="ga7e5cd4de32d2ce1f21a192927f3a37a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5cd4de32d2ce1f21a192927f3a37a6">&#9670;&#160;</a></span>PIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 0, Address offset: 0xFE0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00432">432</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa877b2e413b85ea14d926ed8e284bb00" name="gaa877b2e413b85ea14d926ed8e284bb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa877b2e413b85ea14d926ed8e284bb00">&#9670;&#160;</a></span>PIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 1, Address offset: 0xFE4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00433">433</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga64a6f03a67a6f06fa4948257778a6aa7" name="ga64a6f03a67a6f06fa4948257778a6aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a6f03a67a6f06fa4948257778a6aa7">&#9670;&#160;</a></span>PIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 2, Address offset: 0xFE8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00434">434</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9c48999b2ee7093e22c8d346df4e9a68" name="ga9c48999b2ee7093e22c8d346df4e9a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c48999b2ee7093e22c8d346df4e9a68">&#9670;&#160;</a></span>PIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 3, Address offset: 0xFEC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00435">435</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga69c2ffe4107c2e28a0537f432ac35149" name="ga69c2ffe4107c2e28a0537f432ac35149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69c2ffe4107c2e28a0537f432ac35149">&#9670;&#160;</a></span>PIDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 4, Address offset: 0xFD0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00428">428</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6aa4a74e26f43de094444822ab00ffbc" name="ga6aa4a74e26f43de094444822ab00ffbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aa4a74e26f43de094444822ab00ffbc">&#9670;&#160;</a></span>PIDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 5, Address offset: 0xFD4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00429">429</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga82f6ec200d585017549f7a67eb69fa44" name="ga82f6ec200d585017549f7a67eb69fa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82f6ec200d585017549f7a67eb69fa44">&#9670;&#160;</a></span>PIDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 6, Address offset: 0xFD8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00430">430</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga269720ee501bc7dd86837b326ff84141" name="ga269720ee501bc7dd86837b326ff84141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269720ee501bc7dd86837b326ff84141">&#9670;&#160;</a></span>PIDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIDR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU Peripheral ID register 7, Address offset: 0xFDC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00431">431</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa9e54bfb9deb2d92de2c3f62d33793da" name="gaa9e54bfb9deb2d92de2c3f62d33793da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e54bfb9deb2d92de2c3f62d33793da">&#9670;&#160;</a></span>PIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Polling Interval register, Address offset: 0x090 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01009">1009</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa4feab4391645d092d30e5dc0562220e" name="gaa4feab4391645d092d30e5dc0562220e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4feab4391645d092d30e5dc0562220e">&#9670;&#160;</a></span>PLL1CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Configuration Register Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01102">1102</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2696e21d0422f734ca0d2c1512cf9308" name="ga2696e21d0422f734ca0d2c1512cf9308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2696e21d0422f734ca0d2c1512cf9308">&#9670;&#160;</a></span>PLL1DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Dividers Configuration Register Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01105">1105</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b785ef53a2ecc44aecb7dcc8cbc0cac" name="ga7b785ef53a2ecc44aecb7dcc8cbc0cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b785ef53a2ecc44aecb7dcc8cbc0cac">&#9670;&#160;</a></span>PLL1FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Fractional Divider Configuration Register Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01106">1106</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa21a9b51873aa0dbbb2c5b05d2ff3eb5" name="gaa21a9b51873aa0dbbb2c5b05d2ff3eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa21a9b51873aa0dbbb2c5b05d2ff3eb5">&#9670;&#160;</a></span>PLL2CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL2CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Configuration Register Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01103">1103</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga52f227b25aa5802e3f47b098b4ef5e48" name="ga52f227b25aa5802e3f47b098b4ef5e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f227b25aa5802e3f47b098b4ef5e48">&#9670;&#160;</a></span>PLL2DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL2DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Dividers Configuration Register Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01107">1107</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga53975d066303660392f2735bb3181cd0" name="ga53975d066303660392f2735bb3181cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53975d066303660392f2735bb3181cd0">&#9670;&#160;</a></span>PLL2FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL2FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Fractional Divider Configuration Register Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01108">1108</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga69942e4a2d4e4ce31ce9b06c481821ac" name="ga69942e4a2d4e4ce31ce9b06c481821ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69942e4a2d4e4ce31ce9b06c481821ac">&#9670;&#160;</a></span>PLL3CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL3CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Configuration Register Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01104">1104</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadae7511c2599c072011d33a037e33382" name="gadae7511c2599c072011d33a037e33382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae7511c2599c072011d33a037e33382">&#9670;&#160;</a></span>PLL3DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL3DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Dividers Configuration Register Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01109">1109</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae019c82ef593d7415992c3757bdfbcf3" name="gae019c82ef593d7415992c3757bdfbcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae019c82ef593d7415992c3757bdfbcf3">&#9670;&#160;</a></span>PLL3FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL3FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Fractional Divider Configuration Register Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01110">1110</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3b33272a8a8521f94fda08d4a66c58fc" name="ga3b33272a8a8521f94fda08d4a66c58fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b33272a8a8521f94fda08d4a66c58fc">&#9670;&#160;</a></span>PMCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power mode control register , Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01047">1047</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3b33272a8a8521f94fda08d4a66c58fc" name="ga3b33272a8a8521f94fda08d4a66c58fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b33272a8a8521f94fda08d4a66c58fc">&#9670;&#160;</a></span>PMCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Product Mode &amp; Config Register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01332">1332</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga64620060ab9533cea56d1c6049fbd612" name="ga64620060ab9533cea56d1c6049fbd612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64620060ab9533cea56d1c6049fbd612">&#9670;&#160;</a></span>PMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash Common memory space timing register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01551">1551</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa08e0ce7c31a7368a010a589c136f242" name="gaa08e0ce7c31a7368a010a589c136f242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa08e0ce7c31a7368a010a589c136f242">&#9670;&#160;</a></span>PMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power mode status register , Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01048">1048</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9037a11797290aef4ac48048c07e2e89" name="ga9037a11797290aef4ac48048c07e2e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9037a11797290aef4ac48048c07e2e89">&#9670;&#160;</a></span>POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC polynomial register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00265">265</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga65bff76f3af24c37708a1006d54720c7" name="ga65bff76f3af24c37708a1006d54720c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65bff76f3af24c37708a1006d54720c7">&#9670;&#160;</a></span>POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC power control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01352">1352</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf8d25514079514d38c104402f46470af" name="gaf8d25514079514d38c104402f46470af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d25514079514d38c104402f46470af">&#9670;&#160;</a></span>PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Prescaler register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01648">1648</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac9b4c6c5b29f3461ce3f875eea69f35b" name="gac9b4c6c5b29f3461ce3f875eea69f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9b4c6c5b29f3461ce3f875eea69f35b">&#9670;&#160;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01186">1186</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf455f54206b36a7cfd7441501adf7535" name="gaf455f54206b36a7cfd7441501adf7535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf455f54206b36a7cfd7441501adf7535">&#9670;&#160;</a></span>PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Prescaler register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01288">1288</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2297443719388a0591e7f0f16691c684" name="ga2297443719388a0591e7f0f16691c684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297443719388a0591e7f0f16691c684">&#9670;&#160;</a></span>PRIVBB1R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB1R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 1 register 1, Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00758">758</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9488eb09f3d5a5640b6d0e4b4023938d" name="ga9488eb09f3d5a5640b6d0e4b4023938d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9488eb09f3d5a5640b6d0e4b4023938d">&#9670;&#160;</a></span>PRIVBB1R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB1R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 1 register 2, Address offset: 0xC4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00759">759</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3a73352cab3d1324c8ab7e2989b14732" name="ga3a73352cab3d1324c8ab7e2989b14732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a73352cab3d1324c8ab7e2989b14732">&#9670;&#160;</a></span>PRIVBB1R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB1R3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 1 register 3, Address offset: 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00760">760</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7355603728c8c04f5ba04beaf1950e9c" name="ga7355603728c8c04f5ba04beaf1950e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7355603728c8c04f5ba04beaf1950e9c">&#9670;&#160;</a></span>PRIVBB1R4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB1R4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 1 register 4, Address offset: 0xCC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00761">761</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8ad65e47a8a7d585b481e1ca12e4abae" name="ga8ad65e47a8a7d585b481e1ca12e4abae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad65e47a8a7d585b481e1ca12e4abae">&#9670;&#160;</a></span>PRIVBB2R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB2R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 2 register 1, Address offset: 0x1C0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00780">780</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9515aed0ff4a0da92ff98252133bde95" name="ga9515aed0ff4a0da92ff98252133bde95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9515aed0ff4a0da92ff98252133bde95">&#9670;&#160;</a></span>PRIVBB2R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB2R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 2 register 2, Address offset: 0x1C4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00781">781</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad15e5065ecac6242353d38ae17effb6a" name="gad15e5065ecac6242353d38ae17effb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad15e5065ecac6242353d38ae17effb6a">&#9670;&#160;</a></span>PRIVBB2R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB2R3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 2 register 3, Address offset: 0x1C8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00782">782</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6cb3549b81a7fa88e85b6925d6d76614" name="ga6cb3549b81a7fa88e85b6925d6d76614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb3549b81a7fa88e85b6925d6d76614">&#9670;&#160;</a></span>PRIVBB2R4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVBB2R4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege block-based bank 2 register 4, Address offset: 0x1CC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00783">783</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA privileged configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00481">481</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH privilege configuration register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00731">731</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1de3e630390a9873884a35a3502910d1" name="ga1de3e630390a9873884a35a3502910d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1de3e630390a9873884a35a3502910d1">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPCBBx privilege configuration registers, Address offset: 0x200-0x280 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00870">870</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Privilege configuration register, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01068">1068</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Privilege configuration register Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01156">1156</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC privilege mode control register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01189">1189</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga311b9395f3f6b08c48dafdd22f3d1ee3" name="ga311b9395f3f6b08c48dafdd22f3d1ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311b9395f3f6b08c48dafdd22f3d1ee3">&#9670;&#160;</a></span>PRIVCFGR <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP privilege mode control register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01226">1226</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6cf1d42ee9a2f5b3e05232d130f834ec" name="ga6cf1d42ee9a2f5b3e05232d130f834ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf1d42ee9a2f5b3e05232d130f834ec">&#9670;&#160;</a></span>PRIVCFGR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Privilege Configuration Register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00691">691</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6cf1d42ee9a2f5b3e05232d130f834ec" name="ga6cf1d42ee9a2f5b3e05232d130f834ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf1d42ee9a2f5b3e05232d130f834ec">&#9670;&#160;</a></span>PRIVCFGR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC privilege configuration register 1, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00840">840</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44860ab16eb7ece74165a8115022afd4" name="ga44860ab16eb7ece74165a8115022afd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44860ab16eb7ece74165a8115022afd4">&#9670;&#160;</a></span>PRIVCFGR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Privilege Configuration Register 2, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00699">699</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44860ab16eb7ece74165a8115022afd4" name="ga44860ab16eb7ece74165a8115022afd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44860ab16eb7ece74165a8115022afd4">&#9670;&#160;</a></span>PRIVCFGR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC privilege configuration register 2, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00841">841</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5e1caa3fc57742d41825a5da879a3327" name="ga5e1caa3fc57742d41825a5da879a3327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1caa3fc57742d41825a5da879a3327">&#9670;&#160;</a></span>PRIVCFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRIVCFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC privilege configuration register 3, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00842">842</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9d4c753f09cbffdbe5c55008f0e8b180" name="ga9d4c753f09cbffdbe5c55008f0e8b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d4c753f09cbffdbe5c55008f0e8b180">&#9670;&#160;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00940">940</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga986e18db58469e5dd0e756b2b405b805" name="ga986e18db58469e5dd0e756b2b405b805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986e18db58469e5dd0e756b2b405b805">&#9670;&#160;</a></span>PSMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Polling Status Match register, Address offset: 0x088 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01007">1007</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7327d5955c8e4e3eb689a7ad2a1fa219" name="ga7327d5955c8e4e3eb689a7ad2a1fa219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7327d5955c8e4e3eb689a7ad2a1fa219">&#9670;&#160;</a></span>PSMKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Polling Status Mask register, Address offset: 0x080 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01005">1005</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gace87fc0c021bd9e34c1f79d3a2165ab6" name="gace87fc0c021bd9e34c1f79d3a2165ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace87fc0c021bd9e34c1f79d3a2165ab6">&#9670;&#160;</a></span>pSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t* pSource</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address of the Data to be provisioned, shall be in SRAM3 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02212">2212</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga909d70d4d88dd6731a07b76a21c8214b" name="ga909d70d4d88dd6731a07b76a21c8214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga909d70d4d88dd6731a07b76a21c8214b">&#9670;&#160;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Protocol Status register, Address offset: 0x044 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01469">1469</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabeed38529bd7b8de082e490e5d4f1727" name="gabeed38529bd7b8de082e490e5d4f1727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeed38529bd7b8de082e490e5d4f1727">&#9670;&#160;</a></span>PUPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00818">818</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa2a42c1c12dc3aec2322fb17694cdc99" name="gaa2a42c1c12dc3aec2322fb17694cdc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a42c1c12dc3aec2322fb17694cdc99">&#9670;&#160;</a></span>RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[1334]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKA RAM Address offset: 0x400 -&gt; 0x18D4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01168">1168</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaad9b0e9d2a25e4a0ecc1e5319050280a" name="gaad9b0e9d2a25e4a0ecc1e5319050280a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad9b0e9d2a25e4a0ecc1e5319050280a">&#9670;&#160;</a></span>RAMPVALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMPVALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS Ramp value register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01688">1688</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf28708479372d0271966ded96952e7e9" name="gaf28708479372d0271966ded96952e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf28708479372d0271966ded96952e7e9">&#9670;&#160;</a></span>RCFGLOCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCFGLOCKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA lock configuration register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00482">482</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa1b1b7107fcf35abe39d20f5dfc230ee" name="gaa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&#160;</a></span>RCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTIM Repetition register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00977">977</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa1b1b7107fcf35abe39d20f5dfc230ee" name="gaa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&#160;</a></span>RCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00942">942</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa7b31555400f27fecec7f6bd34e2f0ee" name="gaa7b31555400f27fecec7f6bd34e2f0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b31555400f27fecec7f6bd34e2f0ee">&#9670;&#160;</a></span>RDATA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CORDIC result register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01639">1639</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa7b31555400f27fecec7f6bd34e2f0ee" name="gaa7b31555400f27fecec7f6bd34e2f0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b31555400f27fecec7f6bd34e2f0ee">&#9670;&#160;</a></span>RDATA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Read Data register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00807">807</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8aa81f5cac584bdef4235fcc7e8fa745" name="ga8aa81f5cac584bdef4235fcc7e8fa745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa81f5cac584bdef4235fcc7e8fa745">&#9670;&#160;</a></span>RDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Received Data register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00299">299</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8aa81f5cac584bdef4235fcc7e8fa745" name="ga8aa81f5cac584bdef4235fcc7e8fa745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa81f5cac584bdef4235fcc7e8fa745">&#9670;&#160;</a></span>RDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receive Data register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01286">1286</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1ee306460ef1b9b1d7d8b63a54a2eaa5" name="ga1ee306460ef1b9b1d7d8b63a54a2eaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee306460ef1b9b1d7d8b63a54a2eaa5">&#9670;&#160;</a></span>RDWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Received Data Word register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00300">300</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9af7ed279805b92b841f3a586bebf6ff" name="ga9af7ed279805b92b841f3a586bebf6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af7ed279805b92b841f3a586bebf6ff">&#9670;&#160;</a></span>RESERVED <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00358">358</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga31675cbea6dc1b5f7de162884a4bb6eb" name="ga31675cbea6dc1b5f7de162884a4bb6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31675cbea6dc1b5f7de162884a4bb6eb">&#9670;&#160;</a></span>RESERVED <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED[52]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0xF4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00385">385</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0e5030971ec1bfd3101f83f546493c83" name="ga0e5030971ec1bfd3101f83f546493c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5030971ec1bfd3101f83f546493c83">&#9670;&#160;</a></span>RESERVED <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01084">1084</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5c0b11410c7c2684d58b63ee2ecdb398" name="ga5c0b11410c7c2684d58b63ee2ecdb398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0b11410c7c2684d58b63ee2ecdb398">&#9670;&#160;</a></span>RESERVED <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x04 to 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01297">1297</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26b5e9a74c5bddd5e704d210c0359307" name="ga26b5e9a74c5bddd5e704d210c0359307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b5e9a74c5bddd5e704d210c0359307">&#9670;&#160;</a></span>RESERVED <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED[949]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x3C &ndash; 0x3F0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01412">1412</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0e5030971ec1bfd3101f83f546493c83" name="ga0e5030971ec1bfd3101f83f546493c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5030971ec1bfd3101f83f546493c83">&#9670;&#160;</a></span>RESERVED <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x004 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00990">990</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5b8520e7736d99637204d606c1d7567d" name="ga5b8520e7736d99637204d606c1d7567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8520e7736d99637204d606c1d7567d">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Reserved[253]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved memory area Address offset: 0x0C -&gt; 0x03FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01167">1167</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01685">1685</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01553">1553</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab08951d2511e8867d6f97c25bde8848b" name="gab08951d2511e8867d6f97c25bde8848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08951d2511e8867d6f97c25bde8848b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00975">975</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01197">1197</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8d5872ef46261e096eae509eec8bc5c3" name="ga8d5872ef46261e096eae509eec8bc5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5872ef46261e096eae509eec8bc5c3">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 - 0x4C - 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01369">1369</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01667">1667</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf86c61a5d38a4fc9cef942a12744486b" name="gaf86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01227">1227</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga04abbde215c2d15692ca847c97db587d" name="ga04abbde215c2d15692ca847c97db587d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04abbde215c2d15692ca847c97db587d">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[220]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00957">957</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac65011359fbeed639df73ad3da7f4d14" name="gac65011359fbeed639df73ad3da7f4d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac65011359fbeed639df73ad3da7f4d14">&#9670;&#160;</a></span>RESERVED0 <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01431">1431</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[1/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x300 + 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01627">1627</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[2/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01590">1590</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[3/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18 - 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00420">420</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[4/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x18-0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00918">918</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[5/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 1, Address offset: 0x54 &ndash; 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00490">490</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[6/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01687">1687</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa0f50589a9bc5a56a3be99659cac7e0b" name="gaa0f50589a9bc5a56a3be99659cac7e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f50589a9bc5a56a3be99659cac7e0b">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[7/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00517">517</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[8/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 1, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4f1cf38cf5999d0058bc07ffdc092aae" name="ga4f1cf38cf5999d0058bc07ffdc092aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f1cf38cf5999d0058bc07ffdc092aae">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[9/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[128]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x100 + 0x004 - 0x100 + 0x200 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01505">1505</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[10/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x008 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01457">1457</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac4ac04e673b5b8320d53f7b0947db902" name="gac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[11/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved1, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00730">730</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[12/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved1, Address offset: 0x04-0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00865">865</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[13/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved1, Address offset: 0x04-0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00835">835</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[14/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x08-0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00298">298</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[15/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x018-0x01C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00900">900</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ef165756193844225b702fa0db10196" name="ga4ef165756193844225b702fa0db10196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef165756193844225b702fa0db10196">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[16/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00979">979</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad03de462eb3f92e5a629f830826eb096" name="gad03de462eb3f92e5a629f830826eb096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03de462eb3f92e5a629f830826eb096">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[17/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x018 - 0x024 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00471">471</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[18/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x08-0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01049">1049</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[19/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01095">1095</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[20/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02253">2253</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[21/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01207">1207</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4b817fd10262467b40d071836277e39d" name="ga4b817fd10262467b40d071836277e39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b817fd10262467b40d071836277e39d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[22/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED1, Address offset: 0x00 - 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01318">1318</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[23/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01373">1373</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[24/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24-0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01669">1669</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3fbace6e037136ce066518ee2fade33d" name="ga3fbace6e037136ce066518ee2fade33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbace6e037136ce066518ee2fade33d">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[25/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x44 &ndash; 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01234">1234</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ef165756193844225b702fa0db10196" name="ga4ef165756193844225b702fa0db10196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef165756193844225b702fa0db10196">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[26/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01436">1436</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga28d88d9a08aab1adbebea61c42ef901e" name="ga28d88d9a08aab1adbebea61c42ef901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d88d9a08aab1adbebea61c42ef901e">&#9670;&#160;</a></span>RESERVED1 <span class="overload">[27/27]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x018-0x01C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00995">995</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadeb6ae49962babde450be9ef9900ae9d" name="gadeb6ae49962babde450be9ef9900ae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeb6ae49962babde450be9ef9900ae9d">&#9670;&#160;</a></span>RESERVED10 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0B8 - 0x0C4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01620">1620</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7c173f2fa5c4ef64aafebcccaebf05fd" name="ga7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">&#9670;&#160;</a></span>RESERVED10 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00543">543</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadeb6ae49962babde450be9ef9900ae9d" name="gadeb6ae49962babde450be9ef9900ae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeb6ae49962babde450be9ef9900ae9d">&#9670;&#160;</a></span>RESERVED10 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved10, Address offset: 0x1D0-0x1DC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00784">784</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7c173f2fa5c4ef64aafebcccaebf05fd" name="ga7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">&#9670;&#160;</a></span>RESERVED10 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01125">1125</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7c173f2fa5c4ef64aafebcccaebf05fd" name="ga7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c173f2fa5c4ef64aafebcccaebf05fd">&#9670;&#160;</a></span>RESERVED10 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01014">1014</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7a9ed57582b903c780e027d9a7aeca8" name="gad7a9ed57582b903c780e027d9a7aeca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a9ed57582b903c780e027d9a7aeca8">&#9670;&#160;</a></span>RESERVED11 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED11[54]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00547">547</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga006b67eb980ddd040471a37b2a12523c" name="ga006b67eb980ddd040471a37b2a12523c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006b67eb980ddd040471a37b2a12523c">&#9670;&#160;</a></span>RESERVED11 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01128">1128</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga34ee3844167dd0d27308b035c8da3153" name="ga34ee3844167dd0d27308b035c8da3153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34ee3844167dd0d27308b035c8da3153">&#9670;&#160;</a></span>RESERVED11 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED11[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x114-0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01016">1016</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga86e43b4d2a9d12d4f73b5b47656075c1" name="ga86e43b4d2a9d12d4f73b5b47656075c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e43b4d2a9d12d4f73b5b47656075c1">&#9670;&#160;</a></span>RESERVED12 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED12[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00550">550</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaace322ac32d7e63fe1054ae34c9aac31" name="gaace322ac32d7e63fe1054ae34c9aac31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace322ac32d7e63fe1054ae34c9aac31">&#9670;&#160;</a></span>RESERVED12 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x124-0x12C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01018">1018</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga98a3c5b865d90cd7d2de44aefbc368e4" name="ga98a3c5b865d90cd7d2de44aefbc368e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a3c5b865d90cd7d2de44aefbc368e4">&#9670;&#160;</a></span>RESERVED13 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED13[59]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00552">552</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0be4d53f7b82edf2cada852986a9512a" name="ga0be4d53f7b82edf2cada852986a9512a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be4d53f7b82edf2cada852986a9512a">&#9670;&#160;</a></span>RESERVED13 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x98 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01130">1130</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabb7f09c50b40cfb717c6c876e4a7c29e" name="gabb7f09c50b40cfb717c6c876e4a7c29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb7f09c50b40cfb717c6c876e4a7c29e">&#9670;&#160;</a></span>RESERVED13 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED13[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x134-0x13C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01020">1020</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab51894f9103680a6a88e1e2e66abf5d9" name="gab51894f9103680a6a88e1e2e66abf5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51894f9103680a6a88e1e2e66abf5d9">&#9670;&#160;</a></span>RESERVED14 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED14[248]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00561">561</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga66b3c835bc48447ada8fe2e0fd148040" name="ga66b3c835bc48447ada8fe2e0fd148040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b3c835bc48447ada8fe2e0fd148040">&#9670;&#160;</a></span>RESERVED14 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0xAC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01135">1135</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga66b3c835bc48447ada8fe2e0fd148040" name="ga66b3c835bc48447ada8fe2e0fd148040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b3c835bc48447ada8fe2e0fd148040">&#9670;&#160;</a></span>RESERVED14 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01022">1022</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga96bcbb5b618a21ce3d119cc649f10318" name="ga96bcbb5b618a21ce3d119cc649f10318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bcbb5b618a21ce3d119cc649f10318">&#9670;&#160;</a></span>RESERVED15 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED15[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00567">567</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaabbe020c0994f2f5523536d5a3acf090" name="gaabbe020c0994f2f5523536d5a3acf090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabbe020c0994f2f5523536d5a3acf090">&#9670;&#160;</a></span>RESERVED15 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0xB8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01138">1138</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaabbe020c0994f2f5523536d5a3acf090" name="gaabbe020c0994f2f5523536d5a3acf090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabbe020c0994f2f5523536d5a3acf090">&#9670;&#160;</a></span>RESERVED15 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01024">1024</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6b8cf4b5abc39cd8f99377348ee5300b" name="ga6b8cf4b5abc39cd8f99377348ee5300b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8cf4b5abc39cd8f99377348ee5300b">&#9670;&#160;</a></span>RESERVED16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED16[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00570">570</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad5c6645d5958ea0c8475a9f217742341" name="gad5c6645d5958ea0c8475a9f217742341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5c6645d5958ea0c8475a9f217742341">&#9670;&#160;</a></span>RESERVED16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED16[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x154-0x15C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01026">1026</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4492fdd9f6b5071e4b7989df031cd418" name="ga4492fdd9f6b5071e4b7989df031cd418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4492fdd9f6b5071e4b7989df031cd418">&#9670;&#160;</a></span>RESERVED17 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED17[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00572">572</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6c605b6b6c09b884d683b0fe61042dd1" name="ga6c605b6b6c09b884d683b0fe61042dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c605b6b6c09b884d683b0fe61042dd1">&#9670;&#160;</a></span>RESERVED17 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01140">1140</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6666c7a49a36593a52bfdca6094126ec" name="ga6666c7a49a36593a52bfdca6094126ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6666c7a49a36593a52bfdca6094126ec">&#9670;&#160;</a></span>RESERVED17 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED17[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x164-0x17C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01028">1028</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4d9a5a999defff802bb8a06d8163ce86" name="ga4d9a5a999defff802bb8a06d8163ce86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9a5a999defff802bb8a06d8163ce86">&#9670;&#160;</a></span>RESERVED18 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED18[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00575">575</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga34eed753f42464ee8b12846ee3229f40" name="ga34eed753f42464ee8b12846ee3229f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34eed753f42464ee8b12846ee3229f40">&#9670;&#160;</a></span>RESERVED18 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0xD4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01145">1145</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga34eed753f42464ee8b12846ee3229f40" name="ga34eed753f42464ee8b12846ee3229f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34eed753f42464ee8b12846ee3229f40">&#9670;&#160;</a></span>RESERVED18 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x184 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01030">1030</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacc00f0dbc67debc4765b609ed4b5489c" name="gacc00f0dbc67debc4765b609ed4b5489c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc00f0dbc67debc4765b609ed4b5489c">&#9670;&#160;</a></span>RESERVED19 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED19[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00577">577</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1e1c2ce7448f68762f6c2eb3aa4643a8" name="ga1e1c2ce7448f68762f6c2eb3aa4643a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1c2ce7448f68762f6c2eb3aa4643a8">&#9670;&#160;</a></span>RESERVED19 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xEC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01151">1151</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1e1c2ce7448f68762f6c2eb3aa4643a8" name="ga1e1c2ce7448f68762f6c2eb3aa4643a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1c2ce7448f68762f6c2eb3aa4643a8">&#9670;&#160;</a></span>RESERVED19 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x18C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01032">1032</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[1/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01594">1594</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[2/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00263">263</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab3a06e2c31bc558bda13b677f0d9d068" name="gab3a06e2c31bc558bda13b677f0d9d068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a06e2c31bc558bda13b677f0d9d068">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[3/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[54]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x24 - 0xF8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00422">422</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1b8db476d2f152499f3014c8db1dca5a" name="ga1b8db476d2f152499f3014c8db1dca5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8db476d2f152499f3014c8db1dca5a">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[4/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[10]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 2, Address offset: 0x68 &ndash; 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00494">494</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[5/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01690">1690</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[6/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00519">519</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9ac7a69e9c5dba0b2a762600543fcf42" name="ga9ac7a69e9c5dba0b2a762600543fcf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac7a69e9c5dba0b2a762600543fcf42">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[7/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 2, 0x3C&ndash; 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00700">700</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3167a6e4972a1f90ce0e846a62097085" name="ga3167a6e4972a1f90ce0e846a62097085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3167a6e4972a1f90ce0e846a62097085">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[8/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[58]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x100 + 0x208 - 0x100 + 0x2EC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01507">1507</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6f5da9a4bd236721b4dae0a04987d684" name="ga6f5da9a4bd236721b4dae0a04987d684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f5da9a4bd236721b4dae0a04987d684">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[9/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x030 - 0x03C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01467">1467</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[10/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved2, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00735">735</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga55b1031e64996c45be6233a351b093ff" name="ga55b1031e64996c45be6233a351b093ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b1031e64996c45be6233a351b093ff">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[11/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[59]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved2, Address offset: 0x14-0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00867">867</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[12/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00839">839</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac84e46d43688bcc569d63b1da667e497" name="gac84e46d43688bcc569d63b1da667e497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84e46d43688bcc569d63b1da667e497">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[13/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x28-0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00305">305</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac84e46d43688bcc569d63b1da667e497" name="gac84e46d43688bcc569d63b1da667e497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac84e46d43688bcc569d63b1da667e497">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[14/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x18-0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01052">1052</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c9b972a304c0e08ca27cbe57627c496" name="ga4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[15/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01101">1101</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad01f74049d54369c31f8d545194d87a3" name="gad01f74049d54369c31f8d545194d87a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad01f74049d54369c31f8d545194d87a3">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[16/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01322">1322</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8b8603b7573b23b95e0c28befdeb5617" name="ga8b8603b7573b23b95e0c28befdeb5617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8603b7573b23b95e0c28befdeb5617">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[17/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x6C-0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01376">1376</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafa70d795ffe61b2e115a24867fe1412f" name="gafa70d795ffe61b2e115a24867fe1412f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa70d795ffe61b2e115a24867fe1412f">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[18/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x34-0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01671">1671</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafcb706279202a5882f78bb9784620e17" name="gafcb706279202a5882f78bb9784620e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb706279202a5882f78bb9784620e17">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[19/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[42]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x58 &ndash; 0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01237">1237</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga10ff13a8dce64d621902cf070aa15467" name="ga10ff13a8dce64d621902cf070aa15467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10ff13a8dce64d621902cf070aa15467">&#9670;&#160;</a></span>RESERVED2 <span class="overload">[20/20]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x028-0x03C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00998">998</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadef8c4baa5eec953c92ed5ee3c5fa31c" name="gadef8c4baa5eec953c92ed5ee3c5fa31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadef8c4baa5eec953c92ed5ee3c5fa31c">&#9670;&#160;</a></span>RESERVED20 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED20[65]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00582">582</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga426767a641de352cdc831103266e40c8" name="ga426767a641de352cdc831103266e40c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga426767a641de352cdc831103266e40c8">&#9670;&#160;</a></span>RESERVED20 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED20[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0xF8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01154">1154</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaba563510fd3f2eb1900ee026927911bf" name="gaba563510fd3f2eb1900ee026927911bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba563510fd3f2eb1900ee026927911bf">&#9670;&#160;</a></span>RESERVED20 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED20[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x194-0x19C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01034">1034</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2e7685153c54df4502147168c55e7ad4" name="ga2e7685153c54df4502147168c55e7ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7685153c54df4502147168c55e7ad4">&#9670;&#160;</a></span>RESERVED21 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED21[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00585">585</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabc9efb20db7d251f9fe1255c7e2edbc5" name="gabc9efb20db7d251f9fe1255c7e2edbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9efb20db7d251f9fe1255c7e2edbc5">&#9670;&#160;</a></span>RESERVED21 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED21[23]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1A4-0x1FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01036">1036</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga98e556e42719c50d5000108e9d6f9420" name="ga98e556e42719c50d5000108e9d6f9420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e556e42719c50d5000108e9d6f9420">&#9670;&#160;</a></span>RESERVED22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED22[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00590">590</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacce11421910e4902c2da933e5fb96f59" name="gacce11421910e4902c2da933e5fb96f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce11421910e4902c2da933e5fb96f59">&#9670;&#160;</a></span>RESERVED23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED23[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00593">593</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaca9d24d383b63cc5062ad91a1e4d2a6c" name="gaca9d24d383b63cc5062ad91a1e4d2a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca9d24d383b63cc5062ad91a1e4d2a6c">&#9670;&#160;</a></span>RESERVED24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED24[108]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00598">598</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9b42380d04f4b980f1f6eb515e1e0051" name="ga9b42380d04f4b980f1f6eb515e1e0051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b42380d04f4b980f1f6eb515e1e0051">&#9670;&#160;</a></span>RESERVED25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00606">606</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa70e9aea8324cc824ce4c67867df6add" name="gaa70e9aea8324cc824ce4c67867df6add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa70e9aea8324cc824ce4c67867df6add">&#9670;&#160;</a></span>RESERVED26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED26[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00608">608</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8627d7b6b17b5242999329115b566dee" name="ga8627d7b6b17b5242999329115b566dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8627d7b6b17b5242999329115b566dee">&#9670;&#160;</a></span>RESERVED27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED27[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00611">611</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6fbac6211d04f213189c888d3750178b" name="ga6fbac6211d04f213189c888d3750178b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fbac6211d04f213189c888d3750178b">&#9670;&#160;</a></span>RESERVED28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00613">613</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga11e91f3b6113507f5f56bd2f32a9014b" name="ga11e91f3b6113507f5f56bd2f32a9014b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e91f3b6113507f5f56bd2f32a9014b">&#9670;&#160;</a></span>RESERVED29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED29[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00620">620</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[1/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01600">1600</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3008fbdf84a7a11b6bcd22e918d7e637" name="ga3008fbdf84a7a11b6bcd22e918d7e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3008fbdf84a7a11b6bcd22e918d7e637">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[2/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[246]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00266">266</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacfe433e1daadf2542c91d12e676617f9" name="gacfe433e1daadf2542c91d12e676617f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfe433e1daadf2542c91d12e676617f9">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[3/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[945]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x10C - 0xFCC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00427">427</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga61ce1cda5c1a5d1759798d1d926f034f" name="ga61ce1cda5c1a5d1759798d1d926f034f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ce1cda5c1a5d1759798d1d926f034f">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[4/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 3, Address offset: 0xAC &ndash; 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00502">502</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[5/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00521">521</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade4069984b217d62abbb647830016682" name="gade4069984b217d62abbb647830016682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4069984b217d62abbb647830016682">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[6/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 3, 0x74 &ndash; 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00703">703</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[7/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x04C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01471">1471</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab6f0f833dbe064708de75d95c68c32fd" name="gab6f0f833dbe064708de75d95c68c32fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f0f833dbe064708de75d95c68c32fd">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[8/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved3, Address offset: 0x58-0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00738">738</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga84fb3289086ebb9a245dcc198344bb65" name="ga84fb3289086ebb9a245dcc198344bb65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fb3289086ebb9a245dcc198344bb65">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[9/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved3, Address offset: 0x180-0x1FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00869">869</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6c9cfe8d716e5c7979236e43a803600c" name="ga6c9cfe8d716e5c7979236e43a803600c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c9cfe8d716e5c7979236e43a803600c">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[10/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved3, Address offset: 0x2C-0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00843">843</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab6f0f833dbe064708de75d95c68c32fd" name="gab6f0f833dbe064708de75d95c68c32fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f0f833dbe064708de75d95c68c32fd">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[11/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x38-0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00308">308</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[12/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01064">1064</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade4069984b217d62abbb647830016682" name="gade4069984b217d62abbb647830016682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4069984b217d62abbb647830016682">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[13/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED3, Address offset: 0x28 - 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01325">1325</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2b40c5e36a5e861490988275499e158" name="gaf2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3 <span class="overload">[14/14]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x044 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01000">1000</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf0db6fcba77862a61d810ec7027f21d1" name="gaf0db6fcba77862a61d810ec7027f21d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0db6fcba77862a61d810ec7027f21d1">&#9670;&#160;</a></span>RESERVED30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED30[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00622">622</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga21beab6eea1599742d4a6ae11424a133" name="ga21beab6eea1599742d4a6ae11424a133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21beab6eea1599742d4a6ae11424a133">&#9670;&#160;</a></span>RESERVED31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED31[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00627">627</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga03cfccf2fedbfd9d4204ffa97a28812e" name="ga03cfccf2fedbfd9d4204ffa97a28812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03cfccf2fedbfd9d4204ffa97a28812e">&#9670;&#160;</a></span>RESERVED32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED32[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00633">633</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5a3164553b05beb13f8a2b4cd9a90f2c" name="ga5a3164553b05beb13f8a2b4cd9a90f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a3164553b05beb13f8a2b4cd9a90f2c">&#9670;&#160;</a></span>RESERVED33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED33[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6ed40a2481e3a9e8087bdd913228736b" name="ga6ed40a2481e3a9e8087bdd913228736b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed40a2481e3a9e8087bdd913228736b">&#9670;&#160;</a></span>RESERVED34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED34[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga21d5a4e8c95e2eecaafc6ccb36c71519" name="ga21d5a4e8c95e2eecaafc6ccb36c71519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d5a4e8c95e2eecaafc6ccb36c71519">&#9670;&#160;</a></span>RESERVED35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED35[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00641">641</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5f24cb84f1203de123236cc5125706e4" name="ga5f24cb84f1203de123236cc5125706e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f24cb84f1203de123236cc5125706e4">&#9670;&#160;</a></span>RESERVED36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED36[177]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabef71471ccfa60e02f96726dbc5c4143" name="gabef71471ccfa60e02f96726dbc5c4143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef71471ccfa60e02f96726dbc5c4143">&#9670;&#160;</a></span>RESERVED37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED37[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00651">651</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad6ba1cb77b07839c67b3af48439bc403" name="gad6ba1cb77b07839c67b3af48439bc403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ba1cb77b07839c67b3af48439bc403">&#9670;&#160;</a></span>RESERVED38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED38[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00655">655</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae026b985af45f46f579ea0290783fbd6" name="gae026b985af45f46f579ea0290783fbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae026b985af45f46f579ea0290783fbd6">&#9670;&#160;</a></span>RESERVED39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00657">657</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac0018930ee9f18afda25b695b9a4ec16" name="gac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01601">1601</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26a809438fc4550cec0c219bffed0f3a" name="ga26a809438fc4550cec0c219bffed0f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26a809438fc4550cec0c219bffed0f3a">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00524">524</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26a809438fc4550cec0c219bffed0f3a" name="ga26a809438fc4550cec0c219bffed0f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26a809438fc4550cec0c219bffed0f3a">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 4, 0x88 &ndash; 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00706">706</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga347aa8896e2bf52030fab5519af7c3d5" name="ga347aa8896e2bf52030fab5519af7c3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga347aa8896e2bf52030fab5519af7c3d5">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x060 - 0x07C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01476">1476</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga26a809438fc4550cec0c219bffed0f3a" name="ga26a809438fc4550cec0c219bffed0f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26a809438fc4550cec0c219bffed0f3a">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved4, Address offset: 0x78-0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00745">745</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7ddf7c5c07df077c74c0ce1c16ca1210" name="ga7ddf7c5c07df077c74c0ce1c16ca1210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ddf7c5c07df077c74c0ce1c16ca1210">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x44-0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00310">310</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9f5627bbbc2f2af4fdf3f6e986d7638b" name="ga9f5627bbbc2f2af4fdf3f6e986d7638b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5627bbbc2f2af4fdf3f6e986d7638b">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[43]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x54-0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01066">1066</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa719c69e6b4797013f86a752ffef2bce" name="gaa719c69e6b4797013f86a752ffef2bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa719c69e6b4797013f86a752ffef2bce">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[26]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED4, Address offset: 0x38 - 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01327">1327</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac0018930ee9f18afda25b695b9a4ec16" name="gac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4 <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x04C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01002">1002</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae7198f3e9f9832f5444cedadd2cbc56e" name="gae7198f3e9f9832f5444cedadd2cbc56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7198f3e9f9832f5444cedadd2cbc56e">&#9670;&#160;</a></span>RESERVED40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00660">660</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga50a0bef8a90d25e69f039215d2ed3e5e" name="ga50a0bef8a90d25e69f039215d2ed3e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a0bef8a90d25e69f039215d2ed3e5e">&#9670;&#160;</a></span>RESERVED41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00667">667</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga32a7fc16390a12d47af31cc74568aa42" name="ga32a7fc16390a12d47af31cc74568aa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a7fc16390a12d47af31cc74568aa42">&#9670;&#160;</a></span>RESERVED42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00669">669</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga361e1ff7afb65b4eb34e4a3c5e53427a" name="ga361e1ff7afb65b4eb34e4a3c5e53427a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361e1ff7afb65b4eb34e4a3c5e53427a">&#9670;&#160;</a></span>RESERVED43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00671">671</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf2fa97fb0e7ce8175f672bfbf465e155" name="gaf2fa97fb0e7ce8175f672bfbf465e155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2fa97fb0e7ce8175f672bfbf465e155">&#9670;&#160;</a></span>RESERVED44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00673">673</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga404d3c78a6f380ece392f4f2c011b89e" name="ga404d3c78a6f380ece392f4f2c011b89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404d3c78a6f380ece392f4f2c011b89e">&#9670;&#160;</a></span>RESERVED45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED45[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00676">676</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1d2725eae5695077cb750951c99f7ec8" name="ga1d2725eae5695077cb750951c99f7ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2725eae5695077cb750951c99f7ec8">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50 - 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01603">1603</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab4e8984142ff0c4ead5a12076f773f9e" name="gab4e8984142ff0c4ead5a12076f773f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e8984142ff0c4ead5a12076f773f9e">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00526">526</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadb4bebbe6b0ac5c1518bc6efb1086fd9" name="gadb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x08C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01480">1480</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac0eb05794aeee3b4ed69c8fe54c9be3b" name="gac0eb05794aeee3b4ed69c8fe54c9be3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0eb05794aeee3b4ed69c8fe54c9be3b">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved5, Address offset: 0x98-0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00752">752</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadb4bebbe6b0ac5c1518bc6efb1086fd9" name="gadb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00314">314</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadb4bebbe6b0ac5c1518bc6efb1086fd9" name="gadb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01111">1111</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab4e8984142ff0c4ead5a12076f773f9e" name="gab4e8984142ff0c4ead5a12076f773f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e8984142ff0c4ead5a12076f773f9e">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED5, Address offset: 0xA4 - 0xBC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01329">1329</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b" name="ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd3ec48c3bfa2abfa6d5ab32f99fc6b">&#9670;&#160;</a></span>RESERVED5 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[11]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x054-0x07C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01004">1004</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga354d8c62ae1714a3cb370ec09c810c82" name="ga354d8c62ae1714a3cb370ec09c810c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354d8c62ae1714a3cb370ec09c810c82">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x70 - 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01608">1608</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga436b0a0901fb6307a7579a26a4eb05eb" name="ga436b0a0901fb6307a7579a26a4eb05eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436b0a0901fb6307a7579a26a4eb05eb">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00528">528</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab82e625880640f59562f37478966c979" name="gab82e625880640f59562f37478966c979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab82e625880640f59562f37478966c979">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A0 - 0x0BC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01485">1485</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga354d8c62ae1714a3cb370ec09c810c82" name="ga354d8c62ae1714a3cb370ec09c810c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354d8c62ae1714a3cb370ec09c810c82">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved6, Address offset: 0xB0-0xBC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00757">757</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga436b0a0901fb6307a7579a26a4eb05eb" name="ga436b0a0901fb6307a7579a26a4eb05eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436b0a0901fb6307a7579a26a4eb05eb">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x74-0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00317">317</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga540dca302294444f48c31655a7496a3a" name="ga540dca302294444f48c31655a7496a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540dca302294444f48c31655a7496a3a">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01115">1115</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga21735c7090db69b00407eb6e6cc03abf" name="ga21735c7090db69b00407eb6e6cc03abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21735c7090db69b00407eb6e6cc03abf">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[15]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED6, Address offset: 0xC4 - 0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01331">1331</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga540dca302294444f48c31655a7496a3a" name="ga540dca302294444f48c31655a7496a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540dca302294444f48c31655a7496a3a">&#9670;&#160;</a></span>RESERVED6 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x084 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01006">1006</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga80b22719391f17134177b18fa7e8ad13" name="ga80b22719391f17134177b18fa7e8ad13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b22719391f17134177b18fa7e8ad13">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x090 - 0x09C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01613">1613</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6be3d40baea405ecaf6b38462357dac0" name="ga6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00532">532</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga80b22719391f17134177b18fa7e8ad13" name="ga80b22719391f17134177b18fa7e8ad13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b22719391f17134177b18fa7e8ad13">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved7, Address offset: 0xD0-0xDC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00762">762</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga77d301cb239881c85459eae5d3783dbc" name="ga77d301cb239881c85459eae5d3783dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d301cb239881c85459eae5d3783dbc">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x98-0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00320">320</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6be3d40baea405ecaf6b38462357dac0" name="ga6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01118">1118</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6be3d40baea405ecaf6b38462357dac0" name="ga6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED7, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01335">1335</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6be3d40baea405ecaf6b38462357dac0" name="ga6be3d40baea405ecaf6b38462357dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be3d40baea405ecaf6b38462357dac0">&#9670;&#160;</a></span>RESERVED7 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x08C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01008">1008</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf9aea66fa3452ae47d2b938898b1c094" name="gaf9aea66fa3452ae47d2b938898b1c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9aea66fa3452ae47d2b938898b1c094">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01616">1616</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga43eaa12957edad1f2a3aa4953c7e40a6" name="ga43eaa12957edad1f2a3aa4953c7e40a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43eaa12957edad1f2a3aa4953c7e40a6">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00535">535</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga670aa716f0a19690090744bec52a69b2" name="ga670aa716f0a19690090744bec52a69b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670aa716f0a19690090744bec52a69b2">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[37]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved8, Address offset: 0x10C-0x19C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00774">774</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2e60bc2eefc18398fb2459d1b44453e5" name="ga2e60bc2eefc18398fb2459d1b44453e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e60bc2eefc18398fb2459d1b44453e5">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED8, Address offset: 0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01339">1339</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga558d002de13be220e3895e26a7da4e0a" name="ga558d002de13be220e3895e26a7da4e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558d002de13be220e3895e26a7da4e0a">&#9670;&#160;</a></span>RESERVED8 <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[27]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x094-0x0FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01010">1010</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad5e6ea0a37a7f654716cd4036ad9d54a" name="gad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0AC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01617">1617</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabc6fc072d733f34f925188ed6c2bf446" name="gabc6fc072d733f34f925188ed6c2bf446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc6fc072d733f34f925188ed6c2bf446">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00540">540</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44a4e3543b962311b72a98e2b7032ebe" name="ga44a4e3543b962311b72a98e2b7032ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a4e3543b962311b72a98e2b7032ebe">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved9, Address offset: 0x1B0-0x1BC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00779">779</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga89374cc638b7a8846cadbfca23a909f8" name="ga89374cc638b7a8846cadbfca23a909f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89374cc638b7a8846cadbfca23a909f8">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xAC-0xBC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00324">324</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad5e6ea0a37a7f654716cd4036ad9d54a" name="gad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01120">1120</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacd9c5219244db4ef1d5a326d61eef706" name="gacd9c5219244db4ef1d5a326d61eef706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9c5219244db4ef1d5a326d61eef706">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED9, Address offset: 0x124 - 0x140 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01341">1341</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad5e6ea0a37a7f654716cd4036ad9d54a" name="gad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e6ea0a37a7f654716cd4036ad9d54a">&#9670;&#160;</a></span>RESERVED9 <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01012">1012</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b0ee0dc541683266dfab6335abca891" name="ga7b0ee0dc541683266dfab6335abca891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0ee0dc541683266dfab6335abca891">&#9670;&#160;</a></span>RESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 1 register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01357">1357</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4d99c78dffdb6e81e8f6b7abec263419" name="ga4d99c78dffdb6e81e8f6b7abec263419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d99c78dffdb6e81e8f6b7abec263419">&#9670;&#160;</a></span>RESP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 2 register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01358">1358</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3da04fbdd44f48a1840e5e0a6295f3cf" name="ga3da04fbdd44f48a1840e5e0a6295f3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3da04fbdd44f48a1840e5e0a6295f3cf">&#9670;&#160;</a></span>RESP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 3 register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01359">1359</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac760383de212de696f504e744c6fca7e" name="gac760383de212de696f504e744c6fca7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac760383de212de696f504e744c6fca7e">&#9670;&#160;</a></span>RESP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 4 register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01360">1360</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaad371db807e2db4a2edf05b3f2f4b6cd" name="gaad371db807e2db4a2edf05b3f2f4b6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad371db807e2db4a2edf05b3f2f4b6cd">&#9670;&#160;</a></span>RESPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC command response register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01356">1356</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga82302d123af7054d43830576c8049617" name="ga82302d123af7054d43830576c8049617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82302d123af7054d43830576c8049617">&#9670;&#160;</a></span>RHMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RHMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Read hit monitor register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00916">916</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6deac9db4276f5f49e6c450bb85f08c9" name="ga6deac9db4276f5f49e6c450bb85f08c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6deac9db4276f5f49e6c450bb85f08c9">&#9670;&#160;</a></span>RIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI raw interrupt status register, Address offset: 0x008 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00467">467</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa196fddf0ba7d6e3ce29bdb04eb38b94" name="gaa196fddf0ba7d6e3ce29bdb04eb38b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa196fddf0ba7d6e3ce29bdb04eb38b94">&#9670;&#160;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI raw interrupt status register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00449">449</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7015e1046dbd3ea8783b33dc11a69e52" name="ga7015e1046dbd3ea8783b33dc11a69e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7015e1046dbd3ea8783b33dc11a69e52">&#9670;&#160;</a></span>RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Reload register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01649">1649</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga00e43adc5e36f7e6ef94b89fba493522" name="ga00e43adc5e36f7e6ef94b89fba493522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e43adc5e36f7e6ef94b89fba493522">&#9670;&#160;</a></span>RMMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Read miss monitor register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00917">917</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaed92ad6e80b4c577d8f78cb77ac11f4e" name="gaed92ad6e80b4c577d8f78cb77ac11f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed92ad6e80b4c577d8f78cb77ac11f4e">&#9670;&#160;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Received Message register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00309">309</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1eb631cba78cb1fd8e5ec3dcb7973650" name="ga1eb631cba78cb1fd8e5ec3dcb7973650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eb631cba78cb1fd8e5ec3dcb7973650">&#9670;&#160;</a></span>RPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising Pending Register 1, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00688">688</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga85c7a6ce19b3b333127bc049cf19a222" name="ga85c7a6ce19b3b333127bc049cf19a222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c7a6ce19b3b333127bc049cf19a222">&#9670;&#160;</a></span>RPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising Pending Register 2, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00696">696</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaab90d7451f8af4b6e6fd1de6c72d8f22" name="gaab90d7451f8af4b6e6fd1de6c72d8f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab90d7451f8af4b6e6fd1de6c72d8f22">&#9670;&#160;</a></span>RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Request register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01283">1283</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae5f9c8063f723c023aba8bf9e3a47236" name="gae5f9c8063f723c023aba8bf9e3a47236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f9c8063f723c023aba8bf9e3a47236">&#9670;&#160;</a></span>RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Reset status Register Address offset: 0xF4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01153">1153</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaba7e25109836cea76da27f3aeed47c4a" name="gaba7e25109836cea76da27f3aeed47c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7e25109836cea76da27f3aeed47c4a">&#9670;&#160;</a></span>RSSCMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSSCMDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS RSS Command Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01326">1326</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf702fd1614d8606cf715e9f961f2e381" name="gaf702fd1614d8606cf715e9f961f2e381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf702fd1614d8606cf715e9f961f2e381">&#9670;&#160;</a></span>RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Receiver Time Out register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01282">1282</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9977ed8528793541e579a317b264e657" name="ga9977ed8528793541e579a317b264e657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9977ed8528793541e579a317b264e657">&#9670;&#160;</a></span>RTSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising Trigger Selection Register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00685">685</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga07bacdf23d9c3a8692d99cc2930c1ed1" name="ga07bacdf23d9c3a8692d99cc2930c1ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07bacdf23d9c3a8692d99cc2930c1ed1">&#9670;&#160;</a></span>RTSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Rising Trigger Selection Register 2, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00693">693</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacfa1ae20aeb2b84ef6e175171b7fc05a" name="gacfa1ae20aeb2b84ef6e175171b7fc05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa1ae20aeb2b84ef6e175171b7fc05a">&#9670;&#160;</a></span>RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN RAM Watchdog register, Address offset: 0x014 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01460">1460</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gade1537301e42df2f48fe05667f9e68ab" name="gade1537301e42df2f48fe05667f9e68ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade1537301e42df2f48fe05667f9e68ab">&#9670;&#160;</a></span>RX_ORDEXT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX_ORDEXT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Rx ordered set extension 1 register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01410">1410</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4408c2afcf687125d3918a30bcae1106" name="ga4408c2afcf687125d3918a30bcae1106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4408c2afcf687125d3918a30bcae1106">&#9670;&#160;</a></span>RX_ORDEXT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX_ORDEXT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Rx ordered set extension 2 register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01411">1411</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae205df745c4f66fc3dbacd94bc353b40" name="gae205df745c4f66fc3dbacd94bc353b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae205df745c4f66fc3dbacd94bc353b40">&#9670;&#160;</a></span>RX_ORDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX_ORDSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Rx ordered set type register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01407">1407</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad1f8caae3b2e09ed2479301f56e3df80" name="gad1f8caae3b2e09ed2479301f56e3df80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f8caae3b2e09ed2479301f56e3df80">&#9670;&#160;</a></span>RX_PAYSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RX_PAYSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Rx payload size register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01408">1408</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8f9f169eae931c4258c326c8867888bd" name="ga8f9f169eae931c4258c326c8867888bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f9f169eae931c4258c326c8867888bd">&#9670;&#160;</a></span>RXBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXBD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reception buffer address </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01447">1447</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga505aefeb85c1fb3f333aed65a90320c3" name="ga505aefeb85c1fb3f333aed65a90320c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga505aefeb85c1fb3f333aed65a90320c3">&#9670;&#160;</a></span>RXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receiver CRC register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01674">1674</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9bf29a9104cb5569823ab892174f9c8c" name="ga9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Rx Data Register, Address offset:0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01522">1522</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9bf29a9104cb5569823ab892174f9c8c" name="ga9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Receive data register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00287">287</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9bf29a9104cb5569823ab892174f9c8c" name="ga9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Receive data register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01670">1670</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9bf29a9104cb5569823ab892174f9c8c" name="ga9bf29a9104cb5569823ab892174f9c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf29a9104cb5569823ab892174f9c8c">&#9670;&#160;</a></span>RXDR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Rx data register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01409">1409</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga44e82fba635d5f8dcf81bb8a1652ff8d" name="ga44e82fba635d5f8dcf81bb8a1652ff8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e82fba635d5f8dcf81bb8a1652ff8d">&#9670;&#160;</a></span>RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01482">1482</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7dd4a44a328b5c1b90288f2d9f7561ab" name="ga7dd4a44a328b5c1b90288f2d9f7561ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dd4a44a328b5c1b90288f2d9f7561ab">&#9670;&#160;</a></span>RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Rx FIFO 0 Status register, Address offset: 0x090 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01481">1481</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa2ecba07f23cf2933186251dc0daf73c" name="gaa2ecba07f23cf2933186251dc0daf73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ecba07f23cf2933186251dc0daf73c">&#9670;&#160;</a></span>RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01484">1484</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadd7915afdd5454d4eb76c9f2c76feea3" name="gadd7915afdd5454d4eb76c9f2c76feea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7915afdd5454d4eb76c9f2c76feea3">&#9670;&#160;</a></span>RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Rx FIFO 1 Status register, Address offset: 0x098 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01483">1483</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga504c4a37aa4e7840305d30af1e3baf96" name="ga504c4a37aa4e7840305d30af1e3baf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga504c4a37aa4e7840305d30af1e3baf96">&#9670;&#160;</a></span>RXGFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXGFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Global Filter Configuration register, Address offset: 0x080 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01477">1477</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae57aaaf014c0676011e4ad2d0907408c" name="gae57aaaf014c0676011e4ad2d0907408c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57aaaf014c0676011e4ad2d0907408c">&#9670;&#160;</a></span>S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s__p_func_type_def.html">S_pFuncTypeDef</a> S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02254">2254</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1f2df02614464596cdfcfea4a5cbfeab" name="ga1f2df02614464596cdfcfea4a5cbfeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2df02614464596cdfcfea4a5cbfeab">&#9670;&#160;</a></span>SCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Supply configuration control register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01057">1057</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga64a95891ad3e904dd5548112539c1c98" name="ga64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a95891ad3e904dd5548112539c1c98">&#9670;&#160;</a></span>SCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC status Clear register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01205">1205</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga64a95891ad3e904dd5548112539c1c98" name="ga64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a95891ad3e904dd5548112539c1c98">&#9670;&#160;</a></span>SCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP status clear register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01232">1232</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6722a71defead0b07cca1b79fab0fe88" name="ga6722a71defead0b07cca1b79fab0fe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6722a71defead0b07cca1b79fab0fe88">&#9670;&#160;</a></span>SDCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDRAM Command Mode register, Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01564">1564</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab1e3bc93a98f5171261189864832681e" name="gab1e3bc93a98f5171261189864832681e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e3bc93a98f5171261189864832681e">&#9670;&#160;</a></span>SDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDRAM Control registers , Address offset: 0x140-0x144 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01562">1562</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaed6d294188e6135964d6c3431c741fda" name="gaed6d294188e6135964d6c3431c741fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6d294188e6135964d6c3431c741fda">&#9670;&#160;</a></span>SDRTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDRTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDRAM Refresh Timer register, Address offset: 0x154 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01565">1565</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac36dc12c736f19eb2bc33fd6ab4c02de" name="gac36dc12c736f19eb2bc33fd6ab4c02de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36dc12c736f19eb2bc33fd6ab4c02de">&#9670;&#160;</a></span>SDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDRAM Status register, Address offset: 0x158 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01566">1566</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga72abf9d6af975f890224d6856bbba96c" name="ga72abf9d6af975f890224d6856bbba96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72abf9d6af975f890224d6856bbba96c">&#9670;&#160;</a></span>SDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDTR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDRAM Timing registers , Address offset: 0x148-0x14C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01563">1563</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0a1fc509dd7c3808c85eb79da55bd525" name="ga0a1fc509dd7c3808c85eb79da55bd525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1fc509dd7c3808c85eb79da55bd525">&#9670;&#160;</a></span>SEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ECC Single Error Address Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01079">1079</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga80fdd4ea829c63449124dd4946af2030" name="ga80fdd4ea829c63449124dd4946af2030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80fdd4ea829c63449124dd4946af2030">&#9670;&#160;</a></span>SECBB1R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB1R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 1 register 1, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00753">753</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3307161e6e01959d89341d64153c3d15" name="ga3307161e6e01959d89341d64153c3d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3307161e6e01959d89341d64153c3d15">&#9670;&#160;</a></span>SECBB1R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB1R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 1 register 2, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00754">754</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga600dff6b5d897e51f61dbc4a9c4941a5" name="ga600dff6b5d897e51f61dbc4a9c4941a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600dff6b5d897e51f61dbc4a9c4941a5">&#9670;&#160;</a></span>SECBB1R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB1R3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 1 register 3, Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00755">755</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga614bca04da15457063f1a744b9240f3c" name="ga614bca04da15457063f1a744b9240f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614bca04da15457063f1a744b9240f3c">&#9670;&#160;</a></span>SECBB1R4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB1R4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 1 register 4, Address offset: 0xAC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00756">756</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9ea07e0ac18001bf5ed2106fe714af9a" name="ga9ea07e0ac18001bf5ed2106fe714af9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea07e0ac18001bf5ed2106fe714af9a">&#9670;&#160;</a></span>SECBB2R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB2R1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 2 register 1, Address offset: 0x1A0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00775">775</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7ce716c6e37301073420d45eea3bdb2c" name="ga7ce716c6e37301073420d45eea3bdb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce716c6e37301073420d45eea3bdb2c">&#9670;&#160;</a></span>SECBB2R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB2R2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 2 register 2, Address offset: 0x1A4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00776">776</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafe3c8bfafe10ebcf4a6308b8ea61ba64" name="gafe3c8bfafe10ebcf4a6308b8ea61ba64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3c8bfafe10ebcf4a6308b8ea61ba64">&#9670;&#160;</a></span>SECBB2R3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB2R3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 2 register 3, Address offset: 0x1A8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00777">777</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga54c742cc6511dcd156cad7b1d169eeac" name="ga54c742cc6511dcd156cad7b1d169eeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c742cc6511dcd156cad7b1d169eeac">&#9670;&#160;</a></span>SECBB2R4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBB2R4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure block-based bank 2 register 4, Address offset: 0x1AC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00778">778</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacba24ef2ad9629f28e7f32ee8c2dddc7" name="gacba24ef2ad9629f28e7f32ee8c2dddc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba24ef2ad9629f28e7f32ee8c2dddc7">&#9670;&#160;</a></span>SECBOOTR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBOOTR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure unique boot entry current register, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00748">748</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2e3e88dae4d589c17d29a649f3b47617" name="ga2e3e88dae4d589c17d29a649f3b47617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3e88dae4d589c17d29a649f3b47617">&#9670;&#160;</a></span>SECBOOTR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECBOOTR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure unique boot entry to program register, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00749">749</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa269561a6ce76532ee7779f5fc42a76e" name="gaa269561a6ce76532ee7779f5fc42a76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa269561a6ce76532ee7779f5fc42a76e">&#9670;&#160;</a></span>SECCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure clear control register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00729">729</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA secure configuration register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00480">480</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO secure configuration register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00826">826</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaca123a508250d946eb84701f0bb548ad" name="gaca123a508250d946eb84701f0bb548ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca123a508250d946eb84701f0bb548ad">&#9670;&#160;</a></span>SECCFGR <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPCBBx security configuration registers, Address offset: 0x100-0x17C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00868">868</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Security configuration register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01067">1067</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Secure mode configuration register Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01155">1155</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC secure mode control register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01190">1190</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SBS Security Mode Configuration, Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01330">1330</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf02167f064f76326d181f4456aa92647" name="gaf02167f064f76326d181f4456aa92647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02167f064f76326d181f4456aa92647">&#9670;&#160;</a></span>SECCFGR <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP secure mode control register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01225">1225</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga55862d648a0def7a39e6428e48db4ba0" name="ga55862d648a0def7a39e6428e48db4ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55862d648a0def7a39e6428e48db4ba0">&#9670;&#160;</a></span>SECCFGR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Security Configuration Register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00690">690</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga55862d648a0def7a39e6428e48db4ba0" name="ga55862d648a0def7a39e6428e48db4ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55862d648a0def7a39e6428e48db4ba0">&#9670;&#160;</a></span>SECCFGR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC secure configuration register 1, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00836">836</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga792e89dd46c1c2ce59cdc7b2e6188711" name="ga792e89dd46c1c2ce59cdc7b2e6188711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga792e89dd46c1c2ce59cdc7b2e6188711">&#9670;&#160;</a></span>SECCFGR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Security Configuration Register 2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00698">698</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga792e89dd46c1c2ce59cdc7b2e6188711" name="ga792e89dd46c1c2ce59cdc7b2e6188711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga792e89dd46c1c2ce59cdc7b2e6188711">&#9670;&#160;</a></span>SECCFGR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC secure configuration register 2, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00837">837</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6b8ae1d8f462696ed3ca305cb74a442c" name="ga6b8ae1d8f462696ed3ca305cb74a442c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8ae1d8f462696ed3ca305cb74a442c">&#9670;&#160;</a></span>SECCFGR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCFGR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZSC secure configuration register 3, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00838">838</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga56dd6cf6eb620d32d664a1ba8401689c" name="ga56dd6cf6eb620d32d664a1ba8401689c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56dd6cf6eb620d32d664a1ba8401689c">&#9670;&#160;</a></span>SECCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00727">727</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6fa8c17bce09a58e2b6cdd05522a2646" name="ga6fa8c17bce09a58e2b6cdd05522a2646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fa8c17bce09a58e2b6cdd05522a2646">&#9670;&#160;</a></span>SECEPOCHR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECEPOCHR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure epoch current register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00741">741</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8b42858b6bb8d54deec12763874353e7" name="ga8b42858b6bb8d54deec12763874353e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b42858b6bb8d54deec12763874353e7">&#9670;&#160;</a></span>SECEPOCHR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECEPOCHR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure epoch to program register, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00742">742</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf88026a6285431d4e193a847ed09e3fe" name="gaf88026a6285431d4e193a847ed09e3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88026a6285431d4e193a847ed09e3fe">&#9670;&#160;</a></span>SECKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure key register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00718">718</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadc397b6f8732c20385d94b58450572f7" name="gadc397b6f8732c20385d94b58450572f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc397b6f8732c20385d94b58450572f7">&#9670;&#160;</a></span>SECOBKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECOBKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure option byte key configuration register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00733">733</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae2fd9becd2c12edba207974ef6ca930d" name="gae2fd9becd2c12edba207974ef6ca930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fd9becd2c12edba207974ef6ca930d">&#9670;&#160;</a></span>SECOBKKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECOBKKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure option bytes keys key register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00721">721</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7cdc28288f06df03000fb258ccede7fe" name="ga7cdc28288f06df03000fb258ccede7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cdc28288f06df03000fb258ccede7fe">&#9670;&#160;</a></span>SECSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure status register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00725">725</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5b417277612f2754b3f1fc079aa51bf6" name="ga5b417277612f2754b3f1fc079aa51bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b417277612f2754b3f1fc079aa51bf6">&#9670;&#160;</a></span>SECWM1R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECWM1R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure watermark 1 current register, Address offset: 0xE0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00763">763</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga013893a1b919b060c28b941d0d061aa5" name="ga013893a1b919b060c28b941d0d061aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013893a1b919b060c28b941d0d061aa5">&#9670;&#160;</a></span>SECWM1R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECWM1R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure watermark 1 to program register, Address offset: 0xE4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00764">764</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3b49dffe1651a8abcc4412bc9f40f1be" name="ga3b49dffe1651a8abcc4412bc9f40f1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b49dffe1651a8abcc4412bc9f40f1be">&#9670;&#160;</a></span>SECWM2R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECWM2R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure watermark 2 current register, Address offset: 0x1E0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00785">785</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae19993919f9193f4b450f7ddf34b5a7e" name="gae19993919f9193f4b450f7ddf34b5a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19993919f9193f4b450f7ddf34b5a7e">&#9670;&#160;</a></span>SECWM2R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SECWM2R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH secure watermark 2 to program register, Address offset: 0x1E4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00786">786</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadf4542ea05a0b470ea36390d18618664" name="gadf4542ea05a0b470ea36390d18618664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf4542ea05a0b470ea36390d18618664">&#9670;&#160;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Status Error register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00307">307</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga32bcc4a8d05220fba0dc44a6cd289a5b" name="ga32bcc4a8d05220fba0dc44a6cd289a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32bcc4a8d05220fba0dc44a6cd289a5b">&#9670;&#160;</a></span>SHHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold hold time register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00356">356</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2372c05a6c5508e0a9adada793f68b4f" name="ga2372c05a6c5508e0a9adada793f68b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2372c05a6c5508e0a9adada793f68b4f">&#9670;&#160;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01193">1193</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0fa3fb0105403a3cc45c5199a7cf18aa" name="ga0fa3fb0105403a3cc45c5199a7cf18aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa3fb0105403a3cc45c5199a7cf18aa">&#9670;&#160;</a></span>SHRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold refresh time register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00357">357</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2f1b1c5dc8845e9975fd4e389f3d61df" name="ga2f1b1c5dc8845e9975fd4e389f3d61df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b1c5dc8845e9975fd4e389f3d61df">&#9670;&#160;</a></span>SHSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHSR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold sample time register 1, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00354">354</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2ed474a60e57e7957d5ecc165ea1b770" name="ga2ed474a60e57e7957d5ecc165ea1b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed474a60e57e7957d5ecc165ea1b770">&#9670;&#160;</a></span>SHSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHSR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC Sample and Hold sample time register 2, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00355">355</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4808f9b54b80ceb7d283165fe7c2e165" name="ga4808f9b54b80ceb7d283165fe7c2e165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4808f9b54b80ceb7d283165fe7c2e165">&#9670;&#160;</a></span>SIDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC IP map Size ID register, Address offset: 0x3FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00270">270</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4808f9b54b80ceb7d283165fe7c2e165" name="ga4808f9b54b80ceb7d283165fe7c2e165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4808f9b54b80ceb7d283165fe7c2e165">&#9670;&#160;</a></span>SIDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN size ID register, Address offset: 0x100 + 0x2FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01511">1511</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1f5ab05b3305a959d954b796c63807c4" name="ga1f5ab05b3305a959d954b796c63807c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5ab05b3305a959d954b796c63807c4">&#9670;&#160;</a></span>Size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Size in bytes of the Data to be provisioned </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l02214">2214</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad30f20f612dacf85a5bb7f9f97cf0772" name="gad30f20f612dacf85a5bb7f9f97cf0772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad30f20f612dacf85a5bb7f9f97cf0772">&#9670;&#160;</a></span>SLOTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLOTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x slot register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01307">1307</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga2870732a4fc2ecd7bbecfbcbbf5528b7" name="ga2870732a4fc2ecd7bbecfbcbbf5528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2870732a4fc2ecd7bbecfbcbbf5528b7">&#9670;&#160;</a></span>SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00932">932</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadbb4b1b9401a4c7cff62b2c0e0af9cd3" name="gadbb4b1b9401a4c7cff62b2c0e0af9cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">&#9670;&#160;</a></span>SMISR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA secure masked interrupt status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00484">484</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadbb4b1b9401a4c7cff62b2c0e0af9cd3" name="gadbb4b1b9401a4c7cff62b2c0e0af9cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">&#9670;&#160;</a></span>SMISR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC secure masked interrupt status register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01204">1204</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gadbb4b1b9401a4c7cff62b2c0e0af9cd3" name="gadbb4b1b9401a4c7cff62b2c0e0af9cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb4b1b9401a4c7cff62b2c0e0af9cd3">&#9670;&#160;</a></span>SMISR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP secure masked interrupt status register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01231">1231</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf9d6c604e365c7d9d7601bf4ef373498" name="gaf9d6c604e365c7d9d7601bf4ef373498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d6c604e365c7d9d7601bf4ef373498">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sampling time register 1, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01588">1588</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6ac83fae8377c7b7fcae50fa4211b0e8" name="ga6ac83fae8377c7b7fcae50fa4211b0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac83fae8377c7b7fcae50fa4211b0e8">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sampling time register 2, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01589">1589</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3302e1bcfdfbbfeb58779d0761fb377c" name="ga3302e1bcfdfbbfeb58779d0761fb377c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3302e1bcfdfbbfeb58779d0761fb377c">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register 1, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01595">1595</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaab440b0ad8631f5666dd32768a89cf60" name="gaab440b0ad8631f5666dd32768a89cf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab440b0ad8631f5666dd32768a89cf60">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register 2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01596">1596</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga97e40d9928fa25a5628d6442f0aa6c0f" name="ga97e40d9928fa25a5628d6442f0aa6c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e40d9928fa25a5628d6442f0aa6c0f">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register 3, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01597">1597</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga95e53a6a23b0060a05a4a0f606bba7e9" name="ga95e53a6a23b0060a05a4a0f606bba7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e53a6a23b0060a05a4a0f606bba7e9">&#9670;&#160;</a></span>SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC group regular sequencer register 4, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01598">1598</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[1/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC status register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00351">351</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[2/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU SR register, Address offset: 0xFC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00423">423</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[3/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00913">913</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[4/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCMI status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00448">448</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[5/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS status register Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01692">1692</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[6/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Status register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00805">805</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[7/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NAND Flash FIFO status and interrupt register, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01550">1550</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[8/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH status register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00384">384</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[9/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Status register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00306">306</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[10/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICACHE status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00895">895</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[11/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01650">1650</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[12/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PKA status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01165">1165</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[13/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSSI status register, Address offset: 0x004 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00466">466</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[14/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RNG status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00403">403</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[15/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC Status register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01202">1202</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[16/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI block x status register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01309">1309</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[17/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Status register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01665">1665</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[18/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TAMP status register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01229">1229</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[19/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00934">934</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[20/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD status register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01402">1402</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[21/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WWDG Status register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01706">1706</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf6aca2bbd40c0fb6df7c3aebe224a360" name="gaf6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR <span class="overload">[22/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Status register, Address offset: 0x020 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00996">996</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacefca4fd83c4b7846ae6d3cfe7bb8df9" name="gacefca4fd83c4b7846ae6d3cfe7bb8df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacefca4fd83c4b7846ae6d3cfe7bb8df9">&#9670;&#160;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC status register 1, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00879">879</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga89623ee198737b29dc0a803310605a83" name="ga89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89623ee198737b29dc0a803310605a83">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC status register 2, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00880">880</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf30c34f7c606cb9416a413ec5fa36491" name="gaf30c34f7c606cb9416a413ec5fa36491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30c34f7c606cb9416a413ec5fa36491">&#9670;&#160;</a></span>SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC status register 3, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00881">881</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8218d6e11dae5d4468c69303dec0b4fc" name="ga8218d6e11dae5d4468c69303dec0b4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8218d6e11dae5d4468c69303dec0b4fc">&#9670;&#160;</a></span>SR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TZIC status register 4, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00882">882</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8a868e5e76b52ced04c536be3dee08ec" name="ga8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a868e5e76b52ced04c536be3dee08ec">&#9670;&#160;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01184">1184</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7520cdf6f3df68c2f147bdd87fb8a96f" name="ga7520cdf6f3df68c2f147bdd87fb8a96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7520cdf6f3df68c2f147bdd87fb8a96f">&#9670;&#160;</a></span>STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC status register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01365">1365</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7060ac1ed928ee931d7664650f2dcf75" name="ga7060ac1ed928ee931d7664650f2dcf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7060ac1ed928ee931d7664650f2dcf75">&#9670;&#160;</a></span>STR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HASH start register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00381">381</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1505a648822329eafa565c3fd5589b6c" name="ga1505a648822329eafa565c3fd5589b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1505a648822329eafa565c3fd5589b6c">&#9670;&#160;</a></span>SWIER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software Interrupt event Register 1, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00687">687</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga0e17561a663731942ae2a24ccfeda992" name="ga0e17561a663731942ae2a24ccfeda992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e17561a663731942ae2a24ccfeda992">&#9670;&#160;</a></span>SWIER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXTI Software Interrupt event Register 2, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00695">695</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga896bbb7153af0b67ad772360feaceeb4" name="ga896bbb7153af0b67ad772360feaceeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896bbb7153af0b67ad772360feaceeb4">&#9670;&#160;</a></span>SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC software trigger register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00339">339</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac68c61ebc5b3ecdaae771a16cc18ccf4" name="gac68c61ebc5b3ecdaae771a16cc18ccf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac68c61ebc5b3ecdaae771a16cc18ccf4">&#9670;&#160;</a></span>T0VALR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t T0VALR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTS T0 Value register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01686">1686</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae9dd9282fab299d0cd6e119564688e53" name="gae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9dd9282fab299d0cd6e119564688e53">&#9670;&#160;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Timing Configuration register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01013">1013</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac689816b67ce3d5a6ef496bd97c57eca" name="gac689816b67ce3d5a6ef496bd97c57eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac689816b67ce3d5a6ef496bd97c57eca">&#9670;&#160;</a></span>TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Transmitter Delay Compensation register, Address offset: 0x048 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01470">1470</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga40540a209bca9f0e2045a5748e1803da" name="ga40540a209bca9f0e2045a5748e1803da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40540a209bca9f0e2045a5748e1803da">&#9670;&#160;</a></span>TDR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Transmit Data register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00301">301</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga40540a209bca9f0e2045a5748e1803da" name="ga40540a209bca9f0e2045a5748e1803da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40540a209bca9f0e2045a5748e1803da">&#9670;&#160;</a></span>TDR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART Transmit Data register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01287">1287</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5ba0818215a57fad0c4292d40e98ab1c" name="ga5ba0818215a57fad0c4292d40e98ab1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba0818215a57fad0c4292d40e98ab1c">&#9670;&#160;</a></span>TDWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Transmit Data Word register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00302">302</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga071509075a20265b5c09b13d91247a9c" name="ga071509075a20265b5c09b13d91247a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga071509075a20265b5c09b13d91247a9c">&#9670;&#160;</a></span>TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Test register, Address offset: 0x010 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01459">1459</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gafd2211292b2b08ba4c232d5e4d91116c" name="gafd2211292b2b08ba4c232d5e4d91116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2211292b2b08ba4c232d5e4d91116c">&#9670;&#160;</a></span>TGTTDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TGTTDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Target Transmit register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00304">304</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga95187d83f061ebbddd8668d0db3fbaa5" name="ga95187d83f061ebbddd8668d0db3fbaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95187d83f061ebbddd8668d0db3fbaa5">&#9670;&#160;</a></span>TIMEOUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timeout register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00283">283</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga5576a30ffbe0a0800ce7788610327677" name="ga5576a30ffbe0a0800ce7788610327677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5576a30ffbe0a0800ce7788610327677">&#9670;&#160;</a></span>TIMINGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Timing register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00282">282</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga86d92ceafc5a03787a9782bf14187c24" name="ga86d92ceafc5a03787a9782bf14187c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d92ceafc5a03787a9782bf14187c24">&#9670;&#160;</a></span>TIMINGR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Timing 0 register, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00321">321</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad850d09f904398448b2c064c928cce0c" name="gad850d09f904398448b2c064c928cce0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad850d09f904398448b2c064c928cce0c">&#9670;&#160;</a></span>TIMINGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Timing 1 register, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00322">322</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gacd8c07eee76ef8809e568abc87b11bc2" name="gacd8c07eee76ef8809e568abc87b11bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8c07eee76ef8809e568abc87b11bc2">&#9670;&#160;</a></span>TIMINGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Timing 2 register, Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00323">323</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga23d4cf627c278273f0b20f88592ae96a" name="ga23d4cf627c278273f0b20f88592ae96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d4cf627c278273f0b20f88592ae96a">&#9670;&#160;</a></span>TISEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TISEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM Input Selection register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00953">953</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf26521f26d7f49be0ad265ebd3160e8e" name="gaf26521f26d7f49be0ad265ebd3160e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26521f26d7f49be0ad265ebd3160e8e">&#9670;&#160;</a></span>TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Timeout Counter Configuration register, Address offset: 0x028 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01465">1465</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae4ffb1d45ff35a47752802a8d2bc20ca" name="gae4ffb1d45ff35a47752802a8d2bc20ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ffb1d45ff35a47752802a8d2bc20ca">&#9670;&#160;</a></span>TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Timeout Counter Value register, Address offset: 0x02C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01466">1466</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga63d179b7a36a715dce7203858d3be132" name="ga63d179b7a36a715dce7203858d3be132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63d179b7a36a715dce7203858d3be132">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01182">1182</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga8634248df172cd37d156a9d4df976a74" name="ga8634248df172cd37d156a9d4df976a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8634248df172cd37d156a9d4df976a74">&#9670;&#160;</a></span>TR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 1 threshold register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01591">1591</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga29b9c5387e26932298f220236bd69dee" name="ga29b9c5387e26932298f220236bd69dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b9c5387e26932298f220236bd69dee">&#9670;&#160;</a></span>TR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 2 threshold register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01592">1592</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf3ffbe3e7e1def1ea3ed3d7e87f74d39" name="gaf3ffbe3e7e1def1ea3ed3d7e87f74d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ffbe3e7e1def1ea3ed3d7e87f74d39">&#9670;&#160;</a></span>TR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC analog watchdog 3 threshold register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01593">1593</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga086c81ab5ca3076448e6cc0421ee513e" name="ga086c81ab5ca3076448e6cc0421ee513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086c81ab5ca3076448e6cc0421ee513e">&#9670;&#160;</a></span>TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Timestamp Counter Configuration register, Address offset: 0x020 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01463">1463</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab2121ccada33a19629c9b2acdb775fbe" name="gab2121ccada33a19629c9b2acdb775fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2121ccada33a19629c9b2acdb775fbe">&#9670;&#160;</a></span>TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Timestamp Counter Value register, Address offset: 0x024 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01464">1464</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabeb6fb580a8fd128182aa9ba2738ac2c" name="gabeb6fb580a8fd128182aa9ba2738ac2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb6fb580a8fd128182aa9ba2738ac2c">&#9670;&#160;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01195">1195</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1d6c2bc4c067d6a64ef30d16a5925796" name="ga1d6c2bc4c067d6a64ef30d16a5925796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6c2bc4c067d6a64ef30d16a5925796">&#9670;&#160;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01196">1196</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga042059c8b4168681d6aecf30211dd7b8" name="ga042059c8b4168681d6aecf30211dd7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042059c8b4168681d6aecf30211dd7b8">&#9670;&#160;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01194">1194</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7b789d75efee140e49a88acdc17b883d" name="ga7b789d75efee140e49a88acdc17b883d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b789d75efee140e49a88acdc17b883d">&#9670;&#160;</a></span>TX_ORDSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TX_ORDSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Tx ordered set type register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01404">1404</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaee1349dfc332a1ff34955c7e4b136a29" name="gaee1349dfc332a1ff34955c7e4b136a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee1349dfc332a1ff34955c7e4b136a29">&#9670;&#160;</a></span>TX_PAYSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TX_PAYSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Tx payload size register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01405">1405</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaedcc891e5b22b924df352e73f9205ff3" name="gaedcc891e5b22b924df352e73f9205ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedcc891e5b22b924df352e73f9205ff3">&#9670;&#160;</a></span>TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Add Request register, Address offset: 0x0CC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01489">1489</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga801972b18965fcbcd16ede1babf526ce" name="ga801972b18965fcbcd16ede1babf526ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801972b18965fcbcd16ede1babf526ce">&#9670;&#160;</a></span>TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01486">1486</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3631e18bd4bcae72d8d61f1eba15e9d7" name="ga3631e18bd4bcae72d8d61f1eba15e9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3631e18bd4bcae72d8d61f1eba15e9d7">&#9670;&#160;</a></span>TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01492">1492</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6d86090c003567e1b5e3e9207124ba86" name="ga6d86090c003567e1b5e3e9207124ba86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d86090c003567e1b5e3e9207124ba86">&#9670;&#160;</a></span>TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01494">1494</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4c8921ff8dc0d21b3ddbbbf4294c2ca9" name="ga4c8921ff8dc0d21b3ddbbbf4294c2ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c8921ff8dc0d21b3ddbbbf4294c2ca9">&#9670;&#160;</a></span>TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01490">1490</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4cc3e6b6783b6d2e2b933ad2650cd90e" name="ga4cc3e6b6783b6d2e2b933ad2650cd90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc3e6b6783b6d2e2b933ad2650cd90e">&#9670;&#160;</a></span>TXBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmission buffer address </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01446">1446</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga771b4bc494bb9ec48347a243743191ed" name="ga771b4bc494bb9ec48347a243743191ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771b4bc494bb9ec48347a243743191ed">&#9670;&#160;</a></span>TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01488">1488</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gab1065651598e12b8655b92125eba6775" name="gab1065651598e12b8655b92125eba6775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1065651598e12b8655b92125eba6775">&#9670;&#160;</a></span>TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01493">1493</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6127c4ebef48cee524225ba363defd70" name="ga6127c4ebef48cee524225ba363defd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6127c4ebef48cee524225ba363defd70">&#9670;&#160;</a></span>TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01491">1491</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga83243905fc1eefc2f9f464d76329e857" name="ga83243905fc1eefc2f9f464d76329e857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83243905fc1eefc2f9f464d76329e857">&#9670;&#160;</a></span>TXCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmitter CRC register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01673">1673</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7e8d785fff2acfeb8814e43bda8dd72" name="gad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEC Tx data register , Address offset:0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01521">1521</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7e8d785fff2acfeb8814e43bda8dd72" name="gad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Transmit data register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00288">288</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7e8d785fff2acfeb8814e43bda8dd72" name="gad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI/I2S Transmit data register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01668">1668</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad7e8d785fff2acfeb8814e43bda8dd72" name="gad7e8d785fff2acfeb8814e43bda8dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e8d785fff2acfeb8814e43bda8dd72">&#9670;&#160;</a></span>TXDR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UCPD Tx data register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01406">1406</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7d2ee9121bf6e4f9b6f9c794346e8f64" name="ga7d2ee9121bf6e4f9b6f9c794346e8f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2ee9121bf6e4f9b6f9c794346e8f64">&#9670;&#160;</a></span>TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01496">1496</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa6c3cefbcdb46a4aa2d0b1f67768a8b2" name="gaa6c3cefbcdb46a4aa2d0b1f67768a8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6c3cefbcdb46a4aa2d0b1f67768a8b2">&#9670;&#160;</a></span>TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx Event FIFO Status register, Address offset: 0x0E4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01495">1495</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7c012535bc8bee1680f07e11e7ccab6e" name="ga7c012535bc8bee1680f07e11e7ccab6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c012535bc8bee1680f07e11e7ccab6e">&#9670;&#160;</a></span>TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01487">1487</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga348ad23f36035a583d48e34a00f0a723" name="ga348ad23f36035a583d48e34a00f0a723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348ad23f36035a583d48e34a00f0a723">&#9670;&#160;</a></span>UCPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UCPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Usb typeC and Power Delivery Register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01056">1056</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga43eedd211522f57ddf3a7320b3dcd620" name="ga43eedd211522f57ddf3a7320b3dcd620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43eedd211522f57ddf3a7320b3dcd620">&#9670;&#160;</a></span>UDRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Underrun data register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01675">1675</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga3bbbdf53dc6bfc51018a737d57b468ce" name="ga3bbbdf53dc6bfc51018a737d57b468ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bbbdf53dc6bfc51018a737d57b468ce">&#9670;&#160;</a></span>USBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB Supply Control Register Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01059">1059</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6990ddf8ca53b7428075c079454fd959" name="ga6990ddf8ca53b7428075c079454fd959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6990ddf8ca53b7428075c079454fd959">&#9670;&#160;</a></span>VERR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRC IP version register, Address offset: 0x3F4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00268">268</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6990ddf8ca53b7428075c079454fd959" name="ga6990ddf8ca53b7428075c079454fd959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6990ddf8ca53b7428075c079454fd959">&#9670;&#160;</a></span>VERR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN IP version register, Address offset: 0x100 + 0x2F4 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01509">1509</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2" name="ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5e9f6d7b4cd70ea6bbe007a0c80cc2">&#9670;&#160;</a></span>VMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Voltage Monitor Control Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01058">1058</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga354825ff0e2602893cbbd14c830b0fe7" name="ga354825ff0e2602893cbbd14c830b0fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354825ff0e2602893cbbd14c830b0fe7">&#9670;&#160;</a></span>VMSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status Register Voltage Monitoring, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01060">1060</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga346f23cc0290560dddd53354247779df" name="ga346f23cc0290560dddd53354247779df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346f23cc0290560dddd53354247779df">&#9670;&#160;</a></span>VOSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VOSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Voltage scaling control register , Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01050">1050</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6141135d329358a33188560d40458fba" name="ga6141135d329358a33188560d40458fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6141135d329358a33188560d40458fba">&#9670;&#160;</a></span>VOSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VOSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Voltage sacling status register , Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01051">1051</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gae69625d8660e355526633f8ad8565421" name="gae69625d8660e355526633f8ad8565421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae69625d8660e355526633f8ad8565421">&#9670;&#160;</a></span>WABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Write Alternate Bytes register, Address offset: 0x1A0 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01035">1035</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gabad876e851435e070b25ed320766c3bf" name="gabad876e851435e070b25ed320766c3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad876e851435e070b25ed320766c3bf">&#9670;&#160;</a></span>WCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Write Communication Configuration register, Address offset: 0x180 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01029">1029</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1a9ec62dc5c37856dec9d9cbeb0db996" name="ga1a9ec62dc5c37856dec9d9cbeb0db996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9ec62dc5c37856dec9d9cbeb0db996">&#9670;&#160;</a></span>WDATA <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CORDIC argument register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01638">1638</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga1a9ec62dc5c37856dec9d9cbeb0db996" name="ga1a9ec62dc5c37856dec9d9cbeb0db996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9ec62dc5c37856dec9d9cbeb0db996">&#9670;&#160;</a></span>WDATA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Write Data register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00806">806</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga011cbdcb4100dc315ada51dd913460cb" name="ga011cbdcb4100dc315ada51dd913460cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011cbdcb4100dc315ada51dd913460cb">&#9670;&#160;</a></span>WHMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WHMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Write hit monitor register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00919">919</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga794a46a7a95dca7444f7a797a4f6aa2a" name="ga794a46a7a95dca7444f7a797a4f6aa2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794a46a7a95dca7444f7a797a4f6aa2a">&#9670;&#160;</a></span>WINR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WINR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IWDG Window register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01651">1651</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9c2d0617985dae7ab1520f3fb78348bf" name="ga9c2d0617985dae7ab1520f3fb78348bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2d0617985dae7ab1520f3fb78348bf">&#9670;&#160;</a></span>WIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Write Instruction register, Address offset: 0x190 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01033">1033</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaff1b0ce1d57e0023f4f4aecfd2e4703a" name="gaff1b0ce1d57e0023f4f4aecfd2e4703a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff1b0ce1d57e0023f4f4aecfd2e4703a">&#9670;&#160;</a></span>WMMONR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WMMONR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCACHE Write miss monitor register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00920">920</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9a83e64a5085c4941491805930ac6b6d" name="ga9a83e64a5085c4941491805930ac6b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a83e64a5085c4941491805930ac6b6d">&#9670;&#160;</a></span>WPABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Wrap Alternate Bytes register, Address offset: 0x160 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01027">1027</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ab2505003aada9ce7ac2865e901b743" name="ga4ab2505003aada9ce7ac2865e901b743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab2505003aada9ce7ac2865e901b743">&#9670;&#160;</a></span>WPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Wrap Communication Configuration register, Address offset: 0x140 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01021">1021</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4193cdaa973d4be0f0566354850812f6" name="ga4193cdaa973d4be0f0566354850812f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4193cdaa973d4be0f0566354850812f6">&#9670;&#160;</a></span>WPIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Wrap Instruction register, Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01025">1025</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga6204786b050eb135fabb15784698e86e" name="ga6204786b050eb135fabb15784698e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6204786b050eb135fabb15784698e86e">&#9670;&#160;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01191">1191</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaff9d1bf74ce6a46baebff4ebc18bece1" name="gaff9d1bf74ce6a46baebff4ebc18bece1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9d1bf74ce6a46baebff4ebc18bece1">&#9670;&#160;</a></span>WPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Write Protection Register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01082">1082</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga036f24da210af8055b2826363dc00d43" name="ga036f24da210af8055b2826363dc00d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga036f24da210af8055b2826363dc00d43">&#9670;&#160;</a></span>WPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM Write Protection Register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01083">1083</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaf199d27ae979441407a37373de17313f" name="gaf199d27ae979441407a37373de17313f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf199d27ae979441407a37373de17313f">&#9670;&#160;</a></span>WPTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Wrap Timing Configuration register, Address offset: 0x148 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01023">1023</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga68ee2171958ce192f6a14e8ae49fea37" name="ga68ee2171958ce192f6a14e8ae49fea37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ee2171958ce192f6a14e8ae49fea37">&#9670;&#160;</a></span>WRP1R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP1R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH write sector group protection current register for bank1, Address offset: 0xE8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00765">765</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gad991f2cc7dd1157eae15226888dff02d" name="gad991f2cc7dd1157eae15226888dff02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad991f2cc7dd1157eae15226888dff02d">&#9670;&#160;</a></span>WRP1R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP1R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH write sector group protection to program register for bank1, Address offset: 0xEC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00766">766</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9d6fe850853ba0306f2fa96c167b6589" name="ga9d6fe850853ba0306f2fa96c167b6589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6fe850853ba0306f2fa96c167b6589">&#9670;&#160;</a></span>WRP2R_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP2R_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH write sector group protection current register for bank2, Address offset: 0x1E8 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00787">787</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga869c9c90bafc5e54c9776ba2db5c454a" name="ga869c9c90bafc5e54c9776ba2db5c454a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga869c9c90bafc5e54c9776ba2db5c454a">&#9670;&#160;</a></span>WRP2R_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRP2R_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH write sector group protection to program register for bank2, Address offset: 0x1EC </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00788">788</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga41888fd8b7344c6d2b022591f6f2f164" name="ga41888fd8b7344c6d2b022591f6f2f164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41888fd8b7344c6d2b022591f6f2f164">&#9670;&#160;</a></span>WTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCTOSPI Write Timing Configuration register, Address offset: 0x188 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01031">1031</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga38befb55ad85cf3f49ec748b04ed440c" name="ga38befb55ad85cf3f49ec748b04ed440c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38befb55ad85cf3f49ec748b04ed440c">&#9670;&#160;</a></span>WUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WakeUP configuration register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01063">1063</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga4ec37bfe5742280a3dad22b54ff7ebf9" name="ga4ec37bfe5742280a3dad22b54ff7ebf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec37bfe5742280a3dad22b54ff7ebf9">&#9670;&#160;</a></span>WUSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WakeUP status clear register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01061">1061</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga92ea09b35fc1da0e4e56d88a0bd775ab" name="ga92ea09b35fc1da0e4e56d88a0bd775ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ea09b35fc1da0e4e56d88a0bd775ab">&#9670;&#160;</a></span>WUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WakeUP status Register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gac5b3c8be61045a304d3076d4714d29f2" name="gac5b3c8be61045a304d3076d4714d29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b3c8be61045a304d3076d4714d29f2">&#9670;&#160;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01187">1187</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga9730ac0a50a8130a1b39225f6b8fcef2" name="ga9730ac0a50a8130a1b39225f6b8fcef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9730ac0a50a8130a1b39225f6b8fcef2">&#9670;&#160;</a></span>X1BUFCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t X1BUFCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC X1 Buffer Configuration register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00800">800</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga61cf42919a775e85905c87824c108253" name="ga61cf42919a775e85905c87824c108253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61cf42919a775e85905c87824c108253">&#9670;&#160;</a></span>X2BUFCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t X2BUFCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC X2 Buffer Configuration register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00801">801</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="ga7676c0a83a28dbab64586a95888c96f9" name="ga7676c0a83a28dbab64586a95888c96f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7676c0a83a28dbab64586a95888c96f9">&#9670;&#160;</a></span>XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDCAN Extended ID AND Mask register, Address offset: 0x084 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l01478">1478</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
<a id="gaa449b465f8f7ea9f57e025f8c619dd5d" name="gaa449b465f8f7ea9f57e025f8c619dd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa449b465f8f7ea9f57e025f8c619dd5d">&#9670;&#160;</a></span>YBUFCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t YBUFCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FMAC Y Buffer Configuration register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h563xx_8h_source.html#l00802">802</a> of file <a class="el" href="stm32h563xx_8h_source.html">stm32h563xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
