Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ed1750f781a742a9a2ef38ae248035eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot barebones_top_tb_behav xil_defaultlib.barebones_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_o' [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:656]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr_o' [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wmask_o' [C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v:658]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/processor/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v" Line 1. Module core_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v" Line 1. Module core_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/processor/barebones/barebones_wb_top.v" Line 1. Module barebones_wb_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_0.v" Line 1. Module core_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/bitirme_vivado/guncel/project_twopipe_difmem_dualiss/project_twopipe_difmem_dualiss.srcs/sources_1/new/core_1.v" Line 1. Module core_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/control_unit.v" Line 6. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_top.v" Line 1. Module MULDIV_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_ctrl.v" Line 1. Module MULDIV_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MULDIV_in.v" Line 1. Module MULDIV_in doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 27. Module MULout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/muldiv/MUL_DIV_out.v" Line 1. Module DIVout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kabdu/RISC-V-main/core/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_decoder
Compiling module xil_defaultlib.MULDIV_ctrl
Compiling module xil_defaultlib.MULDIV_in
Compiling module xil_defaultlib.multiplier_8
Compiling module xil_defaultlib.multiplier_32
Compiling module xil_defaultlib.div_control
Compiling module xil_defaultlib.div_array
Compiling module xil_defaultlib.div_block
Compiling module xil_defaultlib.divider_32
Compiling module xil_defaultlib.MULout
Compiling module xil_defaultlib.DIVout
Compiling module xil_defaultlib.MULDIV_top
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_store_unit
Compiling module xil_defaultlib.core_0
Compiling module xil_defaultlib.core_1
Compiling module xil_defaultlib.reg_bank
Compiling module xil_defaultlib.issue_unit
Compiling module xil_defaultlib.dual_hazard_unit
Compiling module xil_defaultlib.pc_logic
Compiling module xil_defaultlib.core_wb
Compiling module xil_defaultlib.inst_mem_rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.dat_mem_rw_wb(ADDR_WIDTH=13)
Compiling module xil_defaultlib.mtime_registers_wb(mtime_adr=32'...
Compiling module xil_defaultlib.debug_interface_wb
Compiling module xil_defaultlib.barebones_wb_top_default
Compiling module xil_defaultlib.barebones_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot barebones_top_tb_behav
