$date
	Thu Mar 19 23:31:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$var reg 8 ! hi_rom [7:0] $end
$upscope $end
$scope module test $end
$var reg 1 " flag_z_n $end
$upscope $end
$scope module test $end
$var reg 1 # flag_c_n $end
$upscope $end
$scope module test $end
$var reg 1 $ flag_o_n $end
$upscope $end
$scope module test $end
$var reg 1 % flag_eq_n $end
$upscope $end
$scope module test $end
$var reg 1 & flag_ne_n $end
$upscope $end
$scope module test $end
$var reg 1 ' flag_gt_n $end
$upscope $end
$scope module test $end
$var reg 1 ( flag_lt_n $end
$upscope $end
$scope module test $end
$var reg 1 ) uart_in_ready_n $end
$upscope $end
$scope module test $end
$var reg 1 * uart_out_ready_n $end
$upscope $end
$scope module test $end
$var wire 1 + rom_out_n $end
$upscope $end
$scope module test $end
$var wire 1 , ram_out_n $end
$upscope $end
$scope module test $end
$var wire 1 - alu_out_n $end
$upscope $end
$scope module test $end
$var wire 1 . uart_out_n $end
$upscope $end
$scope module test $end
$var wire 1 / ram_in_n $end
$upscope $end
$scope module test $end
$var wire 1 0 marlo_in_n $end
$upscope $end
$scope module test $end
$var wire 1 1 marhi_in_n $end
$upscope $end
$scope module test $end
$var wire 1 2 uart_in_n $end
$upscope $end
$scope module test $end
$var wire 1 3 pchitmp_in_n $end
$upscope $end
$scope module test $end
$var wire 1 4 pclo_in_n $end
$upscope $end
$scope module test $end
$var wire 1 5 pc_in_n $end
$upscope $end
$scope module test $end
$var wire 1 6 reg_in_n $end
$upscope $end
$scope module test $end
$var wire 1 7 force_x_val_to_zero $end
$upscope $end
$scope module test $end
$var wire 1 8 force_alu_op_to_passx $end
$upscope $end
$scope module test $end
$var wire 1 9 ram_zp_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
b0 !
$end
#120
16
0/
15
19
1.
1-
1,
08
07
0+
14
13
12
11
10
#1010
b10 !
#1130
1/
00
#2020
06
b1 !
#2140
10
#3030
b11111 !
#4040
16
b100000 !
#4160
0,
1+
#5050
b100010 !
#5170
00
#6060
06
b100001 !
#6180
10
#7070
b111111 !
#8080
16
b1000000 !
#8200
09
#9090
b1000010 !
#9210
00
#10100
06
b1000001 !
#10220
10
#11110
b1011111 !
#12120
16
b1100000 !
#12240
0/
0-
1,
18
#13130
b1100010 !
#13250
00
#14140
b1100001 !
#14260
10
#15150
b1111111 !
#16160
b10000011 !
#16280
1/
19
08
17
#16420
00
#17170
b10100001 !
#17290
0/
06
10
07
#17430
1/
#18180
b10111111 !
#19190
b11000000 !
#19310
0/
16
0.
1-
#20200
b11000010 !
#20320
1/
00
#21210
06
b11011111 !
#21330
10
#22220
16
b11100000 !
#22340
0/
09
#23230
b11111111 !
#24240
b1 !
#24360
06
1/
19
1.
0+
#25250
16
b1000 !
#25370
03
#26260
b1010 !
#26380
04
13
#27270
b1100 !
#27390
05
14
#28280
b1110 !
0$
#29290
15
1$
#30300
b10000 !
0"
#30420
05
#31310
15
1"
#32320
b10010 !
0#
#32440
05
#33330
15
1#
#34340
b10100 !
0)
#34460
05
#35350
15
1)
#36360
b10110 !
0*
#36480
05
#37370
15
1*
#38380
b11000 !
0%
#38500
05
#39390
15
1%
#40400
b11010 !
0&
#40520
05
#41410
15
1&
#42420
b11100 !
0'
#42540
05
#43430
15
1'
#44440
b11110 !
0(
#44560
05
#45450
15
1(
#46460
