Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  6 23:09:51 2020
| Host         : MRYTG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.398        0.000                      0                  176        0.183        0.000                      0                  176        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.398        0.000                      0                  176        0.183        0.000                      0                  176        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 clock_enable/counter_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.261ns (40.526%)  route 3.318ns (59.474%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.710     5.313    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  clock_enable/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clock_enable/counter_2_reg[1]/Q
                         net (fo=2, routed)           0.839     6.608    clock_enable/counter_2_reg[1]
    SLICE_X82Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.282 r  clock_enable/enable_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.282    clock_enable/enable_reg_i_14_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clock_enable/enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.396    clock_enable/enable_reg_i_18_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  clock_enable/enable_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.510    clock_enable/enable_reg_i_16_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  clock_enable/enable_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.624    clock_enable/enable_reg_i_17_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.863 f  clock_enable/enable_reg_i_15/O[2]
                         net (fo=1, routed)           0.957     8.820    clock_enable/counter_20[18]
    SLICE_X84Y79         LUT6 (Prop_lut6_I1_O)        0.302     9.122 r  clock_enable/enable_i_12/O
                         net (fo=1, routed)           0.805     9.927    clock_enable/enable_i_12_n_0
    SLICE_X84Y76         LUT6 (Prop_lut6_I1_O)        0.124    10.051 r  clock_enable/enable_i_7/O
                         net (fo=1, routed)           0.717    10.768    clock_enable/enable_i_7_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.892 r  clock_enable/enable_i_1/O
                         net (fo=1, routed)           0.000    10.892    clock_enable/enable_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  clock_enable/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.599    15.022    clock_enable/clk_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  clock_enable/enable_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y80         FDRE (Setup_fdre_C_D)        0.029    15.290    clock_enable/enable_reg
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 2.940ns (66.602%)  route 1.474ns (33.398%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  clock_enable/counter_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    clock_enable/counter_1_reg[20]_i_1_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.731 r  clock_enable/counter_1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.731    clock_enable/counter_1_reg[24]_i_1_n_6
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X87Y82         FDRE (Setup_fdre_C_D)        0.062    15.328    clock_enable/counter_1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 get_mem/data0__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.934ns (24.236%)  route 2.920ns (75.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    get_mem/clk_IBUF_BUFG
    SLICE_X83Y85         FDRE                                         r  get_mem/data0__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  get_mem/data0__2/Q
                         net (fo=19, routed)          1.596     7.380    get_mem/data0__2_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.152     7.532 r  get_mem/data[8]_i_3/O
                         net (fo=1, routed)           0.436     7.969    get_mem/data[8]_i_3_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I1_O)        0.326     8.295 r  get_mem/data[8]_i_1/O
                         net (fo=5, routed)           0.887     9.182    get_mem/data[8]_i_1_n_0
    SLICE_X89Y84         FDSE                                         r  get_mem/data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.606    15.029    get_mem/clk_IBUF_BUFG
    SLICE_X89Y84         FDSE                                         r  get_mem/data_reg[5]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X89Y84         FDSE (Setup_fdse_C_S)       -0.429    14.823    get_mem/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.845ns (65.868%)  route 1.474ns (34.132%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  clock_enable/counter_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    clock_enable/counter_1_reg[20]_i_1_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.636 r  clock_enable/counter_1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.636    clock_enable/counter_1_reg[24]_i_1_n_5
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X87Y82         FDRE (Setup_fdre_C_D)        0.062    15.328    clock_enable/counter_1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.829ns (65.741%)  route 1.474ns (34.259%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  clock_enable/counter_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    clock_enable/counter_1_reg[20]_i_1_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.620 r  clock_enable/counter_1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.620    clock_enable/counter_1_reg[24]_i_1_n_7
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.604    15.027    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  clock_enable/counter_1_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X87Y82         FDRE (Setup_fdre_C_D)        0.062    15.328    clock_enable/counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.826ns (65.717%)  route 1.474ns (34.283%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  clock_enable/counter_1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.617    clock_enable/counter_1_reg[20]_i_1_n_6
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.602    15.025    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[21]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    clock_enable/counter_1_reg[21]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 get_mem/data0__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.934ns (25.422%)  route 2.740ns (74.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    get_mem/clk_IBUF_BUFG
    SLICE_X83Y85         FDRE                                         r  get_mem/data0__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  get_mem/data0__2/Q
                         net (fo=19, routed)          1.596     7.380    get_mem/data0__2_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.152     7.532 r  get_mem/data[8]_i_3/O
                         net (fo=1, routed)           0.436     7.969    get_mem/data[8]_i_3_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I1_O)        0.326     8.295 r  get_mem/data[8]_i_1/O
                         net (fo=5, routed)           0.707     9.002    get_mem/data[8]_i_1_n_0
    SLICE_X88Y83         FDSE                                         r  get_mem/data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.605    15.028    get_mem/clk_IBUF_BUFG
    SLICE_X88Y83         FDSE                                         r  get_mem/data_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y83         FDSE (Setup_fdse_C_S)       -0.524    14.727    get_mem/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 get_mem/data0__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.934ns (25.422%)  route 2.740ns (74.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.725     5.328    get_mem/clk_IBUF_BUFG
    SLICE_X83Y85         FDRE                                         r  get_mem/data0__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  get_mem/data0__2/Q
                         net (fo=19, routed)          1.596     7.380    get_mem/data0__2_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.152     7.532 r  get_mem/data[8]_i_3/O
                         net (fo=1, routed)           0.436     7.969    get_mem/data[8]_i_3_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I1_O)        0.326     8.295 r  get_mem/data[8]_i_1/O
                         net (fo=5, routed)           0.707     9.002    get_mem/data[8]_i_1_n_0
    SLICE_X88Y83         FDSE                                         r  get_mem/data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.605    15.028    get_mem/clk_IBUF_BUFG
    SLICE_X88Y83         FDSE                                         r  get_mem/data_reg[6]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y83         FDSE (Setup_fdse_C_S)       -0.524    14.727    get_mem/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 2.805ns (65.549%)  route 1.474ns (34.451%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.596 r  clock_enable/counter_1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.596    clock_enable/counter_1_reg[20]_i_1_n_4
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.602    15.025    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[23]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    clock_enable/counter_1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 clock_enable/counter_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 2.731ns (64.942%)  route 1.474ns (35.058%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.714     5.317    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  clock_enable/counter_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  clock_enable/counter_1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.365    clock_enable/counter_1_reg[1]
    SLICE_X86Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  clock_enable/counter_1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.039    clock_enable/counter_1_reg[0]_i_7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  clock_enable/counter_1_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.153    clock_enable/counter_1_reg[4]_i_6_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.466 r  clock_enable/counter_1_reg[8]_i_6/O[3]
                         net (fo=2, routed)           0.882     8.348    clock_enable/counter_10[11]
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.306     8.654 r  clock_enable/counter_1[8]_i_2/O
                         net (fo=1, routed)           0.000     8.654    clock_enable/counter_1[8]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.055 r  clock_enable/counter_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    clock_enable/counter_1_reg[8]_i_1_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  clock_enable/counter_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    clock_enable/counter_1_reg[12]_i_1_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  clock_enable/counter_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    clock_enable/counter_1_reg[16]_i_1_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.522 r  clock_enable/counter_1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.522    clock_enable/counter_1_reg[20]_i_1_n_5
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.602    15.025    clock_enable/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  clock_enable/counter_1_reg[22]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.062    15.326    clock_enable/counter_1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 get_mem/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/upper_lower_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.602     1.521    get_mem/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  get_mem/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  get_mem/addr_reg[0]/Q
                         net (fo=8, routed)           0.079     1.765    get_mem/addr_reg[0]
    SLICE_X84Y84         FDRE                                         r  get_mem/upper_lower_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.872     2.037    get_mem/clk_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  get_mem/upper_lower_reg/C
                         clock pessimism             -0.515     1.521    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.060     1.581    get_mem/upper_lower_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 get_mem/data0_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.602     1.521    get_mem/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  get_mem/data0_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  get_mem/data0_rep__4/Q
                         net (fo=25, routed)          0.094     1.780    get_mem/data0_rep__4_n_0
    SLICE_X85Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  get_mem/data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.825    get_mem/p_0_in[29]
    SLICE_X85Y85         FDRE                                         r  get_mem/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.873     2.038    get_mem/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  get_mem/data_reg[29]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.092     1.626    get_mem/data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 get_mem/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/data0__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.602     1.521    get_mem/clk_IBUF_BUFG
    SLICE_X82Y85         FDRE                                         r  get_mem/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  get_mem/addr_reg[1]/Q
                         net (fo=6, routed)           0.121     1.783    get_mem/addr_reg__0[1]
    SLICE_X83Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  get_mem/data0_rep__1_i_1/O
                         net (fo=3, routed)           0.000     1.828    get_mem/data0_rep__1_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  get_mem/data0__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.873     2.038    get_mem/clk_IBUF_BUFG
    SLICE_X83Y85         FDRE                                         r  get_mem/data0__1/C
                         clock pessimism             -0.503     1.534    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.092     1.626    get_mem/data0__1
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.515    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clock_enable/counter_2_reg[15]/Q
                         net (fo=2, routed)           0.119     1.775    clock_enable/counter_2_reg[15]
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  clock_enable/counter_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_enable/counter_2_reg[12]_i_1_n_4
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.031    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[15]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.105     1.620    clock_enable/counter_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.515    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y77         FDRE                                         r  clock_enable/counter_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clock_enable/counter_2_reg[11]/Q
                         net (fo=2, routed)           0.119     1.775    clock_enable/counter_2_reg[11]
    SLICE_X83Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  clock_enable/counter_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_enable/counter_2_reg[8]_i_1_n_4
    SLICE_X83Y77         FDRE                                         r  clock_enable/counter_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     2.030    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y77         FDRE                                         r  clock_enable/counter_2_reg[11]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.105     1.620    clock_enable/counter_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.597     1.516    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  clock_enable/counter_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clock_enable/counter_2_reg[19]/Q
                         net (fo=2, routed)           0.119     1.776    clock_enable/counter_2_reg[19]
    SLICE_X83Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  clock_enable/counter_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    clock_enable/counter_2_reg[16]_i_1_n_4
    SLICE_X83Y79         FDRE                                         r  clock_enable/counter_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.032    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  clock_enable/counter_2_reg[19]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.105     1.621    clock_enable/counter_2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.512    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  clock_enable/counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  clock_enable/counter_2_reg[3]/Q
                         net (fo=2, routed)           0.119     1.772    clock_enable/counter_2_reg[3]
    SLICE_X83Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  clock_enable/counter_2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.880    clock_enable/counter_2_reg[0]_i_2_n_4
    SLICE_X83Y75         FDRE                                         r  clock_enable/counter_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     2.027    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  clock_enable/counter_2_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.105     1.617    clock_enable/counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.513    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  clock_enable/counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock_enable/counter_2_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    clock_enable/counter_2_reg[7]
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  clock_enable/counter_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    clock_enable/counter_2_reg[4]_i_1_n_4
    SLICE_X83Y76         FDRE                                         r  clock_enable/counter_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.028    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  clock_enable/counter_2_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.105     1.618    clock_enable/counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.598     1.517    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  clock_enable/counter_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clock_enable/counter_2_reg[23]/Q
                         net (fo=2, routed)           0.119     1.777    clock_enable/counter_2_reg[23]
    SLICE_X83Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  clock_enable/counter_2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    clock_enable/counter_2_reg[20]_i_1_n_4
    SLICE_X83Y80         FDRE                                         r  clock_enable/counter_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.868     2.033    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  clock_enable/counter_2_reg[23]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.105     1.622    clock_enable/counter_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_enable/counter_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.515    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clock_enable/counter_2_reg[12]/Q
                         net (fo=2, routed)           0.114     1.770    clock_enable/counter_2_reg[12]
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  clock_enable/counter_2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    clock_enable/counter_2_reg[12]_i_1_n_7
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.031    clock_enable/clk_IBUF_BUFG
    SLICE_X83Y78         FDRE                                         r  clock_enable/counter_2_reg[12]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.105     1.620    clock_enable/counter_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    clock_enable/counter_1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    clock_enable/counter_1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clock_enable/counter_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clock_enable/counter_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clock_enable/counter_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clock_enable/counter_1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    clock_enable/counter_1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    clock_enable/counter_1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y80    clock_enable/counter_1_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    get_mem/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clock_enable/counter_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clock_enable/counter_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clock_enable/counter_1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clock_enable/counter_1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    clock_enable/counter_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    clock_enable/counter_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    clock_enable/counter_1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clock_enable/counter_1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    clock_enable/counter_2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    clock_enable/counter_2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    clock_enable/counter_2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    clock_enable/counter_2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    clock_enable/counter_2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    clock_enable/counter_2_reg[22]/C



