Source Block: hdl/library/axi_ad7616/axi_ad7616_pif.v@209:219@HdlStmAssign
    endcase
  end

  // data valid for the register access and m_axis interface

  assign rd_db_valid = ((counter == 2'b0) && ((transfer_state == CNTRL0_HIGH) || (transfer_state == CNTRL1_HIGH))) ? 1'b1 : 1'b0;

  always @(posedge clk) begin
    if (cs_n) begin
      rd_db_valid_div2 <= 1'h0;
    end else begin

Diff Content:
- 214   assign rd_db_valid = ((counter == 2'b0) && ((transfer_state == CNTRL0_HIGH) || (transfer_state == CNTRL1_HIGH))) ? 1'b1 : 1'b0;
+ 214   assign rd_db_valid = ((transfer_state == CS_HIGH) &&
+ 214                        ((rd_req_d == 1'b1) || (rd_conv_d == 1'b1))) ? 1'b1 : 1'b0;

Clone Blocks:
