<stg><name>merge_sort_batch1</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="19" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %store_ln127 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %store_ln127 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:5 %store_ln127 = store i19 0, i19 %i

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln127 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_159 = load i19 %i

]]></Node>
<StgValue><ssdm name="i_159"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:1 %k_155 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_155"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i:2 %j_157 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_157"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i:3 %icmp_ln127 = icmp_eq  i19 %i_159, i19 312500

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 312500, i64 312500, i64 312500

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i:5 %add_ln127 = add i19 %i_159, i19 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:6 %br_ln127 = br i1 %icmp_ln127, void %for.body.split.i, void %merge_sort_batch1.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="19">
<![CDATA[
for.body.split.i:0 %zext_ln127 = zext i19 %i_159

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:1 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i:2 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:3 %icmp_ln129 = icmp_slt  i32 %j_157, i32 156250

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i:4 %icmp_ln129_16 = icmp_slt  i32 %k_155, i32 156250

]]></Node>
<StgValue><ssdm name="icmp_ln129_16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.i:5 %and_ln129 = and i1 %icmp_ln129, i1 %icmp_ln129_16

]]></Node>
<StgValue><ssdm name="and_ln129"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i:6 %multi_radix_oct_kmerge_temp2_15_addr = getelementptr i32 %multi_radix_oct_kmerge_temp2_15, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp2_15_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:7 %br_ln129 = br i1 %and_ln129, void %if.else16.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else16.i:0 %icmp_ln140 = icmp_eq  i32 %j_157, i32 156250

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16.i:1 %and_ln140 = and i1 %icmp_ln140, i1 %icmp_ln129_16

]]></Node>
<StgValue><ssdm name="and_ln140"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16.i:2 %br_ln140 = br i1 %and_ln140, void %if.else26.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
if.else26.i:0 %zext_ln145 = zext i32 %j_157

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else26.i:1 %multi_radix_oct_kmerge_temp1_30_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp1_30, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="18">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp1_30_load_1 = load i18 %multi_radix_oct_kmerge_temp1_30_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26.i:4 %j_159 = add i32 %j_157, i32 1

]]></Node>
<StgValue><ssdm name="j_159"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else26.i:5 %store_ln146 = store i32 %j_159, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
if.then20.i:0 %zext_ln141 = zext i32 %k_155

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:1 %multi_radix_oct_kmerge_temp1_31_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp1_31, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="18">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp1_31_load_1 = load i18 %multi_radix_oct_kmerge_temp1_31_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then20.i:4 %k_157 = add i32 %k_155, i32 1

]]></Node>
<StgValue><ssdm name="k_157"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:5 %store_ln143 = store i32 156250, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then20.i:6 %store_ln143 = store i32 %k_157, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:0 %zext_ln130 = zext i32 %j_157

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:1 %multi_radix_oct_kmerge_temp1_30_addr = getelementptr i32 %multi_radix_oct_kmerge_temp1_30, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="18">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp1_30_load = load i18 %multi_radix_oct_kmerge_temp1_30_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
if.then.i:3 %zext_ln130_16 = zext i32 %k_155

]]></Node>
<StgValue><ssdm name="zext_ln130_16"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %multi_radix_oct_kmerge_temp1_31_addr = getelementptr i32 %multi_radix_oct_kmerge_temp1_31, i64 0, i64 %zext_ln130_16

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
<literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="18">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp1_31_load = load i18 %multi_radix_oct_kmerge_temp1_31_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:0 %store_ln127 = store i19 %add_ln127, i19 %i

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:1 %br_ln127 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
merge_sort_batch1.exit:0 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="18">
<![CDATA[
if.else26.i:2 %multi_radix_oct_kmerge_temp1_30_load_1 = load i18 %multi_radix_oct_kmerge_temp1_30_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
if.else26.i:3 %store_ln145 = store i32 %multi_radix_oct_kmerge_temp1_30_load_1, i19 %multi_radix_oct_kmerge_temp2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
if.else26.i:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="18">
<![CDATA[
if.then20.i:2 %multi_radix_oct_kmerge_temp1_31_load_1 = load i18 %multi_radix_oct_kmerge_temp1_31_addr_1

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
if.then20.i:3 %store_ln141 = store i32 %multi_radix_oct_kmerge_temp1_31_load_1, i19 %multi_radix_oct_kmerge_temp2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="0"/>
<literal name="and_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:7 %br_ln143 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="18">
<![CDATA[
if.then.i:2 %multi_radix_oct_kmerge_temp1_30_load = load i18 %multi_radix_oct_kmerge_temp1_30_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_30_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="18">
<![CDATA[
if.then.i:5 %multi_radix_oct_kmerge_temp1_31_load = load i18 %multi_radix_oct_kmerge_temp1_31_addr

]]></Node>
<StgValue><ssdm name="multi_radix_oct_kmerge_temp1_31_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %icmp_ln130 = icmp_slt  i32 %multi_radix_oct_kmerge_temp1_30_load, i32 %multi_radix_oct_kmerge_temp1_31_load

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:7 %br_ln130 = br i1 %icmp_ln130, void %if.else.i, void %if.then6.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
if.else.i:0 %store_ln135 = store i32 %multi_radix_oct_kmerge_temp1_31_load, i19 %multi_radix_oct_kmerge_temp2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:1 %k_156 = add i32 %k_155, i32 1

]]></Node>
<StgValue><ssdm name="k_156"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:2 %store_ln136 = store i32 %k_156, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
if.then6.i:0 %store_ln131 = store i32 %multi_radix_oct_kmerge_temp1_30_load, i19 %multi_radix_oct_kmerge_temp2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then6.i:1 %j_158 = add i32 %j_157, i32 1

]]></Node>
<StgValue><ssdm name="j_158"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then6.i:2 %store_ln133 = store i32 %j_158, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln129" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i:3 %br_ln133 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
