/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 328 296)
	(text "altddio_bidir" (rect 104 0 185 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 25 180)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "inclock" (rect 0 0 38 14)(font "Arial" (font_size 8)))
		(text "inclock" (rect 64 64 102 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 56 72)(line_width 1))
	)
	(port
		(pt 0 88)
		(input)
		(text "inclocken" (rect 0 0 53 14)(font "Arial" (font_size 8)))
		(text "inclocken" (rect 64 80 117 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 56 88)(line_width 1))
	)
	(port
		(pt 0 104)
		(input)
		(text "outclock" (rect 24 96 71 110)(font "Arial" (font_size 8)))
		(text "outclock" (rect 64 96 111 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(line_width 1))
	)
	(port
		(pt 0 120)
		(input)
		(text "outclocken" (rect 24 128 85 142)(font "Arial" (font_size 8)))
		(text "outclocken" (rect 64 112 125 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120)(line_width 1))
	)
	(port
		(pt 0 136)
		(input)
		(text "oe" (rect 24 144 38 158)(font "Arial" (font_size 8)))
		(text "oe" (rect 64 128 78 142)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 16 136)(line_width 1))
	)
	(port
		(pt 0 40)
		(input)
		(text "datain_h[WIDTH-1..0]" (rect 0 0 119 14)(font "Arial" (font_size 8)))
		(text "datain_h[]" (rect 64 32 119 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 56 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "datain_l[WIDTH-1..0]" (rect 0 0 114 14)(font "Arial" (font_size 8)))
		(text "datain_l[]" (rect 64 48 114 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 56 56)(line_width 3))
	)
	(port
		(pt 0 152)
		(input)
		(text "sset" (rect 64 144 88 158)(font "Arial" (font_size 8)))
		(text "sset" (rect 64 144 88 158)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 56 152)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "sclr" (rect 64 160 85 174)(font "Arial" (font_size 8)))
		(text "sclr" (rect 64 160 85 174)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 56 168)(line_width 1))
	)
	(port
		(pt 264 40)
		(output)
		(text "dataout_h[WIDTH-1..0]" (rect -40 0 87 14)(font "Arial" (font_size 8)))
		(text "dataout_h[]" (rect 160 32 223 46)(font "Arial" (font_size 8)))
		(line (pt 264 40)(pt 216 40)(line_width 3))
	)
	(port
		(pt 264 56)
		(output)
		(text "dataout_l[WIDTH-1..0]" (rect -40 0 82 14)(font "Arial" (font_size 8)))
		(text "dataout_l[]" (rect 160 48 219 62)(font "Arial" (font_size 8)))
		(line (pt 264 56)(pt 216 56)(line_width 3))
	)
	(port
		(pt 264 88)
		(output)
		(text "dqsundelayedout[WIDTH-1..0]" (rect 182 80 350 94)(font "Arial" (font_size 8)))
		(text "dqsundelayedout[]" (rect 120 80 225 94)(font "Arial" (font_size 8)))
		(line (pt 264 88)(pt 216 88)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 264 104)
		(output)
		(text "oe_out[WIDTH-1..0]" (rect 182 96 291 110)(font "Arial" (font_size 8)))
		(text "oe_out[]" (rect 168 96 214 110)(font "Arial" (font_size 8)))
		(line (pt 264 104)(pt 216 104)(color 128 0 255)(line_width 3))
	)
	(port
		(pt 264 72)
		(bidir)
		(text "padio[WIDTH-1..0]" (rect -40 0 61 14)(font "Arial" (font_size 8)))
		(text "padio[]" (rect 176 64 213 78)(font "Arial" (font_size 8)))
		(line (pt 264 72)(pt 216 72)(line_width 3))
	)
	(parameter
		"WIDTH"
		"4"
		"Width of the DDIO bus (number of wires)"
	)
	(parameter
		"POWER_UP_HIGH"
		"\"OFF\""
		"Should the registers power-up to a HIGH state if neither aclr nor aset is connected? \"ON\" or \"OFF\" (default)"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"OE_REG"
		"\"UNUSED\""
		"Should the output enable input be registered? \"UNREGISTERED\", \"REGISTERED\", or \"UNUSED\" (default)"
		"\"UNUSED\"" "\"UNREGISTERED\"" "\"REGISTERED\"" 
	)
	(parameter
		"EXTEND_OE_DISABLE"
		"\"UNUSED\""
		"Should the output be held at high impedance for an extra ½ clock cycle when OE goes low? \"ON\", \"OFF\", or \"UNUSED\" (default)"
		"\"UNUSED\"" "\"ON\"" "\"OFF\"" 
	)
	(parameter
		"IMPLEMENT_INPUT_IN_LCELL"
		"\"UNUSED\""
		"Should the input DDIO channels be implemented using logic cells? \"ON\", \"OFF\", or \"UNUSED\" (default)"
		"\"UNUSED\"" "\"ON\"" "\"OFF\"" 
	)
	(drawing
		(line (pt 216 24)(pt 56 24)(color 0 0 255)(line_width 1))
		(line (pt 216 184)(pt 56 184)(color 0 0 255)(line_width 1))
		(line (pt 16 104)(pt 56 104)(color 0 0 255)(line_width 1))
		(line (pt 16 120)(pt 56 120)(color 0 0 255)(line_width 1))
		(line (pt 16 136)(pt 56 136)(color 0 0 255)(line_width 1))
		(line (pt 56 24)(pt 56 184)(color 0 0 255)(line_width 1))
		(line (pt 216 184)(pt 216 24)(color 0 0 255)(line_width 1))
	)
	(annotation_block (parameter)(rect 328 -24 528 64))
)
