#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr  1 10:09:03 2016
# Process ID: 3597
# Log file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.log
# Journal file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
set_property ip_repo_paths  /home/alok/githum/Zedboard/learning/training/MSD/s07v2/mycores/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv Alok:user:sample_generator:1.0 sample_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_include_mm2s {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {15}] [get_bd_cells xlconstant_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sample_generator_0/AXI_En]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
save_bd_design
