$date
	Sun Jul 20 16:31:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! CarryOut $end
$var wire 4 " ALU_out [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 4 % Sel [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' ALU_out [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 4 ) Sel [3:0] $end
$var wire 5 * tmp [4:0] $end
$var wire 1 ! CarryOut $end
$var reg 4 + ALU_result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 +
b100 *
b0 )
b1 (
b100 '
b11 &
b0 %
b1 $
b11 #
b100 "
0!
$end
#10000
b10 "
b10 '
b10 +
b1 %
b1 )
b10 $
b10 (
b110 *
b100 #
b100 &
#20000
b110 "
b110 '
b110 +
b10 %
b10 )
b101 *
b11 #
b11 &
#30000
b100 "
b100 '
b100 +
b11 %
b11 )
b1010 *
b1000 #
b1000 &
#40000
b1010 "
b1010 '
b1010 +
b100 %
b100 )
b111 *
b101 #
b101 &
#50000
b100 "
b100 '
b100 +
b101 %
b101 )
b1010 *
b1000 #
b1000 &
#60000
b1011 "
b1011 '
b1011 +
b110 %
b110 )
b1111 *
b1101 #
b1101 &
#70000
b1110 "
b1110 '
b1110 +
b111 %
b111 )
#80000
1!
b1000 "
b1000 '
b1000 +
b1000 %
b1000 )
b1010 $
b1010 (
b10110 *
b1100 #
b1100 &
#90000
b1110 "
b1110 '
b1110 +
b1001 %
b1001 )
#100000
b110 "
b110 '
b110 +
b1010 %
b1010 )
#110000
b1 "
b1 '
b1 +
b1011 %
b1011 )
#120000
b111 "
b111 '
b111 +
b1100 %
b1100 )
#130000
b1001 "
b1001 '
b1001 +
b1101 %
b1101 )
#140000
b1 "
b1 '
b1 +
0!
b1110 %
b1110 )
b100 $
b100 (
b110 *
b10 #
b10 &
#150000
b1111 %
b1111 )
b1000 *
b100 #
b100 &
#160000
