-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
-- Date        : Tue Jun 20 14:18:53 2017
-- Host        : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ project_5_ip_sobel_0_1_sim_netlist.vhdl
-- Design      : project_5_ip_sobel_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_img_offset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_img_offset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    exitcond_flatten_fu_218_p2 : in STD_LOGIC;
    p_44_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_AXILiteS_s_axi is
  signal \/FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes";
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^input_img_offset\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_input_img_offset0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_input_img_offset[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_img_offset[31]_i_3_n_0\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_output_img_offset0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_output_img_offset[31]_i_1_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \^output_img_offset\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_input_img_offset[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_img_offset[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_img_offset[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_img_offset[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_img_offset[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_img_offset[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_img_offset[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_img_offset[16]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_img_offset[17]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_img_offset[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_img_offset[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_img_offset[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_img_offset[20]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_img_offset[21]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_img_offset[22]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_img_offset[23]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_img_offset[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_img_offset[25]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_img_offset[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_img_offset[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_img_offset[28]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_img_offset[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_img_offset[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_img_offset[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_img_offset[31]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_img_offset[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_input_img_offset[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_img_offset[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_img_offset[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_img_offset[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_input_img_offset[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_img_offset[9]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_output_img_offset[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_output_img_offset[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_output_img_offset[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_output_img_offset[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_output_img_offset[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_output_img_offset[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_output_img_offset[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_output_img_offset[16]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_output_img_offset[17]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_output_img_offset[18]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_output_img_offset[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_output_img_offset[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_output_img_offset[20]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_output_img_offset[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_output_img_offset[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_output_img_offset[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_output_img_offset[24]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_output_img_offset[25]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_output_img_offset[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_output_img_offset[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_output_img_offset[28]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_output_img_offset[29]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_output_img_offset[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_output_img_offset[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_output_img_offset[31]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_output_img_offset[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_output_img_offset[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_output_img_offset[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_output_img_offset[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_img_offset[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_img_offset[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_output_img_offset[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[2]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair4";
begin
  ap_start <= \^ap_start\;
  input_img_offset(31 downto 0) <= \^input_img_offset\(31 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  output_img_offset(31 downto 0) <= \^output_img_offset\(31 downto 0);
\/FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFF0B"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => s_axi_AXILiteS_AWVALID,
      O => \/FSM_onehot_wstate[1]_i_1_n_0\
    );
\/FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => s_axi_AXILiteS_WVALID,
      O => \/FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \^out\(0),
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^out\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => Q(1),
      O => D(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(0),
      I2 => \^ap_start\,
      I3 => ap_rst_n,
      I4 => exitcond_flatten_fu_218_p2,
      I5 => p_44_in,
      O => ap_enable_reg_pp0_iter0_reg
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(0),
      I4 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_AXILiteS_ARVALID,
      I5 => s_axi_AXILiteS_ARADDR(1),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => Q(1),
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WDATA(0),
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^out\(1),
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => \^out\(1),
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_input_img_offset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(0),
      O => int_input_img_offset0(0)
    );
\int_input_img_offset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(10),
      O => int_input_img_offset0(10)
    );
\int_input_img_offset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(11),
      O => int_input_img_offset0(11)
    );
\int_input_img_offset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(12),
      O => int_input_img_offset0(12)
    );
\int_input_img_offset[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(13),
      O => int_input_img_offset0(13)
    );
\int_input_img_offset[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(14),
      O => int_input_img_offset0(14)
    );
\int_input_img_offset[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(15),
      O => int_input_img_offset0(15)
    );
\int_input_img_offset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(16),
      O => int_input_img_offset0(16)
    );
\int_input_img_offset[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(17),
      O => int_input_img_offset0(17)
    );
\int_input_img_offset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(18),
      O => int_input_img_offset0(18)
    );
\int_input_img_offset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(19),
      O => int_input_img_offset0(19)
    );
\int_input_img_offset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(1),
      O => int_input_img_offset0(1)
    );
\int_input_img_offset[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(20),
      O => int_input_img_offset0(20)
    );
\int_input_img_offset[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(21),
      O => int_input_img_offset0(21)
    );
\int_input_img_offset[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(22),
      O => int_input_img_offset0(22)
    );
\int_input_img_offset[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^input_img_offset\(23),
      O => int_input_img_offset0(23)
    );
\int_input_img_offset[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(24),
      O => int_input_img_offset0(24)
    );
\int_input_img_offset[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(25),
      O => int_input_img_offset0(25)
    );
\int_input_img_offset[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(26),
      O => int_input_img_offset0(26)
    );
\int_input_img_offset[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(27),
      O => int_input_img_offset0(27)
    );
\int_input_img_offset[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(28),
      O => int_input_img_offset0(28)
    );
\int_input_img_offset[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(29),
      O => int_input_img_offset0(29)
    );
\int_input_img_offset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(2),
      O => int_input_img_offset0(2)
    );
\int_input_img_offset[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(30),
      O => int_input_img_offset0(30)
    );
\int_input_img_offset[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_input_img_offset[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      O => \int_input_img_offset[31]_i_1_n_0\
    );
\int_input_img_offset[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^input_img_offset\(31),
      O => int_input_img_offset0(31)
    );
\int_input_img_offset[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => \^out\(1),
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_input_img_offset[31]_i_3_n_0\
    );
\int_input_img_offset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(3),
      O => int_input_img_offset0(3)
    );
\int_input_img_offset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(4),
      O => int_input_img_offset0(4)
    );
\int_input_img_offset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(5),
      O => int_input_img_offset0(5)
    );
\int_input_img_offset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(6),
      O => int_input_img_offset0(6)
    );
\int_input_img_offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^input_img_offset\(7),
      O => int_input_img_offset0(7)
    );
\int_input_img_offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(8),
      O => int_input_img_offset0(8)
    );
\int_input_img_offset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^input_img_offset\(9),
      O => int_input_img_offset0(9)
    );
\int_input_img_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(0),
      Q => \^input_img_offset\(0),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(10),
      Q => \^input_img_offset\(10),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(11),
      Q => \^input_img_offset\(11),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(12),
      Q => \^input_img_offset\(12),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(13),
      Q => \^input_img_offset\(13),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(14),
      Q => \^input_img_offset\(14),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(15),
      Q => \^input_img_offset\(15),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(16),
      Q => \^input_img_offset\(16),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(17),
      Q => \^input_img_offset\(17),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(18),
      Q => \^input_img_offset\(18),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(19),
      Q => \^input_img_offset\(19),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(1),
      Q => \^input_img_offset\(1),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(20),
      Q => \^input_img_offset\(20),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(21),
      Q => \^input_img_offset\(21),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(22),
      Q => \^input_img_offset\(22),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(23),
      Q => \^input_img_offset\(23),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(24),
      Q => \^input_img_offset\(24),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(25),
      Q => \^input_img_offset\(25),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(26),
      Q => \^input_img_offset\(26),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(27),
      Q => \^input_img_offset\(27),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(28),
      Q => \^input_img_offset\(28),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(29),
      Q => \^input_img_offset\(29),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(2),
      Q => \^input_img_offset\(2),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(30),
      Q => \^input_img_offset\(30),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(31),
      Q => \^input_img_offset\(31),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(3),
      Q => \^input_img_offset\(3),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(4),
      Q => \^input_img_offset\(4),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(5),
      Q => \^input_img_offset\(5),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(6),
      Q => \^input_img_offset\(6),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(7),
      Q => \^input_img_offset\(7),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(8),
      Q => \^input_img_offset\(8),
      R => ap_rst_n_inv
    );
\int_input_img_offset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_img_offset[31]_i_1_n_0\,
      D => int_input_img_offset0(9),
      Q => \^input_img_offset\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => Q(1),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[3]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => Q(1),
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_output_img_offset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(0),
      O => int_output_img_offset0(0)
    );
\int_output_img_offset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(10),
      O => int_output_img_offset0(10)
    );
\int_output_img_offset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(11),
      O => int_output_img_offset0(11)
    );
\int_output_img_offset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(12),
      O => int_output_img_offset0(12)
    );
\int_output_img_offset[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(13),
      O => int_output_img_offset0(13)
    );
\int_output_img_offset[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(14),
      O => int_output_img_offset0(14)
    );
\int_output_img_offset[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(15),
      O => int_output_img_offset0(15)
    );
\int_output_img_offset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(16),
      O => int_output_img_offset0(16)
    );
\int_output_img_offset[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(17),
      O => int_output_img_offset0(17)
    );
\int_output_img_offset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(18),
      O => int_output_img_offset0(18)
    );
\int_output_img_offset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(19),
      O => int_output_img_offset0(19)
    );
\int_output_img_offset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(1),
      O => int_output_img_offset0(1)
    );
\int_output_img_offset[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(20),
      O => int_output_img_offset0(20)
    );
\int_output_img_offset[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(21),
      O => int_output_img_offset0(21)
    );
\int_output_img_offset[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(22),
      O => int_output_img_offset0(22)
    );
\int_output_img_offset[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^output_img_offset\(23),
      O => int_output_img_offset0(23)
    );
\int_output_img_offset[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(24),
      O => int_output_img_offset0(24)
    );
\int_output_img_offset[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(25),
      O => int_output_img_offset0(25)
    );
\int_output_img_offset[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(26),
      O => int_output_img_offset0(26)
    );
\int_output_img_offset[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(27),
      O => int_output_img_offset0(27)
    );
\int_output_img_offset[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(28),
      O => int_output_img_offset0(28)
    );
\int_output_img_offset[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(29),
      O => int_output_img_offset0(29)
    );
\int_output_img_offset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(2),
      O => int_output_img_offset0(2)
    );
\int_output_img_offset[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(30),
      O => int_output_img_offset0(30)
    );
\int_output_img_offset[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_input_img_offset[31]_i_3_n_0\,
      O => \int_output_img_offset[31]_i_1_n_0\
    );
\int_output_img_offset[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^output_img_offset\(31),
      O => int_output_img_offset0(31)
    );
\int_output_img_offset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(3),
      O => int_output_img_offset0(3)
    );
\int_output_img_offset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(4),
      O => int_output_img_offset0(4)
    );
\int_output_img_offset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(5),
      O => int_output_img_offset0(5)
    );
\int_output_img_offset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(6),
      O => int_output_img_offset0(6)
    );
\int_output_img_offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^output_img_offset\(7),
      O => int_output_img_offset0(7)
    );
\int_output_img_offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(8),
      O => int_output_img_offset0(8)
    );
\int_output_img_offset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^output_img_offset\(9),
      O => int_output_img_offset0(9)
    );
\int_output_img_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(0),
      Q => \^output_img_offset\(0),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(10),
      Q => \^output_img_offset\(10),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(11),
      Q => \^output_img_offset\(11),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(12),
      Q => \^output_img_offset\(12),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(13),
      Q => \^output_img_offset\(13),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(14),
      Q => \^output_img_offset\(14),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(15),
      Q => \^output_img_offset\(15),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(16),
      Q => \^output_img_offset\(16),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(17),
      Q => \^output_img_offset\(17),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(18),
      Q => \^output_img_offset\(18),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(19),
      Q => \^output_img_offset\(19),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(1),
      Q => \^output_img_offset\(1),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(20),
      Q => \^output_img_offset\(20),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(21),
      Q => \^output_img_offset\(21),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(22),
      Q => \^output_img_offset\(22),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(23),
      Q => \^output_img_offset\(23),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(24),
      Q => \^output_img_offset\(24),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(25),
      Q => \^output_img_offset\(25),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(26),
      Q => \^output_img_offset\(26),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(27),
      Q => \^output_img_offset\(27),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(28),
      Q => \^output_img_offset\(28),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(29),
      Q => \^output_img_offset\(29),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(2),
      Q => \^output_img_offset\(2),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(30),
      Q => \^output_img_offset\(30),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(31),
      Q => \^output_img_offset\(31),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(3),
      Q => \^output_img_offset\(3),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(4),
      Q => \^output_img_offset\(4),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(5),
      Q => \^output_img_offset\(5),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(6),
      Q => \^output_img_offset\(6),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(7),
      Q => \^output_img_offset\(7),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(8),
      Q => \^output_img_offset\(8),
      R => ap_rst_n_inv
    );
\int_output_img_offset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_img_offset[31]_i_1_n_0\,
      D => int_output_img_offset0(9),
      Q => \^output_img_offset\(9),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^input_img_offset\(0),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \^output_img_offset\(0),
      I3 => \rdata[2]_i_3_n_0\,
      I4 => \rdata[0]_i_2_n_0\,
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(10),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(10),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(11),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(11),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(12),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(12),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(13),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(13),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(14),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(14),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(15),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(15),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(16),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(16),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(17),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(17),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(18),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(18),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(19),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(19),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^input_img_offset\(1),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \^output_img_offset\(1),
      I3 => \rdata[2]_i_3_n_0\,
      I4 => \rdata[1]_i_2_n_0\,
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => int_ap_done,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => p_0_in,
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => p_1_in,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(20),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(20),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(21),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(21),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(22),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(22),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(23),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(23),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(24),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(24),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(25),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(25),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(26),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(26),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(27),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(27),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(28),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(28),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(29),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(29),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^input_img_offset\(2),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \^output_img_offset\(2),
      I3 => \rdata[2]_i_3_n_0\,
      I4 => \rdata[2]_i_4_n_0\,
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => \^ap_start\,
      I3 => Q(0),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(30),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(30),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(1),
      I3 => rstate(0),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_AXILiteS_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(31),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(31),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000323230000202"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^output_img_offset\(3),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^input_img_offset\(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(4),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(5),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(5),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(6),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(6),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000323230000202"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^output_img_offset\(7),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^input_img_offset\(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(8),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(8),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^output_img_offset\(9),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^input_img_offset\(9),
      I5 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => s_axi_AXILiteS_RREADY,
      I3 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_AXILiteS_RVALID
    );
\tmp_2_cast_reg_817[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => E(0)
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_buffer__parameterized0\ is
  port (
    m_axi_input_img_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_buf_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_split : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_2\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.len_cnt_reg[1]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    dout_valid_reg_0 : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_3\ : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_buffer__parameterized0\ : entity is "ip_sobel_input_img_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_buffer__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_9_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]_0\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf_reg[1]_0\ : STD_LOGIC;
  signal \^bus_wide_gen.split_cnt_buf_reg[1]_1\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__1_n_0\ : STD_LOGIC;
  signal \^m_axi_input_img_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_0 : STD_LOGIC;
  signal mem_reg_i_11_n_0 : STD_LOGIC;
  signal mem_reg_i_9_n_0 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair48";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair68";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \bus_wide_gen.data_buf_reg[0]\ <= \^bus_wide_gen.data_buf_reg[0]\;
  \bus_wide_gen.data_buf_reg[0]_0\ <= \^bus_wide_gen.data_buf_reg[0]_0\;
  \bus_wide_gen.split_cnt_buf_reg[1]_0\ <= \^bus_wide_gen.split_cnt_buf_reg[1]_0\;
  \bus_wide_gen.split_cnt_buf_reg[1]_1\ <= \^bus_wide_gen.split_cnt_buf_reg[1]_1\;
  m_axi_input_img_RREADY <= \^m_axi_input_img_rready\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[0]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(0),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[0]\,
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[24]\,
      I1 => \dout_buf_reg_n_0_[8]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[16]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[0]\,
      O => \bus_wide_gen.data_buf[0]_i_2_n_0\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[10]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(10),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[18]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[26]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_0\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[11]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(11),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[19]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[27]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_0\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[12]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(12),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[20]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[28]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_0\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[13]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(13),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[21]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[29]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_0\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[14]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(14),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[22]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[30]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(15),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[23]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[31]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_2_n_0\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[16]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(16),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[16]\,
      O => D(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[24]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[16]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_0\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[17]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(17),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[17]\,
      O => D(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[25]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[17]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_0\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[18]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(18),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[18]\,
      O => D(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[26]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[18]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_0\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[19]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(19),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[19]\,
      O => D(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[27]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[19]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_0\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[1]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(1),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[1]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[25]\,
      I1 => \dout_buf_reg_n_0_[9]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[17]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[1]\,
      O => \bus_wide_gen.data_buf[1]_i_2_n_0\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[20]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(20),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[20]\,
      O => D(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[28]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[20]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_0\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[21]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(21),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[21]\,
      O => D(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[29]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[21]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_0\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[22]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(22),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[22]\,
      O => D(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[30]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[22]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_0\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(23),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[23]\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[31]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[23]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_0\
    );
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[24]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(24)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[25]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(25)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[26]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(26)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[27]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(27)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[28]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(28)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[29]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(29)
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[2]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(2),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[2]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[26]\,
      I1 => \dout_buf_reg_n_0_[10]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[18]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[2]\,
      O => \bus_wide_gen.data_buf[2]_i_2_n_0\
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[30]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(30)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFE00FEFE"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => \^beat_valid\,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001F00"
    )
        port map (
      I0 => \q_reg[11]\(1),
      I1 => \q_reg[11]\(0),
      I2 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I3 => \dout_buf_reg_n_0_[31]\,
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      O => D(31)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[0]_0\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \^bus_wide_gen.data_buf_reg[0]\
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000028"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      I1 => \^bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \q_reg[11]\(1),
      I3 => \^bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I4 => \q_reg[11]\(0),
      I5 => \bus_wide_gen.rdata_valid_t_reg_1\,
      O => \bus_wide_gen.data_buf[31]_i_4_n_0\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB8BBBBB"
    )
        port map (
      I0 => \q_reg[11]_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      I2 => \^bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \^bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I4 => \^beat_valid\,
      I5 => \bus_wide_gen.rdata_valid_t_reg_1\,
      O => \bus_wide_gen.data_buf[31]_i_5_n_0\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => \^beat_valid\,
      I5 => burst_valid,
      O => \^bus_wide_gen.data_buf_reg[0]_0\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_9_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I5 => \bus_wide_gen.len_cnt_reg[1]\,
      O => \bus_wide_gen.data_buf[31]_i_7_n_0\
    );
\bus_wide_gen.data_buf[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => burst_valid,
      O => \bus_wide_gen.data_buf[31]_i_9_n_0\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[3]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(3),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[3]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[27]\,
      I1 => \dout_buf_reg_n_0_[11]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[19]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[3]\,
      O => \bus_wide_gen.data_buf[3]_i_2_n_0\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[4]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(4),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[4]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[28]\,
      I1 => \dout_buf_reg_n_0_[12]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[20]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[4]\,
      O => \bus_wide_gen.data_buf[4]_i_2_n_0\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[5]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(5),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[5]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[29]\,
      I1 => \dout_buf_reg_n_0_[13]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[21]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[5]\,
      O => \bus_wide_gen.data_buf[5]_i_2_n_0\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[6]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(6),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[6]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[30]\,
      I1 => \dout_buf_reg_n_0_[14]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[22]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[6]\,
      O => \bus_wide_gen.data_buf[6]_i_2_n_0\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(7),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[7]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[31]\,
      I1 => \dout_buf_reg_n_0_[15]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_0_[23]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_0_[7]\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_0\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[8]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(8),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[16]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[24]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_0\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[9]_i_2_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => \bus_wide_gen.data_buf_reg[31]\(9),
      I3 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I4 => \dout_buf_reg_n_0_[9]\,
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[17]\,
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_0_[25]\,
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_0_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_0\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F075"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_3\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^e\(0),
      I2 => \^bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I3 => ap_rst_n,
      I4 => last_split,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I1 => \^e\(0),
      I2 => \^bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \^bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I4 => ap_rst_n,
      I5 => last_split,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \q_reg[11]\(1),
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      O => \^bus_wide_gen.split_cnt_buf_reg[1]_0\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^bus_wide_gen.data_buf_reg[0]\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I3 => \q_reg[11]\(0),
      O => \^bus_wide_gen.split_cnt_buf_reg[1]_1\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^q_tmp_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[12]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[13]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[14]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[15]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[16]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[17]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[18]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[19]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[20]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[21]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[22]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[23]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[24]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[25]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[26]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[27]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[28]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[29]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[30]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[31]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_0\,
      Q => full_n_reg_0(0),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => last_split,
      I2 => empty_n_reg_n_0,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^beat_valid\,
      R => \^q_tmp_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_n_i_2_n_0,
      I2 => empty_n_reg_n_0,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => push,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => empty_n_i_3_n_0,
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^q_tmp_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFF3F333F33"
    )
        port map (
      I0 => \full_n_i_2__1_n_0\,
      I1 => ap_rst_n,
      I2 => dout_valid_reg_0,
      I3 => empty_n_reg_n_0,
      I4 => m_axi_input_img_RVALID,
      I5 => \^m_axi_input_img_rready\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_4__1_n_0\,
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_4__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_axi_input_img_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_input_img_RLAST(15 downto 0),
      DIBDI(15 downto 0) => m_axi_input_img_RLAST(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_input_img_RLAST(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_32,
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_input_img_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_input_img_RVALID,
      WEBWE(2) => m_axi_input_img_RVALID,
      WEBWE(1) => m_axi_input_img_RVALID,
      WEBWE(0) => m_axi_input_img_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6AAA6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_0,
      I3 => empty_n_reg_n_0,
      I4 => last_split,
      I5 => \^beat_valid\,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => mem_reg_i_10_n_0
    );
mem_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => mem_reg_i_11_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F778088"
    )
        port map (
      I0 => mem_reg_i_9_n_0,
      I1 => empty_n_reg_n_0,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \raddr[5]_i_1_n_0\,
      I1 => empty_n_reg_n_0,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => raddr(5),
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66AAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => empty_n_reg_n_0,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => mem_reg_i_10_n_0,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9A9A"
    )
        port map (
      I0 => raddr(3),
      I1 => mem_reg_i_11_n_0,
      I2 => empty_n_reg_n_0,
      I3 => last_split,
      I4 => \^beat_valid\,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F80008080"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => empty_n_reg_n_0,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F778088"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_0,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^beat_valid\,
      I2 => last_split,
      I3 => empty_n_reg_n_0,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_9_n_0
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66555555555555"
    )
        port map (
      I0 => \^q\(1),
      I1 => empty_n_reg_n_0,
      I2 => last_split,
      I3 => \^beat_valid\,
      I4 => \^m_axi_input_img_rready\,
      I5 => m_axi_input_img_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(0),
      Q => q_tmp(0),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(10),
      Q => q_tmp(10),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(11),
      Q => q_tmp(11),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(12),
      Q => q_tmp(12),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(13),
      Q => q_tmp(13),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(14),
      Q => q_tmp(14),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(15),
      Q => q_tmp(15),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(16),
      Q => q_tmp(16),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(17),
      Q => q_tmp(17),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(18),
      Q => q_tmp(18),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(19),
      Q => q_tmp(19),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(1),
      Q => q_tmp(1),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(20),
      Q => q_tmp(20),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(21),
      Q => q_tmp(21),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(22),
      Q => q_tmp(22),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(23),
      Q => q_tmp(23),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(24),
      Q => q_tmp(24),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(25),
      Q => q_tmp(25),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(26),
      Q => q_tmp(26),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(27),
      Q => q_tmp(27),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(28),
      Q => q_tmp(28),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(29),
      Q => q_tmp(29),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(2),
      Q => q_tmp(2),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(30),
      Q => q_tmp(30),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(31),
      Q => q_tmp(31),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(32),
      Q => q_tmp(34),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(3),
      Q => q_tmp(3),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(4),
      Q => q_tmp(4),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(5),
      Q => q_tmp(5),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(6),
      Q => q_tmp(6),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(7),
      Q => q_tmp(7),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(8),
      Q => q_tmp(8),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(9),
      Q => q_tmp(9),
      R => \^q_tmp_reg[0]_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr[2]_i_1_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => last_split,
      I2 => \^beat_valid\,
      O => pop
    );
\raddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_9_n_0,
      O => \raddr[6]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => raddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_2_n_0\,
      Q => raddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^q_tmp_reg[0]_0\
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A750000"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => \^q\(0),
      I4 => push,
      I5 => empty_n_i_2_n_0,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^q_tmp_reg[0]_0\
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => last_split,
      I2 => empty_n_reg_n_0,
      I3 => m_axi_input_img_RVALID,
      I4 => \^m_axi_input_img_rready\,
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_input_img_rready\,
      I1 => m_axi_input_img_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => \^q_tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    next_loop : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    \sect_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    fifo_rreq_valid_buf_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_1\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_rctl_ready : in STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \full_n_i_5__0_n_0\ : STD_LOGIC;
  signal full_n_i_5_n_0 : STD_LOGIC;
  signal full_n_i_6_n_0 : STD_LOGIC;
  signal full_n_i_7_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sect_end_buf_reg[1]\ : STD_LOGIC;
  signal tail_split : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of invalid_len_event_i_2 : label is "soft_lutpair72";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair78";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair78";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair77";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair73";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_loop <= \^next_loop\;
  \sect_end_buf_reg[1]\ <= \^sect_end_buf_reg[1]\;
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"778BDDCE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.len_cnt_reg[2]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I4 => \^q\(0),
      O => \bus_wide_gen.data_buf_reg[23]\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200230121010"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => tail_split(0),
      I4 => tail_split(1),
      I5 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      O => E(0)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000828200"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => tail_split(0),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_1\,
      I4 => tail_split(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[6]\,
      I1 => \bus_wide_gen.len_cnt[7]_i_8_n_0\,
      I2 => \q_reg_n_0_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[3]\(0),
      I4 => \q_reg_n_0_[3]\,
      I5 => \bus_wide_gen.len_cnt_reg[3]\(3),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \bus_wide_gen.len_cnt_reg[3]\(2),
      I2 => \q_reg_n_0_[1]\,
      I3 => \bus_wide_gen.len_cnt_reg[3]\(1),
      O => \bus_wide_gen.len_cnt[7]_i_8_n_0\
    );
\bus_wide_gen.rdata_valid_t_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFAF2FA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \^q\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      I4 => \^q\(0),
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_input_img_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      O => \^next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I5 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I5 => \sect_len_buf_reg[9]_0\(8),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I5 => \sect_len_buf_reg[9]_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sect_end_buf_reg[1]\,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_0,
      I4 => \^next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      I4 => \pout[2]_i_2_n_0\,
      I5 => \^next_loop\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout[2]_i_2_n_0\,
      O => pop0
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^sect_end_buf_reg[1]\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2FD000"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^sect_end_buf_reg[1]\,
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      O => fifo_rreq_valid_buf_reg
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => full_n_i_2_n_0,
      I2 => \full_n_i_3__0_n_0\,
      I3 => \^fifo_burst_ready\,
      I4 => ap_rst_n,
      I5 => full_n_i_4_n_0,
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => full_n_i_2_n_0
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AA00AAA2AAAA"
    )
        port map (
      I0 => beat_valid,
      I1 => full_n_i_5_n_0,
      I2 => full_n_i_6_n_0,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I5 => full_n_i_7_n_0,
      O => full_n_reg_0
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDF0000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I1 => full_n_i_6_n_0,
      I2 => full_n_i_5_n_0,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^burst_valid\,
      I5 => \full_n_i_5__0_n_0\,
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I2 => full_n_i_6_n_0,
      I3 => full_n_i_5_n_0,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => \^burst_valid\,
      O => full_n_i_4_n_0
    );
full_n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A99999"
    )
        port map (
      I0 => tail_split(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I2 => \^q\(1),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      O => full_n_i_5_n_0
    );
\full_n_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF7FFF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^fifo_burst_ready\,
      I4 => m_axi_input_img_ARREADY,
      I5 => \could_multi_bursts.ARVALID_Dummy_reg\,
      O => \full_n_i_5__0_n_0\
    );
full_n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555A6AA"
    )
        port map (
      I0 => tail_split(0),
      I1 => \^q\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      O => full_n_i_6_n_0
    );
full_n_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC20CC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I2 => \^q\(1),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      O => full_n_i_7_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
invalid_len_event_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F00"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^sect_end_buf_reg[1]\,
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid_buf_reg_0,
      I4 => fifo_rreq_valid,
      O => invalid_len_event_reg
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]_0\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I2 => \sect_addr_buf_reg[1]_0\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_end_buf_reg[1]_1\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \^next_loop\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F0F0F0A4F0F0"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => full_n_i_5_n_0,
      I3 => tail_split(0),
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      O => \pout[2]_i_2_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => tail_split(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => tail_split(1),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => fifo_rreq_valid_buf_reg_0,
      I2 => invalid_len_event,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \^sect_end_buf_reg[1]\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_addr_buf_reg[31]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[1]_1\,
      O => \sect_end_buf_reg[1]_0\
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(2),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => \beat_len_buf_reg[9]\(1),
      I5 => \start_addr_buf_reg[11]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(4),
      I4 => \beat_len_buf_reg[9]\(2),
      I5 => \start_addr_buf_reg[11]\(2),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \beat_len_buf_reg[9]\(3),
      I5 => \start_addr_buf_reg[11]\(3),
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(6),
      I4 => \beat_len_buf_reg[9]\(4),
      I5 => \start_addr_buf_reg[11]\(4),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => \start_addr_buf_reg[11]\(5),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => \beat_len_buf_reg[9]\(6),
      I5 => \start_addr_buf_reg[11]\(6),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(9),
      I4 => \beat_len_buf_reg[9]\(7),
      I5 => \start_addr_buf_reg[11]\(7),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(10),
      I4 => \beat_len_buf_reg[9]\(8),
      I5 => \start_addr_buf_reg[11]\(8),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(11),
      I4 => \beat_len_buf_reg[9]\(9),
      I5 => \start_addr_buf_reg[11]\(9),
      O => \sect_len_buf_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    \sect_cnt_reg_19__s_port_]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg : out STD_LOGIC;
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    push : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized0\ : entity is "ip_sobel_input_img_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__0_n_0\ : STD_LOGIC;
  signal \full_n_i_5__1_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg_19__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair84";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
  \sect_cnt_reg_19__s_port_]\ <= \sect_cnt_reg_19__s_net_1\;
\align_len[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(32),
      O => align_len0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_0
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDFFFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => invalid_len_event,
      I2 => \end_addr_buf_reg[31]\(0),
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => rreq_handling_reg,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_0
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \full_n_i_3__1_n_0\,
      I3 => \^rs2f_rreq_ack\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__0_n_0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF75FFFF"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => \end_addr_buf_reg[31]\(0),
      I3 => invalid_len_event,
      I4 => \^fifo_rreq_valid\,
      I5 => \full_n_i_5__1_n_0\,
      O => \full_n_i_3__1_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A22AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => rreq_handling_reg,
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => invalid_len_event,
      I5 => \^fifo_rreq_valid\,
      O => \full_n_i_4__0_n_0\
    );
\full_n_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^rs2f_rreq_ack\,
      I2 => \state_reg[0]\(0),
      O => \full_n_i_5__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_data(32),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => sect_cnt_reg(18),
      O => \start_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => sect_cnt_reg(16),
      I5 => \end_addr_buf_reg[31]_0\(16),
      O => \start_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(14),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => sect_cnt_reg(13),
      I5 => \end_addr_buf_reg[31]_0\(13),
      O => \start_addr_buf_reg[31]\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(11),
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => sect_cnt_reg(10),
      I5 => \end_addr_buf_reg[31]_0\(10),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => sect_cnt_reg(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => sect_cnt_reg(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(5),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(4),
      I3 => \end_addr_buf_reg[31]_0\(4),
      I4 => sect_cnt_reg(3),
      I5 => \end_addr_buf_reg[31]_0\(3),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(2),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(0),
      I3 => \end_addr_buf_reg[31]_0\(0),
      I4 => sect_cnt_reg(1),
      I5 => \end_addr_buf_reg[31]_0\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFFFF0EF00000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => push,
      I3 => pop0,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20F708DF20F700"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      I2 => push,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFF720000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      I2 => push,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \start_addr_reg[31]\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \start_addr_reg[31]\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \start_addr_reg[31]\(11),
      R => ap_rst_n_0
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \start_addr_reg[31]\(12),
      R => ap_rst_n_0
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \start_addr_reg[31]\(13),
      R => ap_rst_n_0
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \start_addr_reg[31]\(14),
      R => ap_rst_n_0
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \start_addr_reg[31]\(15),
      R => ap_rst_n_0
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \start_addr_reg[31]\(16),
      R => ap_rst_n_0
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \start_addr_reg[31]\(17),
      R => ap_rst_n_0
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \start_addr_reg[31]\(18),
      R => ap_rst_n_0
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \start_addr_reg[31]\(19),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \start_addr_reg[31]\(1),
      R => ap_rst_n_0
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \start_addr_reg[31]\(20),
      R => ap_rst_n_0
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \start_addr_reg[31]\(21),
      R => ap_rst_n_0
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \start_addr_reg[31]\(22),
      R => ap_rst_n_0
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \start_addr_reg[31]\(23),
      R => ap_rst_n_0
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \start_addr_reg[31]\(24),
      R => ap_rst_n_0
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \start_addr_reg[31]\(25),
      R => ap_rst_n_0
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \start_addr_reg[31]\(26),
      R => ap_rst_n_0
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \start_addr_reg[31]\(27),
      R => ap_rst_n_0
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \start_addr_reg[31]\(28),
      R => ap_rst_n_0
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \start_addr_reg[31]\(29),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \start_addr_reg[31]\(2),
      R => ap_rst_n_0
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \start_addr_reg[31]\(30),
      R => ap_rst_n_0
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_0\,
      Q => \start_addr_reg[31]\(31),
      R => ap_rst_n_0
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => fifo_rreq_data(32),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \start_addr_reg[31]\(3),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \start_addr_reg[31]\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \start_addr_reg[31]\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \start_addr_reg[31]\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \start_addr_reg[31]\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \start_addr_reg[31]\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \start_addr_reg[31]\(9),
      R => ap_rst_n_0
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
        port map (
      I0 => invalid_len_event,
      I1 => rreq_handling_reg,
      I2 => fifo_rreq_valid_buf_reg,
      I3 => \^fifo_rreq_valid\,
      I4 => \could_multi_bursts.sect_handling_reg\,
      O => \sect_cnt_reg_19__s_net_1\
    );
\sect_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3_n_0\
    );
\sect_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4_n_0\
    );
\sect_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5_n_0\
    );
\sect_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6_n_0\
    );
\sect_cnt[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_rreq\,
      O => \sect_cnt[0]_i_7_n_0\
    );
\sect_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2_n_0\
    );
\sect_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3_n_0\
    );
\sect_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4_n_0\
    );
\sect_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5_n_0\
    );
\sect_cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2_n_0\
    );
\sect_cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3_n_0\
    );
\sect_cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4_n_0\
    );
\sect_cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5_n_0\
    );
\sect_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2_n_0\
    );
\sect_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3_n_0\
    );
\sect_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4_n_0\
    );
\sect_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5_n_0\
    );
\sect_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2_n_0\
    );
\sect_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3_n_0\
    );
\sect_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4_n_0\
    );
\sect_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5_n_0\
    );
\sect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4_n_0\,
      S(2) => \sect_cnt[0]_i_5_n_0\,
      S(1) => \sect_cnt[0]_i_6_n_0\,
      S(0) => \sect_cnt[0]_i_7_n_0\
    );
\sect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sect_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2_n_0\,
      S(2) => \sect_cnt[12]_i_3_n_0\,
      S(1) => \sect_cnt[12]_i_4_n_0\,
      S(0) => \sect_cnt[12]_i_5_n_0\
    );
\sect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]_0\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2_n_0\,
      S(2) => \sect_cnt[16]_i_3_n_0\,
      S(1) => \sect_cnt[16]_i_4_n_0\,
      S(0) => \sect_cnt[16]_i_5_n_0\
    );
\sect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sect_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2_n_0\,
      S(2) => \sect_cnt[4]_i_3_n_0\,
      S(1) => \sect_cnt[4]_i_4_n_0\,
      S(0) => \sect_cnt[4]_i_5_n_0\
    );
\sect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sect_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2_n_0\,
      S(2) => \sect_cnt[8]_i_3_n_0\,
      S(1) => \sect_cnt[8]_i_4_n_0\,
      S(0) => \sect_cnt[8]_i_5_n_0\
    );
\start_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg,
      O => E(0)
    );
\start_addr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EEE0E0E"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      I5 => invalid_len_event,
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized1\ : entity is "ip_sobel_input_img_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized1\ is
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair81";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\could_multi_bursts.ARVALID_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => fifo_burst_ready,
      I3 => m_axi_input_img_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBBAAAAAAAA"
    )
        port map (
      I0 => next_loop,
      I1 => \pout[3]_i_3_n_0\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_0,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => empty_n_reg_n_0,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFFBBBBBBBB"
    )
        port map (
      I0 => \full_n_i_2__8_n_0\,
      I1 => ap_rst_n,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_0,
      I5 => data_vld_reg_n_0,
      O => full_n_i_1_n_0
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \pout[3]_i_4_n_0\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \full_n_i_2__8_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_4_n_0\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A96A"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808044848484"
    )
        port map (
      I0 => next_loop,
      I1 => data_vld_reg_n_0,
      I2 => empty_n_reg_n_0,
      I3 => \dout_buf_reg[34]\(0),
      I4 => beat_valid,
      I5 => \pout[3]_i_3_n_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout[3]_i_4_n_0\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777FFFF"
    )
        port map (
      I0 => next_loop,
      I1 => empty_n_reg_n_0,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_0,
      O => \pout[3]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice is
  port (
    input_img_ARREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_156_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ : out STD_LOGIC;
    \abscond_reg_1008_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_img_addr_reg_952_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC;
    p_92_in : out STD_LOGIC;
    \reg_180_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_972_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC;
    \input_img_addr_2_rea_reg_957_reg[0]\ : out STD_LOGIC;
    \reg_184_reg[0]\ : out STD_LOGIC;
    \reg_184_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_962_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_97_in : out STD_LOGIC;
    \i_reg_156_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_861_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp1_reg_838_reg[0]\ : out STD_LOGIC;
    \x_dir_2_0_2_reg_977_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_next_reg_8470 : out STD_LOGIC;
    ap_block_pp0_stage1_flag00011011 : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \data_p2_reg[31]_0\ : out STD_LOGIC;
    p_90_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \exitcond_reg_852_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \tmp1_reg_838_reg[0]_0\ : out STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \data_p1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_18_reg_9970 : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    exitcond_flatten_fu_218_p2 : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[20]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[2]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[16]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[10]\ : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    ap_block_pp0_stage0_flag00001001 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter31 : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    \j_reg_168_reg[10]\ : in STD_LOGIC;
    \j_1_reg_905_reg[3]\ : in STD_LOGIC;
    \j_1_reg_905_reg[4]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[5]\ : in STD_LOGIC;
    \i_reg_156_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_phi_fu_149_p41 : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp1_reg_838 : in STD_LOGIC;
    input_img_ARVALID : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \input_img_addr_7_reg_946_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice is
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_p1_reg[7]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^i_reg_156_reg[0]\ : STD_LOGIC;
  signal \^input_img_arready\ : STD_LOGIC;
  signal \^input_img_addr_2_rea_reg_957_reg[0]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^p_92_in\ : STD_LOGIC;
  signal \reg_180[7]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_180_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_184_reg[0]\ : STD_LOGIC;
  signal \^reg_184_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^tmp1_reg_838_reg[0]\ : STD_LOGIC;
  signal \^tmp_s_reg_861_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data_p1[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data_p2[31]_i_9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_843[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \input_img_addr_2_rea_reg_957[7]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \input_img_addr_3_rea_reg_962[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \input_img_addr_4_rea_reg_967[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \input_img_addr_5_rea_reg_972[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \input_img_addr_7_reg_946[31]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \reg_180[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \reg_184[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[1]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp3_reg_982[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_s_reg_861[10]_i_3\ : label is "soft_lutpair87";
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ <= \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\;
  \data_p1_reg[0]_0\(0) <= \^data_p1_reg[0]_0\(0);
  \data_p1_reg[7]_0\ <= \^data_p1_reg[7]_0\;
  \i_reg_156_reg[0]\ <= \^i_reg_156_reg[0]\;
  input_img_ARREADY <= \^input_img_arready\;
  \input_img_addr_2_rea_reg_957_reg[0]\ <= \^input_img_addr_2_rea_reg_957_reg[0]\;
  p_92_in <= \^p_92_in\;
  \reg_180_reg[0]\(0) <= \^reg_180_reg[0]\(0);
  \reg_184_reg[0]\ <= \^reg_184_reg[0]\;
  \reg_184_reg[0]_0\(0) <= \^reg_184_reg[0]_0\(0);
  \tmp1_reg_838_reg[0]\ <= \^tmp1_reg_838_reg[0]\;
  \tmp_s_reg_861_reg[0]\(0) <= \^tmp_s_reg_861_reg[0]\(0);
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F888F888F88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => Q(8),
      I4 => \^i_reg_156_reg[0]\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFBFFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => exitcond_flatten_fu_218_p2,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^i_reg_156_reg[0]\,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA0000"
    )
        port map (
      I0 => \^i_reg_156_reg[0]\,
      I1 => output_img_BVALID,
      I2 => ap_enable_reg_pp0_iter3_reg_0,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \^i_reg_156_reg[0]\,
      I1 => output_img_BVALID,
      I2 => ap_enable_reg_pp0_iter3_reg_0,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => ap_block_pp0_stage1_flag00011011
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      I1 => ap_reg_ioackin_output_img_AWREADY,
      I2 => output_img_AWREADY,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => Q(4),
      I5 => \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\,
      O => D(2)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222222222222"
    )
        port map (
      I0 => Q(4),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => output_img_AWREADY,
      I3 => ap_reg_ioackin_output_img_AWREADY,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => \^reg_184_reg[0]\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => Q(6),
      O => D(3)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => Q(7),
      O => D(4)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I1 => \^input_img_arready\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \exitcond_flatten_reg_843_reg[0]_0\,
      I4 => or_cond5_reg_871,
      I5 => ap_enable_reg_pp0_iter1_reg_2,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2_n_0\,
      I1 => \^i_reg_156_reg[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => exitcond_flatten_fu_218_p2,
      I5 => Q(1),
      O => D(5)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040500000"
    )
        port map (
      I0 => \^i_reg_156_reg[0]\,
      I1 => output_img_BVALID,
      I2 => ap_enable_reg_pp0_iter3_reg_0,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I4 => Q(2),
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[9]_i_2_n_0\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A000C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => exitcond_flatten_fu_218_p2,
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => Q(8),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => Q(8),
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C000C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter10,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_enable_reg_pp0_iter31,
      O => ap_enable_reg_pp0_iter3_reg
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => ap_enable_reg_pp0_iter10
    );
ap_reg_ioackin_input_img_ARREADY_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000E00000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \exitcond_flatten_reg_843_reg[0]_0\,
      I4 => or_cond5_reg_871,
      I5 => Q(7),
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800AAAAAAAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \^input_img_arready\,
      I2 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I3 => \state_reg[1]_1\(0),
      I4 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I5 => ap_enable_reg_pp0_iter1_reg_1,
      O => \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(0),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(10),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(11),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(12),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(13),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(14),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(15),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(16),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(17),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(18),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(19),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(1),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(20),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(21),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(22),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(23),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(24),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(25),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(26),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(27),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(28),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(29),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(2),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(30),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D808"
    )
        port map (
      I0 => state(1),
      I1 => input_img_ARVALID,
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => rs2f_rreq_ack,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(31),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(3),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(4),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(5),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(6),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB088888888"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \state_reg[1]_1\(1),
      I2 => \^data_p1_reg[7]_0\,
      I3 => \^reg_184_reg[0]_0\(0),
      I4 => \^input_img_addr_2_rea_reg_957_reg[0]\,
      I5 => \state_reg[1]_1\(0),
      O => \data_p1_reg[7]_1\(0)
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(7),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(8),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(9),
      I1 => state(1),
      I2 => \^data_p1_reg[0]_0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_0\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^input_img_arready\,
      I1 => input_img_ARVALID,
      O => load_p2
    );
\data_p2[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \exitcond_flatten_reg_843_reg[0]_0\,
      I2 => or_cond5_reg_871,
      O => \data_p2_reg[31]_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \input_img_addr_7_reg_946_reg[31]\(9),
      Q => data_p2(9),
      R => '0'
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I1 => \^input_img_arready\,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => or_cond5_reg_871,
      I4 => ap_block_pp0_stage0_flag00001001,
      O => \^i_reg_156_reg[0]\
    );
\exitcond_flatten_reg_843[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten_fu_218_p2,
      I1 => \^tmp1_reg_838_reg[0]\,
      I2 => \exitcond_flatten_reg_843_reg[0]_0\,
      O => \exitcond_flatten_reg_843_reg[0]\
    );
\exitcond_reg_852[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3000AAAA"
    )
        port map (
      I0 => \exitcond_reg_852_reg[0]_0\,
      I1 => \j_reg_168_reg[10]\,
      I2 => \j_1_reg_905_reg[3]\,
      I3 => \j_1_reg_905_reg[4]\,
      I4 => \^tmp_s_reg_861_reg[0]\(0),
      O => \exitcond_reg_852_reg[0]\
    );
\indvar_flatten_next_reg_847[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp1_reg_838_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_next_reg_8470
    );
\indvar_flatten_reg_145[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => \exitcond_flatten_reg_843_reg[0]_0\,
      I3 => \^i_reg_156_reg[0]\,
      I4 => ap_start,
      I5 => Q(0),
      O => SR(0)
    );
\indvar_flatten_reg_145[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => \exitcond_flatten_reg_843_reg[0]_0\,
      I3 => \^i_reg_156_reg[0]\,
      O => \i_reg_156_reg[0]_0\(0)
    );
\input_img_addr_2_rea_reg_957[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080808"
    )
        port map (
      I0 => Q(5),
      I1 => \^p_92_in\,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => output_img_WREADY,
      I4 => ap_reg_ioackin_output_img_WREADY,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \^input_img_addr_2_rea_reg_957_reg[0]\
    );
\input_img_addr_2_rea_reg_957[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      O => \^p_92_in\
    );
\input_img_addr_3_rea_reg_962[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(6),
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \input_img_addr_3_rea_reg_962_reg[0]\(0)
    );
\input_img_addr_4_rea_reg_967[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(7),
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \input_img_addr_4_rea_reg_967_reg[0]\(0)
    );
\input_img_addr_5_rea_reg_972[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg\,
      I1 => Q(8),
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_reg_pp0_iter1_or_cond5_reg_871,
      O => \input_img_addr_5_rea_reg_972_reg[0]\(0)
    );
\input_img_addr_7_reg_946[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\,
      I1 => \exitcond_flatten_reg_843_reg[0]_0\,
      I2 => or_cond5_reg_871,
      O => \output_img_addr_reg_952_reg[0]\(0)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_p1_reg[0]_0\(0),
      I1 => rs2f_rreq_ack,
      O => push
    );
\reg_180[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => Q(1),
      I1 => \^i_reg_156_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I4 => \reg_180[7]_i_2_n_0\,
      O => \^reg_180_reg[0]\(0)
    );
\reg_180[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \^input_img_arready\,
      I2 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I3 => \state_reg[1]_1\(0),
      I4 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I5 => ap_enable_reg_pp0_iter1_reg_1,
      O => \reg_180[7]_i_2_n_0\
    );
\reg_184[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => \^reg_184_reg[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => tmp_18_reg_9970,
      O => \^reg_184_reg[0]_0\(0)
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF50AA"
    )
        port map (
      I0 => state(1),
      I1 => input_img_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => \^data_p1_reg[0]_0\(0),
      I4 => \^input_img_arready\,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^input_img_arready\,
      R => ap_rst_n_0
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD80FF80"
    )
        port map (
      I0 => state(1),
      I1 => input_img_ARVALID,
      I2 => \^input_img_arready\,
      I3 => \^data_p1_reg[0]_0\(0),
      I4 => rs2f_rreq_ack,
      O => \state[0]_i_1__2_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^input_img_addr_2_rea_reg_957_reg[0]\,
      I1 => tmp_18_reg_9970,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^reg_184_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => ap_reg_pp0_iter1_or_cond5_reg_871,
      O => s_ready_t_reg_0
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \state_reg[1]_1\(1),
      I2 => \^data_p1_reg[7]_0\,
      I3 => \^reg_184_reg[0]_0\(0),
      I4 => \^input_img_addr_2_rea_reg_957_reg[0]\,
      I5 => \state_reg[1]_1\(0),
      O => \state_reg[1]_0\(0)
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => state(1),
      I1 => input_img_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => \^data_p1_reg[0]_0\(0),
      O => \state[1]_i_1__2_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FE00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(6),
      I3 => \^p_92_in\,
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => \^reg_180_reg[0]\(0),
      O => \^data_p1_reg[7]_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => Q(2),
      O => p_90_in
    );
\state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => Q(3),
      O => p_97_in
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^data_p1_reg[0]_0\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => ap_rst_n_0
    );
\tmp1_reg_838[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866_reg[5]\,
      I1 => \i_reg_156_reg[10]\(0),
      I2 => indvar_flatten_phi_fu_149_p41,
      I3 => \tmp_2_mid2_v_v_reg_866_reg[10]\(0),
      I4 => \^tmp1_reg_838_reg[0]\,
      I5 => tmp1_reg_838,
      O => \tmp1_reg_838_reg[0]_0\
    );
\tmp3_reg_982[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tmp1_reg_838_reg[0]\,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      O => \x_dir_2_0_2_reg_977_reg[0]\(0)
    );
\tmp_19_reg_1013[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => \abscond_reg_1008_reg[0]\(0)
    );
\tmp_s_reg_861[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => \^tmp1_reg_838_reg[0]\,
      I1 => \indvar_flatten_next_reg_847_reg[20]\,
      I2 => \indvar_flatten_next_reg_847_reg[2]\,
      I3 => \indvar_flatten_next_reg_847_reg[4]\,
      I4 => \indvar_flatten_next_reg_847_reg[16]\,
      I5 => \indvar_flatten_next_reg_847_reg[10]\,
      O => \^tmp_s_reg_861_reg[0]\(0)
    );
\tmp_s_reg_861[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \^i_reg_156_reg[0]\,
      O => \^tmp1_reg_838_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    push : out STD_LOGIC;
    \waddr_reg[7]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    input_img_ARVALID : out STD_LOGIC;
    ap_block_pp0_stage0_flag00001001 : out STD_LOGIC;
    output_img_AWVALID : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    \input_img_addr_4_rea_reg_967_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    ap_block_pp0_stage1_flag00011011 : in STD_LOGIC;
    p_92_in : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    input_img_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \input_img_addr_7_reg_946_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_6_reg_940_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : in STD_LOGIC;
    p_90_in : in STD_LOGIC;
    input_img_ARADDR4 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    p_97_in : in STD_LOGIC;
    input_img_addr_reg_910 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_3_reg_922_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_4_reg_928_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_5_reg_934_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \input_img_addr_1_reg_881_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_2_reg_916_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.rdata_valid_t_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ : entity is "ip_sobel_input_img_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ is
  signal \^ap_block_pp0_stage0_flag00001001\ : STD_LOGIC;
  signal ap_block_pp0_stage2_flag0001100159_out : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_2_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_6_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_7_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_output_img_AWREADY_i_2_n_0 : STD_LOGIC;
  signal \^ap_reg_ioackin_output_img_awready_reg\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[12]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[13]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[18]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[19]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[20]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[21]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[22]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[24]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[24]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[25]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[25]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[26]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[28]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[28]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[29]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[29]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[30]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_10_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_11_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_12_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_13_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_14_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_6_n_0\ : STD_LOGIC;
  signal \data_p2[31]_i_7_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \^waddr_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of mem_reg_i_14 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \state[1]_i_2__1\ : label is "soft_lutpair85";
begin
  ap_block_pp0_stage0_flag00001001 <= \^ap_block_pp0_stage0_flag00001001\;
  ap_reg_ioackin_output_img_AWREADY_reg <= \^ap_reg_ioackin_output_img_awready_reg\;
  rdata_ack_t <= \^rdata_ack_t\;
  s_ready_t_reg_0(1 downto 0) <= \^s_ready_t_reg_0\(1 downto 0);
  \waddr_reg[7]\ <= \^waddr_reg[7]\;
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FF8888888888"
    )
        port map (
      I0 => ap_block_pp0_stage2_flag0001100159_out,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter3_reg,
      I5 => ap_block_pp0_stage1_flag00011011,
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I4 => input_img_ARREADY,
      O => ap_block_pp0_stage2_flag0001100159_out
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter2,
      O => \^ap_reg_ioackin_output_img_awready_reg\
    );
ap_reg_ioackin_input_img_ARREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008000A"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_i_2_n_0,
      I1 => ap_reg_ioackin_input_img_ARREADY_reg_1,
      I2 => \ap_CS_fsm_reg[4]_0\,
      I3 => \ap_CS_fsm_reg[2]\,
      I4 => \ap_CS_fsm_reg[6]\,
      I5 => ap_reg_ioackin_input_img_ARREADY_i_6_n_0,
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
ap_reg_ioackin_input_img_ARREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => \state[1]_i_4_n_0\,
      I1 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      I2 => \^waddr_reg[7]\,
      I3 => \state[1]_i_3_n_0\,
      I4 => ap_reg_ioackin_input_img_ARREADY_i_7_n_0,
      I5 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      O => ap_reg_ioackin_input_img_ARREADY_i_2_n_0
    );
ap_reg_ioackin_input_img_ARREADY_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800000FFFFFFFF"
    )
        port map (
      I0 => p_92_in,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I3 => input_img_ARREADY,
      I4 => Q(2),
      I5 => ap_rst_n,
      O => ap_reg_ioackin_input_img_ARREADY_i_6_n_0
    );
ap_reg_ioackin_input_img_ARREADY_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \state[1]_i_4_n_0\,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => p_97_in,
      I3 => \state[1]_i_3_n_0\,
      I4 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      I5 => input_img_ARREADY,
      O => ap_reg_ioackin_input_img_ARREADY_i_7_n_0
    );
ap_reg_ioackin_output_img_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_AWREADY,
      I1 => output_img_AWREADY,
      I2 => ap_reg_ioackin_output_img_AWREADY_i_2_n_0,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[4]\,
      I5 => \^ap_reg_ioackin_output_img_awready_reg\,
      O => ap_reg_ioackin_output_img_AWREADY_reg_0
    );
ap_reg_ioackin_output_img_AWREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F7F7F7F7F"
    )
        port map (
      I0 => Q(3),
      I1 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => ap_reg_ioackin_output_img_AWREADY_i_2_n_0
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \^s_ready_t_reg_0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.rdata_valid_t_reg_1\(0),
      D => \data_p1[7]_i_2_n_0\,
      Q => \input_img_addr_4_rea_reg_967_reg[7]\(7),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[0]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[0]_i_3_n_0\,
      I4 => \data_p2[0]_i_4_n_0\,
      O => \data_p2_reg[31]\(0)
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(0),
      I1 => \input_img_addr_6_reg_940_reg[31]\(0),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[0]_i_2_n_0\
    );
\data_p2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(0),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(0),
      I4 => input_img_addr_reg_910(0),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[0]_i_3_n_0\
    );
\data_p2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => input_img_addr_reg_910(0),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => input_img_addr_reg_910(0),
      I4 => \state[1]_i_3_n_0\,
      I5 => input_img_addr_reg_910(0),
      O => \data_p2[0]_i_4_n_0\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[10]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[10]_i_3_n_0\,
      I4 => \data_p2[10]_i_4_n_0\,
      O => \data_p2_reg[31]\(10)
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(10),
      I1 => \input_img_addr_6_reg_940_reg[31]\(10),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[10]_i_2_n_0\
    );
\data_p2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(10),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(10),
      I4 => \input_img_addr_2_reg_916_reg[31]\(9),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[10]_i_3_n_0\
    );
\data_p2[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(9),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(9),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(9),
      O => \data_p2[10]_i_4_n_0\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[11]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[11]_i_3_n_0\,
      I4 => \data_p2[11]_i_4_n_0\,
      O => \data_p2_reg[31]\(11)
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(11),
      I1 => \input_img_addr_6_reg_940_reg[31]\(11),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[11]_i_2_n_0\
    );
\data_p2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(11),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(11),
      I4 => \input_img_addr_2_reg_916_reg[31]\(10),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[11]_i_3_n_0\
    );
\data_p2[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(10),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(10),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(10),
      O => \data_p2[11]_i_4_n_0\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[12]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[12]_i_3_n_0\,
      I4 => \data_p2[12]_i_4_n_0\,
      O => \data_p2_reg[31]\(12)
    );
\data_p2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(12),
      I1 => \input_img_addr_6_reg_940_reg[31]\(12),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[12]_i_2_n_0\
    );
\data_p2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(12),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(12),
      I4 => \input_img_addr_2_reg_916_reg[31]\(11),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[12]_i_3_n_0\
    );
\data_p2[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(11),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(11),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(11),
      O => \data_p2[12]_i_4_n_0\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[13]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[13]_i_3_n_0\,
      I4 => \data_p2[13]_i_4_n_0\,
      O => \data_p2_reg[31]\(13)
    );
\data_p2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(13),
      I1 => \input_img_addr_6_reg_940_reg[31]\(13),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[13]_i_2_n_0\
    );
\data_p2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(13),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(13),
      I4 => \input_img_addr_2_reg_916_reg[31]\(12),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[13]_i_3_n_0\
    );
\data_p2[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(12),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(12),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(12),
      O => \data_p2[13]_i_4_n_0\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[14]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[14]_i_3_n_0\,
      I4 => \data_p2[14]_i_4_n_0\,
      O => \data_p2_reg[31]\(14)
    );
\data_p2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(14),
      I1 => \input_img_addr_6_reg_940_reg[31]\(14),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[14]_i_2_n_0\
    );
\data_p2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(14),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(14),
      I4 => \input_img_addr_2_reg_916_reg[31]\(13),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[14]_i_3_n_0\
    );
\data_p2[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(13),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(13),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(13),
      O => \data_p2[14]_i_4_n_0\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[15]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[15]_i_3_n_0\,
      I4 => \data_p2[15]_i_4_n_0\,
      O => \data_p2_reg[31]\(15)
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(15),
      I1 => \input_img_addr_6_reg_940_reg[31]\(15),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[15]_i_2_n_0\
    );
\data_p2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(15),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(15),
      I4 => \input_img_addr_2_reg_916_reg[31]\(14),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[15]_i_3_n_0\
    );
\data_p2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(14),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(14),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(14),
      O => \data_p2[15]_i_4_n_0\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[16]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[16]_i_3_n_0\,
      I4 => \data_p2[16]_i_4_n_0\,
      O => \data_p2_reg[31]\(16)
    );
\data_p2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(16),
      I1 => \input_img_addr_6_reg_940_reg[31]\(16),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[16]_i_2_n_0\
    );
\data_p2[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(16),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(16),
      I4 => \input_img_addr_2_reg_916_reg[31]\(15),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[16]_i_3_n_0\
    );
\data_p2[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(15),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(15),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(15),
      O => \data_p2[16]_i_4_n_0\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[17]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[17]_i_3_n_0\,
      I4 => \data_p2[17]_i_4_n_0\,
      O => \data_p2_reg[31]\(17)
    );
\data_p2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(17),
      I1 => \input_img_addr_6_reg_940_reg[31]\(17),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[17]_i_2_n_0\
    );
\data_p2[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(17),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(17),
      I4 => \input_img_addr_2_reg_916_reg[31]\(16),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[17]_i_3_n_0\
    );
\data_p2[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(16),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(16),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(16),
      O => \data_p2[17]_i_4_n_0\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[18]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[18]_i_3_n_0\,
      I4 => \data_p2[18]_i_4_n_0\,
      O => \data_p2_reg[31]\(18)
    );
\data_p2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(18),
      I1 => \input_img_addr_6_reg_940_reg[31]\(18),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[18]_i_2_n_0\
    );
\data_p2[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(18),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(18),
      I4 => \input_img_addr_2_reg_916_reg[31]\(17),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[18]_i_3_n_0\
    );
\data_p2[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(17),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(17),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(17),
      O => \data_p2[18]_i_4_n_0\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[19]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[19]_i_3_n_0\,
      I4 => \data_p2[19]_i_4_n_0\,
      O => \data_p2_reg[31]\(19)
    );
\data_p2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(19),
      I1 => \input_img_addr_6_reg_940_reg[31]\(19),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[19]_i_2_n_0\
    );
\data_p2[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(19),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(19),
      I4 => \input_img_addr_2_reg_916_reg[31]\(18),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[19]_i_3_n_0\
    );
\data_p2[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(18),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(18),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(18),
      O => \data_p2[19]_i_4_n_0\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[1]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[1]_i_3_n_0\,
      I4 => \data_p2[1]_i_4_n_0\,
      O => \data_p2_reg[31]\(1)
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(1),
      I1 => \input_img_addr_6_reg_940_reg[31]\(1),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[1]_i_2_n_0\
    );
\data_p2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(1),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(1),
      I4 => \input_img_addr_2_reg_916_reg[31]\(0),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[1]_i_3_n_0\
    );
\data_p2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(0),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(0),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(0),
      O => \data_p2[1]_i_4_n_0\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[20]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[20]_i_3_n_0\,
      I4 => \data_p2[20]_i_4_n_0\,
      O => \data_p2_reg[31]\(20)
    );
\data_p2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(20),
      I1 => \input_img_addr_6_reg_940_reg[31]\(20),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[20]_i_2_n_0\
    );
\data_p2[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(20),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(20),
      I4 => \input_img_addr_2_reg_916_reg[31]\(19),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[20]_i_3_n_0\
    );
\data_p2[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(19),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(19),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(19),
      O => \data_p2[20]_i_4_n_0\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[21]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[21]_i_3_n_0\,
      I4 => \data_p2[21]_i_4_n_0\,
      O => \data_p2_reg[31]\(21)
    );
\data_p2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(21),
      I1 => \input_img_addr_6_reg_940_reg[31]\(21),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[21]_i_2_n_0\
    );
\data_p2[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(21),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(21),
      I4 => \input_img_addr_2_reg_916_reg[31]\(20),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[21]_i_3_n_0\
    );
\data_p2[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(20),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(20),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(20),
      O => \data_p2[21]_i_4_n_0\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[22]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[22]_i_3_n_0\,
      I4 => \data_p2[22]_i_4_n_0\,
      O => \data_p2_reg[31]\(22)
    );
\data_p2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(22),
      I1 => \input_img_addr_6_reg_940_reg[31]\(22),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[22]_i_2_n_0\
    );
\data_p2[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(22),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(22),
      I4 => \input_img_addr_2_reg_916_reg[31]\(21),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[22]_i_3_n_0\
    );
\data_p2[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(21),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(21),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(21),
      O => \data_p2[22]_i_4_n_0\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[23]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[23]_i_3_n_0\,
      I4 => \data_p2[23]_i_4_n_0\,
      O => \data_p2_reg[31]\(23)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(23),
      I1 => \input_img_addr_6_reg_940_reg[31]\(23),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[23]_i_2_n_0\
    );
\data_p2[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(23),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(23),
      I4 => \input_img_addr_2_reg_916_reg[31]\(22),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[23]_i_3_n_0\
    );
\data_p2[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(22),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(22),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(22),
      O => \data_p2[23]_i_4_n_0\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[24]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[24]_i_3_n_0\,
      I4 => \data_p2[24]_i_4_n_0\,
      O => \data_p2_reg[31]\(24)
    );
\data_p2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(24),
      I1 => \input_img_addr_6_reg_940_reg[31]\(24),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[24]_i_2_n_0\
    );
\data_p2[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(24),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(24),
      I4 => \input_img_addr_2_reg_916_reg[31]\(23),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[24]_i_3_n_0\
    );
\data_p2[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(23),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(23),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(23),
      O => \data_p2[24]_i_4_n_0\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[25]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[25]_i_3_n_0\,
      I4 => \data_p2[25]_i_4_n_0\,
      O => \data_p2_reg[31]\(25)
    );
\data_p2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(25),
      I1 => \input_img_addr_6_reg_940_reg[31]\(25),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[25]_i_2_n_0\
    );
\data_p2[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(25),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(25),
      I4 => \input_img_addr_2_reg_916_reg[31]\(24),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[25]_i_3_n_0\
    );
\data_p2[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(24),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(24),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(24),
      O => \data_p2[25]_i_4_n_0\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[26]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[26]_i_3_n_0\,
      I4 => \data_p2[26]_i_4_n_0\,
      O => \data_p2_reg[31]\(26)
    );
\data_p2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(26),
      I1 => \input_img_addr_6_reg_940_reg[31]\(26),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[26]_i_2_n_0\
    );
\data_p2[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(26),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(26),
      I4 => \input_img_addr_2_reg_916_reg[31]\(25),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[26]_i_3_n_0\
    );
\data_p2[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(25),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(25),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(25),
      O => \data_p2[26]_i_4_n_0\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[27]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[27]_i_3_n_0\,
      I4 => \data_p2[27]_i_4_n_0\,
      O => \data_p2_reg[31]\(27)
    );
\data_p2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(27),
      I1 => \input_img_addr_6_reg_940_reg[31]\(27),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[27]_i_2_n_0\
    );
\data_p2[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(27),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(27),
      I4 => \input_img_addr_2_reg_916_reg[31]\(26),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[27]_i_3_n_0\
    );
\data_p2[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(26),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(26),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(26),
      O => \data_p2[27]_i_4_n_0\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[28]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[28]_i_3_n_0\,
      I4 => \data_p2[28]_i_4_n_0\,
      O => \data_p2_reg[31]\(28)
    );
\data_p2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(28),
      I1 => \input_img_addr_6_reg_940_reg[31]\(28),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[28]_i_2_n_0\
    );
\data_p2[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(28),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(28),
      I4 => \input_img_addr_2_reg_916_reg[31]\(27),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[28]_i_3_n_0\
    );
\data_p2[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(27),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(27),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(27),
      O => \data_p2[28]_i_4_n_0\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[29]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[29]_i_3_n_0\,
      I4 => \data_p2[29]_i_4_n_0\,
      O => \data_p2_reg[31]\(29)
    );
\data_p2[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(29),
      I1 => \input_img_addr_6_reg_940_reg[31]\(29),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[29]_i_2_n_0\
    );
\data_p2[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(29),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(29),
      I4 => \input_img_addr_2_reg_916_reg[31]\(28),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[29]_i_3_n_0\
    );
\data_p2[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(28),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(28),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(28),
      O => \data_p2[29]_i_4_n_0\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[2]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[2]_i_3_n_0\,
      I4 => \data_p2[2]_i_4_n_0\,
      O => \data_p2_reg[31]\(2)
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(2),
      I1 => \input_img_addr_6_reg_940_reg[31]\(2),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[2]_i_2_n_0\
    );
\data_p2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(2),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(2),
      I4 => \input_img_addr_2_reg_916_reg[31]\(1),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[2]_i_3_n_0\
    );
\data_p2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(1),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(1),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(1),
      O => \data_p2[2]_i_4_n_0\
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[30]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[30]_i_3_n_0\,
      I4 => \data_p2[30]_i_4_n_0\,
      O => \data_p2_reg[31]\(30)
    );
\data_p2[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(30),
      I1 => \input_img_addr_6_reg_940_reg[31]\(30),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[30]_i_2_n_0\
    );
\data_p2[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(30),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(30),
      I4 => \input_img_addr_2_reg_916_reg[31]\(29),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[30]_i_3_n_0\
    );
\data_p2[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(29),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(29),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(29),
      O => \data_p2[30]_i_4_n_0\
    );
\data_p2[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCDFFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \^waddr_reg[7]\,
      I2 => Q(4),
      I3 => or_cond5_reg_871,
      I4 => \exitcond_flatten_reg_843_reg[0]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \data_p2[31]_i_10_n_0\
    );
\data_p2[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Q(4),
      I1 => \^waddr_reg[7]\,
      I2 => Q(5),
      I3 => or_cond5_reg_871,
      I4 => \exitcond_flatten_reg_843_reg[0]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \data_p2[31]_i_11_n_0\
    );
\data_p2[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \exitcond_flatten_reg_843_reg[0]\,
      I2 => or_cond5_reg_871,
      I3 => Q(5),
      I4 => \^waddr_reg[7]\,
      O => \data_p2[31]_i_12_n_0\
    );
\data_p2[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => Q(6),
      I1 => \state[1]_i_3_n_0\,
      I2 => Q(7),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \^waddr_reg[7]\,
      O => \data_p2[31]_i_13_n_0\
    );
\data_p2[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^waddr_reg[7]\,
      I1 => or_cond5_reg_871,
      I2 => \exitcond_flatten_reg_843_reg[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(7),
      I5 => \state[1]_i_3_n_0\,
      O => \data_p2[31]_i_14_n_0\
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^waddr_reg[7]\,
      I4 => ap_reg_ioackin_output_img_AWREADY,
      I5 => output_img_AWREADY,
      O => E(0)
    );
\data_p2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[31]_i_3_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[31]_i_6_n_0\,
      I4 => \data_p2[31]_i_7_n_0\,
      O => \data_p2_reg[31]\(31)
    );
\data_p2[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(31),
      I1 => \input_img_addr_6_reg_940_reg[31]\(31),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[31]_i_3_n_0\
    );
\data_p2[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAEAAAA"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => Q(7),
      I2 => \^waddr_reg[7]\,
      I3 => Q(6),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \data_p2[31]_i_4_n_0\
    );
\data_p2[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(31),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(31),
      I4 => \input_img_addr_2_reg_916_reg[31]\(30),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[31]_i_6_n_0\
    );
\data_p2[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(30),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(30),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(30),
      O => \data_p2[31]_i_7_n_0\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[3]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[3]_i_3_n_0\,
      I4 => \data_p2[3]_i_4_n_0\,
      O => \data_p2_reg[31]\(3)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(3),
      I1 => \input_img_addr_6_reg_940_reg[31]\(3),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[3]_i_2_n_0\
    );
\data_p2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(3),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(3),
      I4 => \input_img_addr_2_reg_916_reg[31]\(2),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[3]_i_3_n_0\
    );
\data_p2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(2),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(2),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(2),
      O => \data_p2[3]_i_4_n_0\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[4]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[4]_i_3_n_0\,
      I4 => \data_p2[4]_i_4_n_0\,
      O => \data_p2_reg[31]\(4)
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(4),
      I1 => \input_img_addr_6_reg_940_reg[31]\(4),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[4]_i_2_n_0\
    );
\data_p2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(4),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(4),
      I4 => \input_img_addr_2_reg_916_reg[31]\(3),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[4]_i_3_n_0\
    );
\data_p2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(3),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(3),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(3),
      O => \data_p2[4]_i_4_n_0\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[5]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[5]_i_3_n_0\,
      I4 => \data_p2[5]_i_4_n_0\,
      O => \data_p2_reg[31]\(5)
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(5),
      I1 => \input_img_addr_6_reg_940_reg[31]\(5),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[5]_i_2_n_0\
    );
\data_p2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(5),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(5),
      I4 => \input_img_addr_2_reg_916_reg[31]\(4),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[5]_i_3_n_0\
    );
\data_p2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(4),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(4),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(4),
      O => \data_p2[5]_i_4_n_0\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[6]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[6]_i_3_n_0\,
      I4 => \data_p2[6]_i_4_n_0\,
      O => \data_p2_reg[31]\(6)
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(6),
      I1 => \input_img_addr_6_reg_940_reg[31]\(6),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[6]_i_2_n_0\
    );
\data_p2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(6),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(6),
      I4 => \input_img_addr_2_reg_916_reg[31]\(5),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[6]_i_3_n_0\
    );
\data_p2[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(5),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(5),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(5),
      O => \data_p2[6]_i_4_n_0\
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[7]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[7]_i_3_n_0\,
      I4 => \data_p2[7]_i_4_n_0\,
      O => \data_p2_reg[31]\(7)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(7),
      I1 => \input_img_addr_6_reg_940_reg[31]\(7),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[7]_i_2_n_0\
    );
\data_p2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(7),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(7),
      I4 => \input_img_addr_2_reg_916_reg[31]\(6),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[7]_i_3_n_0\
    );
\data_p2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(6),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(6),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(6),
      O => \data_p2[7]_i_4_n_0\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[8]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[8]_i_3_n_0\,
      I4 => \data_p2[8]_i_4_n_0\,
      O => \data_p2_reg[31]\(8)
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(8),
      I1 => \input_img_addr_6_reg_940_reg[31]\(8),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[8]_i_2_n_0\
    );
\data_p2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(8),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(8),
      I4 => \input_img_addr_2_reg_916_reg[31]\(7),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[8]_i_3_n_0\
    );
\data_p2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(7),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(7),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(7),
      O => \data_p2[8]_i_4_n_0\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAFAAAB"
    )
        port map (
      I0 => \data_p2[9]_i_2_n_0\,
      I1 => \data_p2[31]_i_4_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[9]_i_3_n_0\,
      I4 => \data_p2[9]_i_4_n_0\,
      O => \data_p2_reg[31]\(9)
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCA0000000"
    )
        port map (
      I0 => \input_img_addr_7_reg_946_reg[31]\(9),
      I1 => \input_img_addr_6_reg_940_reg[31]\(9),
      I2 => Q(2),
      I3 => \^s_ready_t_reg_0\(0),
      I4 => p_92_in,
      I5 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      O => \data_p2[9]_i_2_n_0\
    );
\data_p2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \data_p2[31]_i_10_n_0\,
      I1 => input_img_addr_reg_910(9),
      I2 => \data_p2[31]_i_11_n_0\,
      I3 => \input_img_addr_1_reg_881_reg[31]\(9),
      I4 => \input_img_addr_2_reg_916_reg[31]\(8),
      I5 => \data_p2[31]_i_12_n_0\,
      O => \data_p2[9]_i_3_n_0\
    );
\data_p2[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p2[31]_i_13_n_0\,
      I1 => \input_img_addr_3_reg_922_reg[31]\(8),
      I2 => \data_p2[31]_i_14_n_0\,
      I3 => \input_img_addr_4_reg_928_reg[31]\(8),
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_934_reg[31]\(8),
      O => \data_p2[9]_i_4_n_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => ap_enable_reg_pp0_iter2,
      O => \^ap_block_pp0_stage0_flag00001001\
    );
mem_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => \^s_ready_t_reg_0\(0),
      O => \^waddr_reg[7]\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_WREADY,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I3 => Q(4),
      I4 => \^waddr_reg[7]\,
      O => WEA(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F3C3C3C0C"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => \ap_CS_fsm_reg[7]\,
      I5 => \^rdata_ack_t\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCC000CCCCC"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => \ap_CS_fsm_reg[7]\,
      I4 => \^s_ready_t_reg_0\(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \state[1]_i_4_n_0\,
      I2 => \state[1]_i_5_n_0\,
      I3 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      O => input_img_ARVALID
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_AWREADY,
      I1 => \^waddr_reg[7]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I4 => Q(3),
      O => output_img_AWVALID
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => or_cond5_reg_871,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I5 => \^s_ready_t_reg_0\(0),
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000320000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \^waddr_reg[7]\,
      I2 => Q(4),
      I3 => or_cond5_reg_871,
      I4 => \exitcond_flatten_reg_843_reg[0]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF04FF04FF0404"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_flag00001001\,
      I1 => p_90_in,
      I2 => input_img_ARADDR4,
      I3 => \^waddr_reg[7]\,
      I4 => \ap_CS_fsm_reg[6]\,
      I5 => p_97_in,
      O => \state[1]_i_5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^s_ready_t_reg_0\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rdata_valid_t_reg_0\(0),
      Q => \^s_ready_t_reg_0\(1),
      S => ap_rst_n_0
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^waddr_reg[7]\,
      I1 => Q(4),
      I2 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_reg_ioackin_output_img_WREADY,
      I5 => output_img_WREADY,
      O => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer is
  port (
    mem_reg_0 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    push : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    p_86_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage4_flag00011001 : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \full_n_i_3__4_n_0\ : STD_LOGIC;
  signal \^mem_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_12_n_0 : STD_LOGIC;
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal mem_reg_i_15_n_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \^usedw_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of ap_reg_ioackin_input_img_ARREADY_i_9 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair142";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair147";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  data_valid <= \^data_valid\;
  mem_reg_0 <= \^mem_reg_0\;
  \usedw_reg[7]_0\(2 downto 0) <= \^usedw_reg[7]_0\(2 downto 0);
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(0),
      I1 => ap_block_pp0_stage4_flag00011001,
      I2 => \ap_CS_fsm_reg[4]\,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_reg_ioackin_output_img_WREADY,
      I3 => \^mem_reg_0\,
      I4 => p_2_in,
      O => ap_block_pp0_stage4_flag00011001
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFF3AAAA0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\(1),
      I1 => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      I2 => ap_reg_ioackin_output_img_WREADY,
      I3 => \^mem_reg_0\,
      I4 => p_2_in,
      I5 => \ap_CS_fsm_reg[6]_0\(0),
      O => \ap_CS_fsm_reg[6]\(1)
    );
ap_reg_ioackin_input_img_ARREADY_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mem_reg_0\,
      I1 => ap_reg_ioackin_output_img_WREADY,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
ap_reg_ioackin_output_img_WREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_WREADY,
      I1 => \^mem_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_rst_n,
      I4 => p_86_in,
      I5 => ap_block_pp0_stage4_flag00011001,
      O => ap_reg_ioackin_output_img_WREADY_reg
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_output_img_WREADY,
      I3 => \^data_valid\,
      I4 => empty_n_reg_n_0,
      O => pop
    );
\dout_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_2_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_2_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => \^data_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \^usedw_reg[7]_0\(1),
      I2 => \empty_n_i_3__0_n_0\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(2),
      I3 => \^usedw_reg[7]_0\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^mem_reg_0\,
      I1 => \full_n_i_2__6_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => push,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => \full_n_i_3__4_n_0\,
      O => \full_n_i_2__6_n_0\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^usedw_reg[7]_0\(0),
      O => \full_n_i_3__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^mem_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^mem_reg_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_15_n_0,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(4),
      I4 => raddr(5),
      I5 => pop,
      O => \mem_reg_i_10__0_n_0\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_i_11__0_n_0\
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_12_n_0
    );
mem_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_13_n_0
    );
mem_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_15_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => \mem_reg_i_11__0_n_0\,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(6),
      I3 => \mem_reg_i_11__0_n_0\,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(5),
      I3 => mem_reg_i_12_n_0,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_13_n_0,
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => \mem_reg_i_10__0_n_0\,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => \mem_reg_i_10__0_n_0\,
      O => rnext(0)
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_1\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_1\(1)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      O => \usedw_reg[7]_1\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A22222A2A2A2A2"
    )
        port map (
      I0 => push,
      I1 => empty_n_reg_n_0,
      I2 => \^data_valid\,
      I3 => m_axi_output_img_WREADY,
      I4 => \bus_wide_gen.WVALID_Dummy_reg\,
      I5 => burst_valid,
      O => \^di\(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^usedw_reg[7]_0\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => push,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => show_ahead_i_2_n_0,
      I4 => \^usedw_reg[7]_0\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      I2 => push,
      I3 => \usedw_reg__0\(6),
      I4 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A65555AAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => burst_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^data_valid\,
      I5 => empty_n_reg_n_0,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^usedw_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(0),
      Q => \^di\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(1),
      Q => \^di\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(2),
      Q => \^di\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(3),
      Q => \^usedw_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(4),
      Q => \^usedw_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_0\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_0\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_0\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_0\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer__parameterized0\ is
  port (
    beat_valid : out STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer__parameterized0\ : entity is "ip_sobel_output_img_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \full_n_i_3__5_n_0\ : STD_LOGIC;
  signal \^m_axi_output_img_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_0\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \full_n_i_3__5\ : label is "soft_lutpair135";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  m_axi_output_img_RREADY <= \^m_axi_output_img_rready\;
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C800C8CC0000C8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => ap_rst_n,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      I5 => rdata_ack_t,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAEEEEEEEEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      O => \dout_valid_i_1__1_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_0\,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => pop,
      I3 => m_axi_output_img_RVALID,
      I4 => \^m_axi_output_img_rready\,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \empty_n_i_2__2_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF0FFF0F"
    )
        port map (
      I0 => \full_n_i_2__7_n_0\,
      I1 => \full_n_i_3__5_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => m_axi_output_img_RVALID,
      I5 => \^m_axi_output_img_rready\,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_2__7_n_0\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \full_n_i_3__5_n_0\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF00000000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^m_axi_output_img_rready\,
      R => '0'
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => S(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => S(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(0)
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_output_img_rready\,
      I1 => m_axi_output_img_RVALID,
      I2 => pop,
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \usedw_reg[4]_0\(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \usedw_reg[4]_0\(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[4]_0\(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \^m_axi_output_img_rready\,
      I1 => m_axi_output_img_RVALID,
      I2 => pop,
      I3 => \^q\(1),
      O => \usedw_reg[4]_0\(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__1_n_0\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => m_axi_output_img_RVALID,
      I2 => \^m_axi_output_img_rready\,
      O => \usedw[7]_i_1__1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => D(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_pad : out STD_LOGIC;
    p_78_in : out STD_LOGIC;
    p_0_in50_in : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[1].data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[4].data_buf_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_loop : out STD_LOGIC;
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_74_in : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[31]\ : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ready_for_data__1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[4]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[6]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[8]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_output_img_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \align_len_reg[31]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[2]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[2].data_buf_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[4].data_buf_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.first_pad_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awaddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal head_pads : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \last_pad__0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal \^p_0_in50_in\ : STD_LOGIC;
  signal \^p_74_in\ : STD_LOGIC;
  signal \^p_78_in\ : STD_LOGIC;
  signal p_79_in : STD_LOGIC;
  signal p_81_in : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[15]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[2].data_buf[15]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[23]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[23]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bus_wide_gen.first_pad_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair151";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair162";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \start_addr[31]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair154";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0);
  \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0);
  \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) <= \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0);
  \bus_wide_gen.data_gen[4].data_buf_reg[24]\(0) <= \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0);
  \could_multi_bursts.awaddr_buf_reg[31]\ <= \^could_multi_bursts.awaddr_buf_reg[31]\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  \could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0);
  next_loop <= \^next_loop\;
  p_0_in50_in <= \^p_0_in50_in\;
  p_74_in <= \^p_74_in\;
  p_78_in <= \^p_78_in\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70000000FF000000"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_74_in\,
      I2 => wreq_handling_reg_0,
      I3 => \align_len_reg[31]_0\,
      I4 => ap_rst_n,
      I5 => fifo_wreq_valid,
      O => \align_len_reg[31]\
    );
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => p_79_in,
      I1 => \^p_78_in\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => m_axi_output_img_WLAST,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^p_78_in\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_output_img_WREADY,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      I2 => m_axi_output_img_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => p_81_in,
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200020002000A000"
    )
        port map (
      I0 => \ready_for_data__1\,
      I1 => p_81_in,
      I2 => data_valid,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => burst_pack(11),
      I5 => head_pads(0),
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0)
    );
\bus_wide_gen.data_gen[1].strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(0),
      I1 => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0),
      O => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02020002"
    )
        port map (
      I0 => p_79_in,
      I1 => burst_pack(8),
      I2 => burst_pack(9),
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_output_img_WREADY,
      I5 => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\,
      O => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_output_img_WREADY,
      I2 => \^p_0_in50_in\,
      O => \^e\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => burst_pack(11),
      I3 => p_81_in,
      O => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_gen[2].strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(1),
      I1 => \^e\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0),
      O => \bus_wide_gen.data_gen[2].strb_buf_reg[1]\
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80800080"
    )
        port map (
      I0 => p_81_in,
      I1 => head_pads(0),
      I2 => burst_pack(11),
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_output_img_WREADY,
      I5 => \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_0\,
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_output_img_WREADY,
      I2 => \^d\(1),
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => burst_pack(9),
      I3 => p_79_in,
      O => \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_0\
    );
\bus_wide_gen.data_gen[3].strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(2),
      I1 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0),
      O => \bus_wide_gen.data_gen[3].strb_buf_reg[2]\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70770000"
    )
        port map (
      I0 => burst_pack(8),
      I1 => burst_pack(9),
      I2 => m_axi_output_img_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => p_79_in,
      O => \^sr\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088000000880000"
    )
        port map (
      I0 => \ready_for_data__1\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\(2),
      I2 => p_81_in,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => data_valid,
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      O => \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(6),
      I1 => \^burst_valid\,
      I2 => Q(7),
      I3 => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\,
      I4 => \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_0\,
      O => p_79_in
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_81_in
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_0_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_0_[1]\,
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_0\
    );
\bus_wide_gen.data_gen[4].strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(3),
      I1 => \^bus_wide_gen.data_gen[4].data_buf_reg[24]\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^sr\(0),
      O => \bus_wide_gen.data_gen[4].strb_buf_reg[3]\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \last_pad__0\,
      O => first_pad
    );
\bus_wide_gen.first_pad_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC8FFFFFF400000"
    )
        port map (
      I0 => burst_pack(9),
      I1 => burst_pack(8),
      I2 => \^p_0_in50_in\,
      I3 => \bus_wide_gen.first_pad_i_3_n_0\,
      I4 => p_79_in,
      I5 => p_0_in34_in,
      O => \last_pad__0\
    );
\bus_wide_gen.first_pad_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => burst_pack(8),
      I3 => burst_pack(9),
      O => \bus_wide_gen.first_pad_i_3_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_79_in,
      I1 => \^p_78_in\,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000008A00"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => p_0_in34_in,
      I4 => p_79_in,
      I5 => \empty_n_i_2__0_n_0\,
      O => \^p_78_in\
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(2),
      O => p_0_in34_in
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000F000F000F000"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => data_valid,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\,
      I5 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      O => \^d\(0)
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[2]_i_2_n_0\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(0),
      O => \^p_0_in50_in\
    );
\bus_wide_gen.pad_oh_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => head_pads(0),
      I1 => burst_pack(11),
      O => \bus_wide_gen.pad_oh_reg[2]_i_2_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      O => \bus_wide_gen.first_pad_reg\(0)
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C80000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_3_n_0\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\,
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]\(1),
      O => \^d\(1)
    );
\bus_wide_gen.pad_oh_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => burst_pack(11),
      I1 => head_pads(0),
      O => \bus_wide_gen.pad_oh_reg[3]_i_3_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^burst_valid\,
      O => \bus_wide_gen.pad_oh_reg[3]_i_4_n_0\
    );
\bus_wide_gen.pad_oh_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \bus_wide_gen.pad_oh_reg[3]_i_5_n_0\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => AWREADY_Dummy,
      I2 => \^next_loop\,
      I3 => ap_rst_n,
      I4 => \in\(0),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_3_n_0\,
      I1 => fifo_resp_ready,
      I2 => AWVALID_Dummy,
      I3 => \throttl_cnt_reg[7]\,
      I4 => \throttl_cnt_reg[3]\,
      I5 => m_axi_output_img_AWREADY,
      O => \^next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      O => \^could_multi_bursts.awaddr_buf_reg[31]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[0]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[1]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[2]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[3]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[8]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I2 => \sect_len_buf_reg[7]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I5 => \sect_len_buf_reg[9]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[5]_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I2 => \sect_len_buf_reg[4]_0\,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I5 => \sect_len_buf_reg[6]_0\,
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_74_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_74_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^next_loop\,
      I4 => wreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0_0,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => push,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FFFF"
    )
        port map (
      I0 => p_79_in,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => \empty_n_i_2__0_n_0\,
      I4 => \^burst_valid\,
      O => pop0_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => CO(0),
      I3 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^p_0_in50_in\,
      I1 => p_0_in34_in,
      I2 => burst_pack(9),
      I3 => burst_pack(8),
      I4 => \^d\(0),
      I5 => \^d\(1),
      O => \empty_n_i_2__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4F4F"
    )
        port map (
      I0 => \full_n_i_2__2_n_0\,
      I1 => fifo_burst_ready,
      I2 => ap_rst_n,
      I3 => data_vld_reg_n_0,
      I4 => pop0_0,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => push,
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in\(0),
      I1 => fifo_burst_ready,
      I2 => \^next_loop\,
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I3 => \sect_addr_buf_reg[1]_0\(0),
      I4 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      I1 => O(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I5 => \sect_addr_buf_reg[1]_0\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[1]_0\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0_0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0_0,
      I5 => push,
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0_0,
      I5 => push,
      O => \pout[2]_i_1__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => head_pads(0),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => burst_pack(11),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => burst_pack(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => burst_pack(9),
      R => ap_rst_n_inv
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_74_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => CO(0),
      I2 => \^p_74_in\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => CO(0),
      I2 => \^p_74_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(0),
      I1 => \start_addr_buf_reg[11]\(0),
      I2 => \end_addr_buf_reg[11]\(2),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(1),
      I1 => \start_addr_buf_reg[11]\(1),
      I2 => \end_addr_buf_reg[11]\(3),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(2),
      I1 => \start_addr_buf_reg[11]\(2),
      I2 => \end_addr_buf_reg[11]\(4),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(3),
      I1 => \start_addr_buf_reg[11]\(3),
      I2 => \end_addr_buf_reg[11]\(5),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(4),
      I1 => \start_addr_buf_reg[11]\(4),
      I2 => \end_addr_buf_reg[11]\(6),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(5),
      I1 => \start_addr_buf_reg[11]\(5),
      I2 => \end_addr_buf_reg[11]\(7),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(6),
      I1 => \start_addr_buf_reg[11]\(6),
      I2 => \end_addr_buf_reg[11]\(8),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(7),
      I1 => \start_addr_buf_reg[11]\(7),
      I2 => \end_addr_buf_reg[11]\(9),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(8),
      I1 => \start_addr_buf_reg[11]\(8),
      I2 => \end_addr_buf_reg[11]\(10),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => wreq_handling_reg_0,
      O => \^p_74_in\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAF0F03333FFF0"
    )
        port map (
      I0 => \beat_len_buf_reg[9]\(9),
      I1 => \start_addr_buf_reg[11]\(9),
      I2 => \end_addr_buf_reg[11]\(11),
      I3 => \^p_74_in\,
      I4 => \sect_cnt_reg[18]\(0),
      I5 => CO(0),
      O => \sect_len_buf_reg[9]\
    );
\start_addr[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => CO(0),
      I3 => fifo_wreq_valid,
      O => \start_addr_reg[31]\(0)
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_74_in\,
      I2 => CO(0),
      I3 => fifo_wreq_valid_buf_reg,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    next_wreq : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_wreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg_0__s_port_]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_74_in : in STD_LOGIC;
    wreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized0\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg_0__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair170";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair170";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  next_wreq <= \^next_wreq\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
  \sect_cnt_reg_0__s_port_]\ <= \sect_cnt_reg_0__s_net_1\;
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => push,
      O => \data_vld_i_1__3_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => CO(0),
      I3 => p_74_in,
      I4 => wreq_handling_reg,
      O => \^next_wreq\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFF4F4F4FFF4F"
    )
        port map (
      I0 => \full_n_i_2__3_n_0\,
      I1 => \^rs2f_wreq_ack\,
      I2 => ap_rst_n,
      I3 => data_vld_reg_n_0,
      I4 => \^fifo_wreq_valid\,
      I5 => \^next_wreq\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_2__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_data(32),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => sect_cnt_reg(19),
      O => fifo_wreq_valid_buf_reg(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => sect_cnt_reg(17),
      I5 => \end_addr_buf_reg[31]\(17),
      O => fifo_wreq_valid_buf_reg(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => sect_cnt_reg(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => sect_cnt_reg(14),
      I5 => \end_addr_buf_reg[31]\(14),
      O => fifo_wreq_valid_buf_reg(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => sect_cnt_reg(11),
      I5 => \end_addr_buf_reg[31]\(11),
      O => S(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => sect_cnt_reg(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => sect_cnt_reg(8),
      I5 => \end_addr_buf_reg[31]\(8),
      O => S(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => sect_cnt_reg(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => sect_cnt_reg(5),
      I5 => \end_addr_buf_reg[31]\(5),
      O => S(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => sect_cnt_reg(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => sect_cnt_reg(2),
      I5 => \end_addr_buf_reg[31]\(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \start_addr_reg[31]\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \start_addr_reg[31]\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \start_addr_reg[31]\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \start_addr_reg[31]\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \start_addr_reg[31]\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \start_addr_reg[31]\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \start_addr_reg[31]\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \start_addr_reg[31]\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \start_addr_reg[31]\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \start_addr_reg[31]\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \start_addr_reg[31]\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \start_addr_reg[31]\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \start_addr_reg[31]\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \start_addr_reg[31]\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \start_addr_reg[31]\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \start_addr_reg[31]\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \start_addr_reg[31]\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \start_addr_reg[31]\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \start_addr_reg[31]\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \start_addr_reg[31]\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \start_addr_reg[31]\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \start_addr_reg[31]\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \start_addr_reg[31]\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \start_addr_reg[31]\(30),
      R => ap_rst_n_inv
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_0\,
      Q => \start_addr_reg[31]\(31),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => fifo_wreq_data(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \start_addr_reg[31]\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \start_addr_reg[31]\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \start_addr_reg[31]\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \start_addr_reg[31]\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \start_addr_reg[31]\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \start_addr_reg[31]\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \start_addr_reg[31]\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => \^fifo_wreq_valid\,
      I3 => p_74_in,
      O => \sect_cnt_reg_0__s_net_1\
    );
\sect_cnt[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3__0_n_0\
    );
\sect_cnt[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4__0_n_0\
    );
\sect_cnt[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5__0_n_0\
    );
\sect_cnt[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6__0_n_0\
    );
\sect_cnt[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => \^next_wreq\,
      O => \sect_cnt[0]_i_7__0_n_0\
    );
\sect_cnt[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2__0_n_0\
    );
\sect_cnt[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3__0_n_0\
    );
\sect_cnt[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4__0_n_0\
    );
\sect_cnt[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5__0_n_0\
    );
\sect_cnt[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2__0_n_0\
    );
\sect_cnt[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3__0_n_0\
    );
\sect_cnt[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4__0_n_0\
    );
\sect_cnt[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5__0_n_0\
    );
\sect_cnt[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2__0_n_0\
    );
\sect_cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3__0_n_0\
    );
\sect_cnt[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4__0_n_0\
    );
\sect_cnt[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5__0_n_0\
    );
\sect_cnt[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2__0_n_0\
    );
\sect_cnt[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3__0_n_0\
    );
\sect_cnt[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4__0_n_0\
    );
\sect_cnt[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5__0_n_0\
    );
\sect_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \sect_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \sect_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4__0_n_0\,
      S(2) => \sect_cnt[0]_i_5__0_n_0\,
      S(1) => \sect_cnt[0]_i_6__0_n_0\,
      S(0) => \sect_cnt[0]_i_7__0_n_0\
    );
\sect_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2__0_n_0\,
      S(2) => \sect_cnt[12]_i_3__0_n_0\,
      S(1) => \sect_cnt[12]_i_4__0_n_0\,
      S(0) => \sect_cnt[12]_i_5__0_n_0\
    );
\sect_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2__0_n_0\,
      S(2) => \sect_cnt[16]_i_3__0_n_0\,
      S(1) => \sect_cnt[16]_i_4__0_n_0\,
      S(0) => \sect_cnt[16]_i_5__0_n_0\
    );
\sect_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \sect_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2__0_n_0\,
      S(2) => \sect_cnt[4]_i_3__0_n_0\,
      S(1) => \sect_cnt[4]_i_4__0_n_0\,
      S(0) => \sect_cnt[4]_i_5__0_n_0\
    );
\sect_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2__0_n_0\,
      S(2) => \sect_cnt[8]_i_3__0_n_0\,
      S(1) => \sect_cnt[8]_i_4__0_n_0\,
      S(0) => \sect_cnt[8]_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized1\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__4_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair165";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair165";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44C444C444C4"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => next_loop,
      I5 => \^fifo_resp_ready\,
      O => \data_vld_i_1__4_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__5_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_0\,
      Q => need_wrsp,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \full_n_i_2__4_n_0\,
      I1 => next_loop,
      I2 => \^fifo_resp_ready\,
      I3 => ap_rst_n,
      I4 => p_10_in,
      O => full_n_i_1_n_0
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => need_wrsp,
      I2 => next_resp,
      O => p_10_in
    );
\full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => full_n_reg_0,
      I3 => aw2b_bdata(0),
      I4 => aw2b_bdata(1),
      O => push
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => next_loop,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.last_sect_buf_reg\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_output_img_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAA59555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => push_0,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_0,
      I2 => push_0,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_0\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15C0151500000000"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_0\,
      I1 => \^fifo_resp_ready\,
      I2 => next_loop,
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => data_vld_reg_n_0,
      O => \pout[3]_i_1__0_n_0\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_0\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => next_loop,
      I4 => \^fifo_resp_ready\,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[3]_i_2__0_n_0\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized2\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    input_img_ARADDR4 : out STD_LOGIC;
    tmp_18_reg_9970 : out STD_LOGIC;
    \input_img_addr_1_reg_881_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond5_reg_871_reg[0]_0\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond5_reg_871 : in STD_LOGIC;
    \i_reg_156_reg[7]\ : in STD_LOGIC;
    i_s_fu_249_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_852_reg[0]\ : in STD_LOGIC;
    tmp1_reg_838 : in STD_LOGIC;
    \j_reg_168_reg[4]\ : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_flag00001001 : in STD_LOGIC;
    p_90_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_168_reg[1]\ : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized2\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized2\ is
  signal \^data_p2_reg[0]_0\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \^input_img_araddr4\ : STD_LOGIC;
  signal \^m_axi_output_img_bready\ : STD_LOGIC;
  signal \^or_cond5_reg_871_reg[0]\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_reg_ioackin_input_img_ARREADY_i_10 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_or_cond5_reg_871[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter2_or_cond5_reg_871[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_p2[31]_i_8\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \j_1_reg_905[10]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[19]_i_3\ : label is "soft_lutpair169";
begin
  \data_p2_reg[0]_0\ <= \^data_p2_reg[0]_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  input_img_ARADDR4 <= \^input_img_araddr4\;
  m_axi_output_img_BREADY <= \^m_axi_output_img_bready\;
  \or_cond5_reg_871_reg[0]\ <= \^or_cond5_reg_871_reg[0]\;
ap_reg_ioackin_input_img_ARREADY_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => \^empty_n_reg_0\,
      O => \^input_img_araddr4\
    );
ap_reg_ioackin_input_img_ARREADY_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04000000000000"
    )
        port map (
      I0 => \^input_img_araddr4\,
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => p_5_in,
      I3 => \ap_CS_fsm_reg[3]\(0),
      I4 => or_cond5_reg_871,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
\ap_reg_pp0_iter1_or_cond5_reg_871[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond5_reg_871,
      I1 => \^or_cond5_reg_871_reg[0]\,
      I2 => ap_reg_pp0_iter1_or_cond5_reg_871,
      O => \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\
    );
\ap_reg_pp0_iter2_or_cond5_reg_871[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I1 => \^or_cond5_reg_871_reg[0]\,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\
    );
\data_p2[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^data_p2_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I3 => \state_reg[0]\(0),
      I4 => \ap_CS_fsm_reg[3]\(2),
      O => \data_p2_reg[0]\
    );
\data_p2[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => \^empty_n_reg_0\,
      I3 => ap_block_pp0_stage0_flag00001001,
      I4 => p_90_in,
      O => \^data_p2_reg[0]_0\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => p_10_in,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__5_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFAAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => p_5_in,
      I5 => \^empty_n_reg_0\,
      O => \empty_n_i_1__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \full_n_i_2__5_n_0\,
      I1 => push,
      I2 => \^m_axi_output_img_bready\,
      I3 => ap_rst_n,
      I4 => p_10_in,
      O => full_n_i_1_n_0
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      O => \full_n_i_2__5_n_0\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22222222222222"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^empty_n_reg_0\,
      I2 => p_5_in,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => p_10_in
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_axi_output_img_bready\,
      R => '0'
    );
\j_1_reg_905[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_843_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^or_cond5_reg_871_reg[0]\,
      O => \tmp_2_mid2_v_v_reg_866_reg[0]\(0)
    );
\j_1_reg_905[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => \^empty_n_reg_0\,
      I3 => p_5_in,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => \^or_cond5_reg_871_reg[0]\
    );
\or_cond5_reg_871[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF00004000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \j_reg_168_reg[1]\,
      I2 => \exitcond_reg_852_reg[0]_0\,
      I3 => \^or_cond5_reg_871_reg[0]\,
      I4 => \exitcond_flatten_reg_843_reg[0]\,
      I5 => or_cond5_reg_871,
      O => \or_cond5_reg_871_reg[0]_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_0,
      I2 => push,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_0,
      I5 => p_10_in,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_0,
      I5 => p_10_in,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\tmp_10_2_cast4_reg_899[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080000000000"
    )
        port map (
      I0 => p_16_in,
      I1 => \i_reg_156_reg[7]\,
      I2 => i_s_fu_249_p2(0),
      I3 => \exitcond_reg_852_reg[0]\,
      I4 => tmp1_reg_838,
      I5 => \j_reg_168_reg[4]\,
      O => \input_img_addr_1_reg_881_reg[0]\(0)
    );
\tmp_10_2_cast4_reg_899[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^or_cond5_reg_871_reg[0]\,
      I1 => \exitcond_flatten_reg_843_reg[0]\,
      O => p_16_in
    );
\y_dir_2_2_reg_992[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => ap_reg_pp0_iter1_or_cond5_reg_871,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => \^empty_n_reg_0\,
      I5 => p_5_in,
      O => tmp_18_reg_9970
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \tmp_6_reg_1024_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    output_img_AWVALID : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_reg_ioackin_input_img_ARREADY_i_8_n_0 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair171";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
ap_reg_ioackin_input_img_ARREADY_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004F004400000000"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_i_8_n_0,
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => full_n_reg,
      I3 => p_2_in,
      I4 => \ap_CS_fsm_reg[5]\(1),
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
ap_reg_ioackin_input_img_ARREADY_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ap_reg_ioackin_output_img_AWREADY,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => ap_reg_ioackin_input_img_ARREADY_i_8_n_0
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(10),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(11),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(12),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(13),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(14),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(15),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(16),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(17),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(18),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(19),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(20),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(21),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(22),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(23),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(24),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(25),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(26),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(27),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(28),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(29),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(30),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AC0"
    )
        port map (
      I0 => output_img_AWVALID,
      I1 => rs2f_wreq_ack,
      I2 => \^q\(0),
      I3 => state(1),
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31),
      O => \data_p1[31]_i_2__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(8),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \^q\(0),
      I2 => state(1),
      I3 => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(9),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2__0_n_0\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[4]\(0),
      D => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FFFAAA"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => output_img_AWVALID,
      I2 => rs2f_wreq_ack,
      I3 => \^q\(0),
      I4 => state(1),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFC000"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => output_img_AWVALID,
      I2 => \^s_ready_t_reg_0\,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => rs2f_wreq_ack,
      I2 => state(1),
      I3 => output_img_AWVALID,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
\tmp_6_reg_1024[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FD000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_ioackin_output_img_AWREADY,
      I2 => \^s_ready_t_reg_0\,
      I3 => p_2_in,
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => ap_reg_pp0_iter2_or_cond5_reg_871,
      O => \tmp_6_reg_1024_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ : entity is "ip_sobel_output_img_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ is
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair137";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\bus_wide_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1E0F0"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \^rdata_ack_t\,
      I4 => beat_valid,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28288828"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^rdata_ack_t\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FAA"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => state(1),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => state(1),
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \^rdata_ack_t\,
      I3 => \state_reg_n_0_[0]\,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => state(1),
      I2 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_throttl is
  port (
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC;
    \req_en__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWREADY : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.loop_cnt_reg[0]\ : STD_LOGIC;
  signal m_axi_output_img_AWVALID_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_output_img_AWVALID_INST_0_i_3_n_0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of m_axi_output_img_AWVALID_INST_0_i_2 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of m_axi_output_img_AWVALID_INST_0_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_6\ : label is "soft_lutpair195";
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.loop_cnt_reg[0]\ <= \^could_multi_bursts.loop_cnt_reg[0]\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => m_axi_output_img_AWREADY,
      I1 => \^could_multi_bursts.loop_cnt_reg[0]\,
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(1),
      I5 => \^q\(0),
      O => AWREADY_Dummy
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(1),
      I3 => \^q\(0),
      O => \could_multi_bursts.loop_cnt_reg[0]_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(2),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(4),
      O => \^could_multi_bursts.loop_cnt_reg[0]\
    );
m_axi_output_img_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => m_axi_output_img_AWVALID_INST_0_i_2_n_0,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(7),
      I3 => m_axi_output_img_AWVALID_INST_0_i_3_n_0,
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(3),
      O => \req_en__6\
    );
m_axi_output_img_AWVALID_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(1),
      O => m_axi_output_img_AWVALID_INST_0_i_2_n_0
    );
m_axi_output_img_AWVALID_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      O => m_axi_output_img_AWVALID_INST_0_i_3_n_0
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I3 => \throttl_cnt10_out__4\,
      O => p_0_in_0(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I4 => \throttl_cnt10_out__4\,
      O => p_0_in_0(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => throttl_cnt_reg(1),
      I2 => \^q\(0),
      I3 => throttl_cnt_reg(2),
      I4 => \throttl_cnt10_out__4\,
      I5 => \could_multi_bursts.awlen_buf_reg[3]\(2),
      O => p_0_in_0(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      I4 => \throttl_cnt10_out__4\,
      I5 => throttl_cnt_reg(4),
      O => p_0_in_0(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E01"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_0\,
      I1 => throttl_cnt_reg(4),
      I2 => \throttl_cnt10_out__4\,
      I3 => throttl_cnt_reg(5),
      O => p_0_in_0(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => \throttl_cnt[7]_i_5_n_0\,
      I2 => throttl_cnt_reg(5),
      I3 => \throttl_cnt10_out__4\,
      I4 => throttl_cnt_reg(6),
      O => p_0_in_0(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => \throttl_cnt[7]_i_5_n_0\,
      I2 => throttl_cnt_reg(4),
      I3 => throttl_cnt_reg(6),
      I4 => \throttl_cnt10_out__4\,
      I5 => throttl_cnt_reg(7),
      O => p_0_in_0(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(4),
      I1 => throttl_cnt_reg(5),
      I2 => \throttl_cnt[7]_i_6_n_0\,
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(7),
      I5 => throttl_cnt_reg(3),
      O => \throttl_cnt_reg[7]_0\
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      O => \throttl_cnt[7]_i_5_n_0\
    );
\throttl_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(2),
      O => \throttl_cnt[7]_i_6_n_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(1),
      Q => throttl_cnt_reg(1),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(2),
      Q => throttl_cnt_reg(2),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(3),
      Q => throttl_cnt_reg(3),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(4),
      Q => throttl_cnt_reg(4),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(5),
      Q => throttl_cnt_reg(5),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(6),
      Q => throttl_cnt_reg(6),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in_0(7),
      Q => throttl_cnt_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_read is
  port (
    push : out STD_LOGIC;
    \waddr_reg[7]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_156_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ : out STD_LOGIC;
    \abscond_reg_1008_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_img_addr_reg_952_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_valid : out STD_LOGIC;
    \reg_180_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_972_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_2_rea_reg_957_reg[0]\ : out STD_LOGIC;
    \reg_184_reg[0]\ : out STD_LOGIC;
    \reg_184_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_962_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_flag00001001 : out STD_LOGIC;
    p_90_in : out STD_LOGIC;
    \data_p2_reg[31]\ : out STD_LOGIC;
    output_img_AWVALID : out STD_LOGIC;
    \i_reg_156_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_861_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp1_reg_838_reg[0]\ : out STD_LOGIC;
    \x_dir_2_0_2_reg_977_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_next_reg_8470 : out STD_LOGIC;
    \q_tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \exitcond_reg_852_reg[0]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \tmp1_reg_838_reg[0]_0\ : out STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \input_img_addr_4_rea_reg_967_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_18_reg_9970 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    \input_img_addr_7_reg_946_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_6_reg_940_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : in STD_LOGIC;
    input_img_ARADDR4 : in STD_LOGIC;
    input_img_addr_reg_910 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_3_reg_922_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_4_reg_928_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_5_reg_934_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \input_img_addr_1_reg_881_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_2_reg_916_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    exitcond_flatten_fu_218_p2 : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[20]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[2]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[16]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[10]\ : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter31 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    \j_reg_168_reg[10]\ : in STD_LOGIC;
    \j_1_reg_905_reg[3]\ : in STD_LOGIC;
    \j_1_reg_905_reg[4]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[5]\ : in STD_LOGIC;
    \i_reg_156_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_phi_fu_149_p41 : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp1_reg_838 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_flag00001001\ : STD_LOGIC;
  signal ap_block_pp0_stage1_flag00011011 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_reg_ioackin_output_img_awready_reg\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_55 : STD_LOGIC;
  signal buff_rdata_n_56 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^data_p2_reg[31]\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_0 : STD_LOGIC;
  signal end_addr_carry_i_2_n_0 : STD_LOGIC;
  signal end_addr_carry_i_3_n_0 : STD_LOGIC;
  signal end_addr_carry_i_4_n_0 : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_1 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal input_img_ARREADY : STD_LOGIC;
  signal input_img_ARVALID : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_split : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_input_img_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_input_img_arvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_90_in\ : STD_LOGIC;
  signal p_92_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \^q_tmp_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rdata_ack_t : STD_LOGIC;
  signal \^rdata_valid\ : STD_LOGIC;
  signal \^reg_184_reg[0]\ : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_10 : STD_LOGIC;
  signal rs_rdata_n_11 : STD_LOGIC;
  signal rs_rdata_n_12 : STD_LOGIC;
  signal rs_rdata_n_13 : STD_LOGIC;
  signal rs_rdata_n_14 : STD_LOGIC;
  signal rs_rdata_n_15 : STD_LOGIC;
  signal rs_rdata_n_16 : STD_LOGIC;
  signal rs_rdata_n_17 : STD_LOGIC;
  signal rs_rdata_n_18 : STD_LOGIC;
  signal rs_rdata_n_19 : STD_LOGIC;
  signal rs_rdata_n_20 : STD_LOGIC;
  signal rs_rdata_n_21 : STD_LOGIC;
  signal rs_rdata_n_22 : STD_LOGIC;
  signal rs_rdata_n_23 : STD_LOGIC;
  signal rs_rdata_n_24 : STD_LOGIC;
  signal rs_rdata_n_25 : STD_LOGIC;
  signal rs_rdata_n_26 : STD_LOGIC;
  signal rs_rdata_n_27 : STD_LOGIC;
  signal rs_rdata_n_28 : STD_LOGIC;
  signal rs_rdata_n_29 : STD_LOGIC;
  signal rs_rdata_n_30 : STD_LOGIC;
  signal rs_rdata_n_31 : STD_LOGIC;
  signal rs_rdata_n_32 : STD_LOGIC;
  signal rs_rdata_n_33 : STD_LOGIC;
  signal rs_rdata_n_34 : STD_LOGIC;
  signal rs_rdata_n_35 : STD_LOGIC;
  signal rs_rdata_n_36 : STD_LOGIC;
  signal rs_rdata_n_37 : STD_LOGIC;
  signal rs_rdata_n_38 : STD_LOGIC;
  signal rs_rdata_n_46 : STD_LOGIC;
  signal rs_rdata_n_7 : STD_LOGIC;
  signal rs_rdata_n_8 : STD_LOGIC;
  signal rs_rdata_n_9 : STD_LOGIC;
  signal rs_rreq_n_13 : STD_LOGIC;
  signal rs_rreq_n_17 : STD_LOGIC;
  signal rs_rreq_n_30 : STD_LOGIC;
  signal rs_rreq_n_42 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^waddr_reg[7]\ : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_10\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair112";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair98";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair130";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  ap_block_pp0_stage0_flag00001001 <= \^ap_block_pp0_stage0_flag00001001\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_reg_ioackin_output_img_AWREADY_reg <= \^ap_reg_ioackin_output_img_awready_reg\;
  \data_p2_reg[31]\ <= \^data_p2_reg[31]\;
  m_axi_input_img_ARADDR(29 downto 0) <= \^m_axi_input_img_araddr\(29 downto 0);
  m_axi_input_img_ARVALID <= \^m_axi_input_img_arvalid\;
  p_90_in <= \^p_90_in\;
  \q_tmp_reg[0]\(0) <= \^q_tmp_reg[0]\(0);
  rdata_valid <= \^rdata_valid\;
  \reg_184_reg[0]\ <= \^reg_184_reg[0]\;
  \waddr_reg[7]\ <= \^waddr_reg[7]\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_2_n_0\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_3_n_0\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[1]_i_4_n_0\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[0]\,
      O => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_2_n_0\
    );
\beat_len_buf[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_3_n_0\
    );
\beat_len_buf[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_4_n_0\
    );
\beat_len_buf[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_5_n_0\
    );
\beat_len_buf[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_2_n_0\
    );
\beat_len_buf[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_3_n_0\
    );
\beat_len_buf[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_4_n_0\
    );
\beat_len_buf[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_5_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_0_[31]\,
      DI(0) => \align_len_reg_n_0_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2_n_0\,
      S(2) => \beat_len_buf[1]_i_3_n_0\,
      S(1) => \beat_len_buf[1]_i_4_n_0\,
      S(0) => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2_n_0\,
      S(2) => \beat_len_buf[5]_i_3_n_0\,
      S(1) => \beat_len_buf[5]_i_4_n_0\,
      S(0) => \beat_len_buf[5]_i_5_n_0\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^q_tmp_reg[0]\(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2_n_0\,
      S(2) => \beat_len_buf[9]_i_3_n_0\,
      S(1) => \beat_len_buf[9]_i_4_n_0\,
      S(0) => \beat_len_buf[9]_i_5_n_0\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_buffer__parameterized0\
     port map (
      D(31) => buff_rdata_n_22,
      D(30) => buff_rdata_n_23,
      D(29) => buff_rdata_n_24,
      D(28) => buff_rdata_n_25,
      D(27) => buff_rdata_n_26,
      D(26) => buff_rdata_n_27,
      D(25) => buff_rdata_n_28,
      D(24) => buff_rdata_n_29,
      D(23) => buff_rdata_n_30,
      D(22) => buff_rdata_n_31,
      D(21) => buff_rdata_n_32,
      D(20) => buff_rdata_n_33,
      D(19) => buff_rdata_n_34,
      D(18) => buff_rdata_n_35,
      D(17) => buff_rdata_n_36,
      D(16) => buff_rdata_n_37,
      D(15) => buff_rdata_n_38,
      D(14) => buff_rdata_n_39,
      D(13) => buff_rdata_n_40,
      D(12) => buff_rdata_n_41,
      D(11) => buff_rdata_n_42,
      D(10) => buff_rdata_n_43,
      D(9) => buff_rdata_n_44,
      D(8) => buff_rdata_n_45,
      D(7) => buff_rdata_n_46,
      D(6) => buff_rdata_n_47,
      D(5) => buff_rdata_n_48,
      D(4) => buff_rdata_n_49,
      D(3) => buff_rdata_n_50,
      D(2) => buff_rdata_n_51,
      D(1) => buff_rdata_n_52,
      D(0) => buff_rdata_n_53,
      DI(0) => buff_rdata_n_55,
      E(0) => buff_rdata_n_16,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[0]\ => buff_rdata_n_17,
      \bus_wide_gen.data_buf_reg[0]_0\ => buff_rdata_n_54,
      \bus_wide_gen.data_buf_reg[31]\(23) => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[31]\(22) => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[31]\(21) => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[31]\(20) => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[31]\(19) => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[31]\(18) => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[31]\(17) => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[31]\(16) => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[31]\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[31]\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[31]\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[31]\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[31]\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[31]\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[31]\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[31]\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[31]\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[31]\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[31]\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[31]\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[31]\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[31]\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[31]\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.len_cnt_reg[1]\ => \bus_wide_gen.data_buf[31]_i_10_n_0\,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_56,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.rdata_valid_t_reg_1\ => rs_rdata_n_46,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_21,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => buff_rdata_n_18,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => buff_rdata_n_19,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => buff_rdata_n_20,
      \bus_wide_gen.split_cnt_buf_reg[1]_2\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_3\ => \bus_wide_gen.fifo_burst_n_27\,
      dout_valid_reg_0 => \bus_wide_gen.fifo_burst_n_28\,
      full_n_reg_0(0) => data_pack(34),
      last_split => last_split,
      m_axi_input_img_RLAST(32 downto 0) => m_axi_input_img_RLAST(32 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      \q_reg[11]\(1 downto 0) => burst_pack(11 downto 10),
      \q_reg[11]_0\ => \bus_wide_gen.fifo_burst_n_30\,
      \q_tmp_reg[0]_0\ => \^q_tmp_reg[0]\(0),
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(2) => buff_rdata_n_13,
      \usedw_reg[7]_0\(1) => buff_rdata_n_14,
      \usedw_reg[7]_0\(0) => buff_rdata_n_15
    );
\bus_wide_gen.data_buf[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(3),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \bus_wide_gen.data_buf[31]_i_10_n_0\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_53,
      Q => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_52,
      Q => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_51,
      Q => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_50,
      Q => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_49,
      Q => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_48,
      Q => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_47,
      Q => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_46,
      Q => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_16,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo
     port map (
      CO(0) => first_sect,
      E(0) => last_split,
      O(0) => data1(1),
      Q(1 downto 0) => burst_pack(11 downto 10),
      SR(0) => \^q_tmp_reg[0]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.fifo_burst_n_30\,
      \bus_wide_gen.len_cnt_reg[2]\ => buff_rdata_n_17,
      \bus_wide_gen.len_cnt_reg[3]\(3 downto 0) => \bus_wide_gen.len_cnt_reg__0\(3 downto 0),
      \bus_wide_gen.len_cnt_reg[6]\ => buff_rdata_n_54,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_3\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => rs_rdata_n_46,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => buff_rdata_n_20,
      \bus_wide_gen.split_cnt_buf_reg[0]_1\ => buff_rdata_n_19,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_input_img_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_7\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_4\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_24\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_0_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_0_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_0_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_0_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_0_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_0_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_0_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_0_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_0_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_0_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_0_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_0_[0]\,
      \end_addr_buf_reg[31]\(0) => last_sect,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => \bus_wide_gen.fifo_burst_n_35\,
      fifo_rreq_valid_buf_reg_0 => fifo_rreq_valid_buf_reg_n_0,
      full_n_reg_0 => \bus_wide_gen.fifo_burst_n_28\,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => \bus_wide_gen.fifo_burst_n_32\,
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      next_loop => next_loop,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_34\,
      rreq_handling_reg_0 => rreq_handling_reg_n_0,
      \sect_addr_buf_reg[1]\(0) => \bus_wide_gen.fifo_burst_n_6\,
      \sect_addr_buf_reg[1]_0\(1) => \sect_addr_buf_reg_n_0_[1]\,
      \sect_addr_buf_reg[1]_0\(0) => \sect_addr_buf_reg_n_0_[0]\,
      \sect_addr_buf_reg[31]\(0) => p_15_in,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_26\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_0_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_5\,
      \sect_end_buf_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_25\,
      \sect_end_buf_reg[1]_1\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_9\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_10\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_11\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_8\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_12\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_13\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_14\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_15\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_16\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_17\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_18\,
      \sect_len_buf_reg[9]_0\(9) => \sect_len_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(8) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(7) => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(6) => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(5) => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(4) => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(3) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(2) => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(1) => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]_0\(0) => \sect_len_buf_reg_n_0_[0]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_0_[2]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_0\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_7_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_3\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_56,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => \^q_tmp_reg[0]\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_1,
      Q => \^m_axi_input_img_arvalid\,
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[10]\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[11]\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[12]\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[13]\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[14]\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[15]\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[16]\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[17]\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[18]\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[19]\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[20]\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[21]\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[22]\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[23]\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[24]\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[25]\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[26]\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[27]\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[28]\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[29]\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[2]\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[30]\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[31]\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[3]\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[4]\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(2),
      I1 => \^arlen\(0),
      I2 => \^arlen\(1),
      I3 => \^arlen\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[5]\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[6]\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[7]\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[8]\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(3),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_7\,
      I2 => \sect_addr_buf_reg_n_0_[9]\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(10),
      Q => \^m_axi_input_img_araddr\(8),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(11),
      Q => \^m_axi_input_img_araddr\(9),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(12),
      Q => \^m_axi_input_img_araddr\(10),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_input_img_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(13),
      Q => \^m_axi_input_img_araddr\(11),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(14),
      Q => \^m_axi_input_img_araddr\(12),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(15),
      Q => \^m_axi_input_img_araddr\(13),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(16),
      Q => \^m_axi_input_img_araddr\(14),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(17),
      Q => \^m_axi_input_img_araddr\(15),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(18),
      Q => \^m_axi_input_img_araddr\(16),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(19),
      Q => \^m_axi_input_img_araddr\(17),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(20),
      Q => \^m_axi_input_img_araddr\(18),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(21),
      Q => \^m_axi_input_img_araddr\(19),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(22),
      Q => \^m_axi_input_img_araddr\(20),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(23),
      Q => \^m_axi_input_img_araddr\(21),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(24),
      Q => \^m_axi_input_img_araddr\(22),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(25),
      Q => \^m_axi_input_img_araddr\(23),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(26),
      Q => \^m_axi_input_img_araddr\(24),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(27),
      Q => \^m_axi_input_img_araddr\(25),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(28),
      Q => \^m_axi_input_img_araddr\(26),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(29),
      Q => \^m_axi_input_img_araddr\(27),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(2),
      Q => \^m_axi_input_img_araddr\(0),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(30),
      Q => \^m_axi_input_img_araddr\(28),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(31),
      Q => \^m_axi_input_img_araddr\(29),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_5_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_6_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(3),
      Q => \^m_axi_input_img_araddr\(1),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(4),
      Q => \^m_axi_input_img_araddr\(2),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_input_img_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(5),
      Q => \^m_axi_input_img_araddr\(3),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(6),
      Q => \^m_axi_input_img_araddr\(4),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(7),
      Q => \^m_axi_input_img_araddr\(5),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(8),
      Q => \^m_axi_input_img_araddr\(6),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_input_img_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(9),
      Q => \^m_axi_input_img_araddr\(7),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => \^q_tmp_reg[0]\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_0,
      CO(2) => end_addr_carry_n_1,
      CO(1) => end_addr_carry_n_2,
      CO(0) => end_addr_carry_n_3,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[3]\,
      DI(2) => \start_addr_reg_n_0_[2]\,
      DI(1) => \start_addr_reg_n_0_[1]\,
      DI(0) => \start_addr_reg_n_0_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_0,
      S(2) => end_addr_carry_i_2_n_0,
      S(1) => end_addr_carry_i_3_n_0,
      S(0) => end_addr_carry_i_4_n_0
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_0,
      CO(3) => \end_addr_carry__0_n_0\,
      CO(2) => \end_addr_carry__0_n_1\,
      CO(1) => \end_addr_carry__0_n_2\,
      CO(0) => \end_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[7]\,
      DI(2) => \start_addr_reg_n_0_[6]\,
      DI(1) => \start_addr_reg_n_0_[5]\,
      DI(0) => \start_addr_reg_n_0_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_0\,
      S(2) => \end_addr_carry__0_i_2_n_0\,
      S(1) => \end_addr_carry__0_i_3_n_0\,
      S(0) => \end_addr_carry__0_i_4_n_0\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1_n_0\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2_n_0\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3_n_0\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_4_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_0\,
      CO(3) => \end_addr_carry__1_n_0\,
      CO(2) => \end_addr_carry__1_n_1\,
      CO(1) => \end_addr_carry__1_n_2\,
      CO(0) => \end_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[11]\,
      DI(2) => \start_addr_reg_n_0_[10]\,
      DI(1) => \start_addr_reg_n_0_[9]\,
      DI(0) => \start_addr_reg_n_0_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_0\,
      S(2) => \end_addr_carry__1_i_2_n_0\,
      S(1) => \end_addr_carry__1_i_3_n_0\,
      S(0) => \end_addr_carry__1_i_4_n_0\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1_n_0\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2_n_0\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3_n_0\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_0\,
      CO(3) => \end_addr_carry__2_n_0\,
      CO(2) => \end_addr_carry__2_n_1\,
      CO(1) => \end_addr_carry__2_n_2\,
      CO(0) => \end_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(3 downto 0),
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_0\,
      S(2) => \end_addr_carry__2_i_2_n_0\,
      S(1) => \end_addr_carry__2_i_3_n_0\,
      S(0) => \end_addr_carry__2_i_4_n_0\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(3),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1_n_0\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(2),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2_n_0\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(1),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3_n_0\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(0),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4_n_0\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_0\,
      CO(3) => \end_addr_carry__3_n_0\,
      CO(2) => \end_addr_carry__3_n_1\,
      CO(1) => \end_addr_carry__3_n_2\,
      CO(0) => \end_addr_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(7 downto 4),
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_0\,
      S(2) => \end_addr_carry__3_i_2_n_0\,
      S(1) => \end_addr_carry__3_i_3_n_0\,
      S(0) => \end_addr_carry__3_i_4_n_0\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(7),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_1_n_0\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(6),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_2_n_0\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(5),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_3_n_0\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(4),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_4_n_0\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_0\,
      CO(3) => \end_addr_carry__4_n_0\,
      CO(2) => \end_addr_carry__4_n_1\,
      CO(1) => \end_addr_carry__4_n_2\,
      CO(0) => \end_addr_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(11 downto 8),
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_0\,
      S(2) => \end_addr_carry__4_i_2_n_0\,
      S(1) => \end_addr_carry__4_i_3_n_0\,
      S(0) => \end_addr_carry__4_i_4_n_0\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(11),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_1_n_0\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(10),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_2_n_0\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(9),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_3_n_0\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(8),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_4_n_0\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_0\,
      CO(3) => \end_addr_carry__5_n_0\,
      CO(2) => \end_addr_carry__5_n_1\,
      CO(1) => \end_addr_carry__5_n_2\,
      CO(0) => \end_addr_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(15 downto 12),
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_0\,
      S(2) => \end_addr_carry__5_i_2_n_0\,
      S(1) => \end_addr_carry__5_i_3_n_0\,
      S(0) => \end_addr_carry__5_i_4_n_0\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(15),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_1_n_0\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(14),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_2_n_0\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(13),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_3_n_0\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(12),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_4_n_0\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_0\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_1\,
      CO(1) => \end_addr_carry__6_n_2\,
      CO(0) => \end_addr_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data(18 downto 16),
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_0\,
      S(2) => \end_addr_carry__6_i_2_n_0\,
      S(1) => \end_addr_carry__6_i_3_n_0\,
      S(0) => \end_addr_carry__6_i_4_n_0\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(19),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_1_n_0\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(18),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_2_n_0\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(17),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_3_n_0\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(16),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_4_n_0\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_1_n_0
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_2_n_0
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_3_n_0
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[0]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_4_n_0
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^q_tmp_reg[0]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_1,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_input_img_arvalid\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      next_loop => next_loop
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_fifo__parameterized0\
     port map (
      E(0) => align_len,
      O(3) => fifo_rreq_n_13,
      O(2) => fifo_rreq_n_14,
      O(1) => fifo_rreq_n_15,
      O(0) => fifo_rreq_n_16,
      Q(19 downto 0) => data(19 downto 0),
      S(3) => fifo_rreq_n_5,
      S(2) => fifo_rreq_n_6,
      S(1) => fifo_rreq_n_7,
      S(0) => fifo_rreq_n_8,
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^q_tmp_reg[0]\(0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_5\,
      \data_p1_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(0) => last_sect,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_0,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_n_33,
      next_rreq => next_rreq,
      push => push_0,
      rreq_handling_reg => rreq_handling_reg_n_0,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_32\,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rreq_n_21,
      \sect_cnt_reg[11]\(2) => fifo_rreq_n_22,
      \sect_cnt_reg[11]\(1) => fifo_rreq_n_23,
      \sect_cnt_reg[11]\(0) => fifo_rreq_n_24,
      \sect_cnt_reg[15]\(3) => fifo_rreq_n_25,
      \sect_cnt_reg[15]\(2) => fifo_rreq_n_26,
      \sect_cnt_reg[15]\(1) => fifo_rreq_n_27,
      \sect_cnt_reg[15]\(0) => fifo_rreq_n_28,
      \sect_cnt_reg[19]_0\(3) => fifo_rreq_n_29,
      \sect_cnt_reg[19]_0\(2) => fifo_rreq_n_30,
      \sect_cnt_reg[19]_0\(1) => fifo_rreq_n_31,
      \sect_cnt_reg[19]_0\(0) => fifo_rreq_n_32,
      \sect_cnt_reg[7]\(3) => fifo_rreq_n_17,
      \sect_cnt_reg[7]\(2) => fifo_rreq_n_18,
      \sect_cnt_reg[7]\(1) => fifo_rreq_n_19,
      \sect_cnt_reg[7]\(0) => fifo_rreq_n_20,
      \sect_cnt_reg_19__s_port_]\ => fifo_rreq_n_2,
      \start_addr_buf_reg[31]\(2) => fifo_rreq_n_9,
      \start_addr_buf_reg[31]\(1) => fifo_rreq_n_10,
      \start_addr_buf_reg[31]\(0) => fifo_rreq_n_11,
      \start_addr_reg[31]\(31) => fifo_rreq_n_34,
      \start_addr_reg[31]\(30) => fifo_rreq_n_35,
      \start_addr_reg[31]\(29) => fifo_rreq_n_36,
      \start_addr_reg[31]\(28) => fifo_rreq_n_37,
      \start_addr_reg[31]\(27) => fifo_rreq_n_38,
      \start_addr_reg[31]\(26) => fifo_rreq_n_39,
      \start_addr_reg[31]\(25) => fifo_rreq_n_40,
      \start_addr_reg[31]\(24) => fifo_rreq_n_41,
      \start_addr_reg[31]\(23) => fifo_rreq_n_42,
      \start_addr_reg[31]\(22) => fifo_rreq_n_43,
      \start_addr_reg[31]\(21) => fifo_rreq_n_44,
      \start_addr_reg[31]\(20) => fifo_rreq_n_45,
      \start_addr_reg[31]\(19) => fifo_rreq_n_46,
      \start_addr_reg[31]\(18) => fifo_rreq_n_47,
      \start_addr_reg[31]\(17) => fifo_rreq_n_48,
      \start_addr_reg[31]\(16) => fifo_rreq_n_49,
      \start_addr_reg[31]\(15) => fifo_rreq_n_50,
      \start_addr_reg[31]\(14) => fifo_rreq_n_51,
      \start_addr_reg[31]\(13) => fifo_rreq_n_52,
      \start_addr_reg[31]\(12) => fifo_rreq_n_53,
      \start_addr_reg[31]\(11) => fifo_rreq_n_54,
      \start_addr_reg[31]\(10) => fifo_rreq_n_55,
      \start_addr_reg[31]\(9) => fifo_rreq_n_56,
      \start_addr_reg[31]\(8) => fifo_rreq_n_57,
      \start_addr_reg[31]\(7) => fifo_rreq_n_58,
      \start_addr_reg[31]\(6) => fifo_rreq_n_59,
      \start_addr_reg[31]\(5) => fifo_rreq_n_60,
      \start_addr_reg[31]\(4) => fifo_rreq_n_61,
      \start_addr_reg[31]\(3) => fifo_rreq_n_62,
      \start_addr_reg[31]\(2) => fifo_rreq_n_63,
      \start_addr_reg[31]\(1) => fifo_rreq_n_64,
      \start_addr_reg[31]\(0) => fifo_rreq_n_65,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => \^q_tmp_reg[0]\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_0\,
      S(1) => \first_sect_carry__0_i_2_n_0\,
      S(0) => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => sect_cnt_reg(19),
      I2 => p_0_in_0(18),
      I3 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      I3 => p_0_in_0(15),
      I4 => sect_cnt_reg(16),
      I5 => p_0_in_0(16),
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      I3 => p_0_in_0(12),
      I4 => sect_cnt_reg(13),
      I5 => p_0_in_0(13),
      O => \first_sect_carry__0_i_3_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(10),
      I3 => p_0_in_0(10),
      I4 => sect_cnt_reg(9),
      I5 => p_0_in_0(9),
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => p_0_in_0(8),
      I2 => sect_cnt_reg(6),
      I3 => p_0_in_0(6),
      I4 => p_0_in_0(7),
      I5 => sect_cnt_reg(7),
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      I3 => p_0_in_0(3),
      I4 => sect_cnt_reg(4),
      I5 => p_0_in_0(4),
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(1),
      I3 => p_0_in_0(1),
      I4 => sect_cnt_reg(0),
      I5 => p_0_in_0(0),
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_33,
      Q => invalid_len_event,
      R => \^q_tmp_reg[0]\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_5,
      S(2) => fifo_rreq_n_6,
      S(1) => fifo_rreq_n_7,
      S(0) => fifo_rreq_n_8
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_55,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => rreq_handling_reg_n_0,
      R => \^q_tmp_reg[0]\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice__parameterized0\
     port map (
      D(0) => D(2),
      E(0) => E(0),
      Q(7 downto 0) => Q(8 downto 1),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\ => \^reg_184_reg[0]\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[6]\ => rs_rreq_n_30,
      \ap_CS_fsm_reg[7]\ => rs_rreq_n_13,
      ap_block_pp0_stage0_flag00001001 => \^ap_block_pp0_stage0_flag00001001\,
      ap_block_pp0_stage1_flag00011011 => ap_block_pp0_stage1_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => \^data_p2_reg[31]\,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => rs_rreq_n_17,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg_1 => \^ap_enable_reg_pp0_iter1_reg\,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => \^ap_reg_ioackin_output_img_awready_reg\,
      ap_reg_ioackin_output_img_AWREADY_reg_0 => ap_reg_ioackin_output_img_AWREADY_reg_0,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^q_tmp_reg[0]\(0),
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      \bus_wide_gen.len_cnt_reg[0]\ => rs_rdata_n_46,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.rdata_valid_t_reg_0\(0) => rs_rreq_n_42,
      \bus_wide_gen.rdata_valid_t_reg_1\(0) => load_p1,
      \data_p2_reg[31]\(31) => rs_rdata_n_7,
      \data_p2_reg[31]\(30) => rs_rdata_n_8,
      \data_p2_reg[31]\(29) => rs_rdata_n_9,
      \data_p2_reg[31]\(28) => rs_rdata_n_10,
      \data_p2_reg[31]\(27) => rs_rdata_n_11,
      \data_p2_reg[31]\(26) => rs_rdata_n_12,
      \data_p2_reg[31]\(25) => rs_rdata_n_13,
      \data_p2_reg[31]\(24) => rs_rdata_n_14,
      \data_p2_reg[31]\(23) => rs_rdata_n_15,
      \data_p2_reg[31]\(22) => rs_rdata_n_16,
      \data_p2_reg[31]\(21) => rs_rdata_n_17,
      \data_p2_reg[31]\(20) => rs_rdata_n_18,
      \data_p2_reg[31]\(19) => rs_rdata_n_19,
      \data_p2_reg[31]\(18) => rs_rdata_n_20,
      \data_p2_reg[31]\(17) => rs_rdata_n_21,
      \data_p2_reg[31]\(16) => rs_rdata_n_22,
      \data_p2_reg[31]\(15) => rs_rdata_n_23,
      \data_p2_reg[31]\(14) => rs_rdata_n_24,
      \data_p2_reg[31]\(13) => rs_rdata_n_25,
      \data_p2_reg[31]\(12) => rs_rdata_n_26,
      \data_p2_reg[31]\(11) => rs_rdata_n_27,
      \data_p2_reg[31]\(10) => rs_rdata_n_28,
      \data_p2_reg[31]\(9) => rs_rdata_n_29,
      \data_p2_reg[31]\(8) => rs_rdata_n_30,
      \data_p2_reg[31]\(7) => rs_rdata_n_31,
      \data_p2_reg[31]\(6) => rs_rdata_n_32,
      \data_p2_reg[31]\(5) => rs_rdata_n_33,
      \data_p2_reg[31]\(4) => rs_rdata_n_34,
      \data_p2_reg[31]\(3) => rs_rdata_n_35,
      \data_p2_reg[31]\(2) => rs_rdata_n_36,
      \data_p2_reg[31]\(1) => rs_rdata_n_37,
      \data_p2_reg[31]\(0) => rs_rdata_n_38,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg[0]_0\,
      input_img_ARADDR4 => input_img_ARADDR4,
      input_img_ARREADY => input_img_ARREADY,
      input_img_ARVALID => input_img_ARVALID,
      \input_img_addr_1_reg_881_reg[31]\(31 downto 0) => \input_img_addr_1_reg_881_reg[31]\(31 downto 0),
      \input_img_addr_2_reg_916_reg[31]\(30 downto 0) => \input_img_addr_2_reg_916_reg[31]\(30 downto 0),
      \input_img_addr_3_reg_922_reg[31]\(30 downto 0) => \input_img_addr_3_reg_922_reg[31]\(30 downto 0),
      \input_img_addr_4_rea_reg_967_reg[7]\(7 downto 0) => \input_img_addr_4_rea_reg_967_reg[7]\(7 downto 0),
      \input_img_addr_4_reg_928_reg[31]\(30 downto 0) => \input_img_addr_4_reg_928_reg[31]\(30 downto 0),
      \input_img_addr_5_reg_934_reg[31]\(30 downto 0) => \input_img_addr_5_reg_934_reg[31]\(30 downto 0),
      \input_img_addr_6_reg_940_reg[31]\(31 downto 0) => \input_img_addr_6_reg_940_reg[31]\(31 downto 0),
      \input_img_addr_7_reg_946_reg[31]\(31 downto 0) => \input_img_addr_7_reg_946_reg[31]\(31 downto 0),
      input_img_addr_reg_910(31 downto 0) => input_img_addr_reg_910(31 downto 0),
      or_cond5_reg_871 => or_cond5_reg_871,
      output_img_AWREADY => output_img_AWREADY,
      output_img_AWVALID => output_img_AWVALID,
      output_img_WREADY => output_img_WREADY,
      p_90_in => \^p_90_in\,
      p_92_in => p_92_in,
      p_97_in => p_97_in,
      push => push,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0(1) => state(1),
      s_ready_t_reg_0(0) => \^rdata_valid\,
      \waddr_reg[7]\ => \^waddr_reg[7]\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_reg_slice
     port map (
      D(5 downto 2) => D(6 downto 3),
      D(1 downto 0) => D(1 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      \abscond_reg_1008_reg[0]\(0) => \abscond_reg_1008_reg[0]\(0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[0]\(0),
      ap_block_pp0_stage0_flag00001001 => \^ap_block_pp0_stage0_flag00001001\,
      ap_block_pp0_stage1_flag00011011 => ap_block_pp0_stage1_flag00011011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1_reg\,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_2 => \^waddr_reg[7]\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter31 => ap_enable_reg_pp0_iter31,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => rs_rreq_n_30,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \^ap_reg_ioackin_output_img_awready_reg\,
      \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^q_tmp_reg[0]\(0),
      ap_start => ap_start,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \data_p1_reg[0]_0\(0) => rs2f_rreq_valid,
      \data_p1_reg[7]_0\ => rs_rreq_n_13,
      \data_p1_reg[7]_1\(0) => load_p1,
      \data_p2_reg[31]_0\ => \^data_p2_reg[31]\,
      exitcond_flatten_fu_218_p2 => exitcond_flatten_fu_218_p2,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg[0]\,
      \exitcond_flatten_reg_843_reg[0]_0\ => \exitcond_flatten_reg_843_reg[0]_0\,
      \exitcond_reg_852_reg[0]\ => \exitcond_reg_852_reg[0]\,
      \exitcond_reg_852_reg[0]_0\ => \exitcond_reg_852_reg[0]_0\,
      \i_reg_156_reg[0]\ => \i_reg_156_reg[0]\,
      \i_reg_156_reg[0]_0\(0) => \i_reg_156_reg[0]_0\(0),
      \i_reg_156_reg[10]\(0) => \i_reg_156_reg[10]\(0),
      indvar_flatten_next_reg_8470 => indvar_flatten_next_reg_8470,
      \indvar_flatten_next_reg_847_reg[10]\ => \indvar_flatten_next_reg_847_reg[10]\,
      \indvar_flatten_next_reg_847_reg[16]\ => \indvar_flatten_next_reg_847_reg[16]\,
      \indvar_flatten_next_reg_847_reg[20]\ => \indvar_flatten_next_reg_847_reg[20]\,
      \indvar_flatten_next_reg_847_reg[2]\ => \indvar_flatten_next_reg_847_reg[2]\,
      \indvar_flatten_next_reg_847_reg[4]\ => \indvar_flatten_next_reg_847_reg[4]\,
      indvar_flatten_phi_fu_149_p41 => indvar_flatten_phi_fu_149_p41,
      input_img_ARREADY => input_img_ARREADY,
      input_img_ARVALID => input_img_ARVALID,
      \input_img_addr_2_rea_reg_957_reg[0]\ => \input_img_addr_2_rea_reg_957_reg[0]\,
      \input_img_addr_3_rea_reg_962_reg[0]\(0) => \input_img_addr_3_rea_reg_962_reg[0]\(0),
      \input_img_addr_4_rea_reg_967_reg[0]\(0) => \input_img_addr_4_rea_reg_967_reg[0]\(0),
      \input_img_addr_5_rea_reg_972_reg[0]\(0) => \input_img_addr_5_rea_reg_972_reg[0]\(0),
      \input_img_addr_7_reg_946_reg[31]\(31) => rs_rdata_n_7,
      \input_img_addr_7_reg_946_reg[31]\(30) => rs_rdata_n_8,
      \input_img_addr_7_reg_946_reg[31]\(29) => rs_rdata_n_9,
      \input_img_addr_7_reg_946_reg[31]\(28) => rs_rdata_n_10,
      \input_img_addr_7_reg_946_reg[31]\(27) => rs_rdata_n_11,
      \input_img_addr_7_reg_946_reg[31]\(26) => rs_rdata_n_12,
      \input_img_addr_7_reg_946_reg[31]\(25) => rs_rdata_n_13,
      \input_img_addr_7_reg_946_reg[31]\(24) => rs_rdata_n_14,
      \input_img_addr_7_reg_946_reg[31]\(23) => rs_rdata_n_15,
      \input_img_addr_7_reg_946_reg[31]\(22) => rs_rdata_n_16,
      \input_img_addr_7_reg_946_reg[31]\(21) => rs_rdata_n_17,
      \input_img_addr_7_reg_946_reg[31]\(20) => rs_rdata_n_18,
      \input_img_addr_7_reg_946_reg[31]\(19) => rs_rdata_n_19,
      \input_img_addr_7_reg_946_reg[31]\(18) => rs_rdata_n_20,
      \input_img_addr_7_reg_946_reg[31]\(17) => rs_rdata_n_21,
      \input_img_addr_7_reg_946_reg[31]\(16) => rs_rdata_n_22,
      \input_img_addr_7_reg_946_reg[31]\(15) => rs_rdata_n_23,
      \input_img_addr_7_reg_946_reg[31]\(14) => rs_rdata_n_24,
      \input_img_addr_7_reg_946_reg[31]\(13) => rs_rdata_n_25,
      \input_img_addr_7_reg_946_reg[31]\(12) => rs_rdata_n_26,
      \input_img_addr_7_reg_946_reg[31]\(11) => rs_rdata_n_27,
      \input_img_addr_7_reg_946_reg[31]\(10) => rs_rdata_n_28,
      \input_img_addr_7_reg_946_reg[31]\(9) => rs_rdata_n_29,
      \input_img_addr_7_reg_946_reg[31]\(8) => rs_rdata_n_30,
      \input_img_addr_7_reg_946_reg[31]\(7) => rs_rdata_n_31,
      \input_img_addr_7_reg_946_reg[31]\(6) => rs_rdata_n_32,
      \input_img_addr_7_reg_946_reg[31]\(5) => rs_rdata_n_33,
      \input_img_addr_7_reg_946_reg[31]\(4) => rs_rdata_n_34,
      \input_img_addr_7_reg_946_reg[31]\(3) => rs_rdata_n_35,
      \input_img_addr_7_reg_946_reg[31]\(2) => rs_rdata_n_36,
      \input_img_addr_7_reg_946_reg[31]\(1) => rs_rdata_n_37,
      \input_img_addr_7_reg_946_reg[31]\(0) => rs_rdata_n_38,
      \j_1_reg_905_reg[3]\ => \j_1_reg_905_reg[3]\,
      \j_1_reg_905_reg[4]\ => \j_1_reg_905_reg[4]\,
      \j_reg_168_reg[10]\ => \j_reg_168_reg[10]\,
      or_cond5_reg_871 => or_cond5_reg_871,
      output_img_AWREADY => output_img_AWREADY,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      \output_img_addr_reg_952_reg[0]\(0) => \output_img_addr_reg_952_reg[0]\(0),
      p_90_in => \^p_90_in\,
      p_92_in => p_92_in,
      p_97_in => p_97_in,
      push => push_0,
      \q_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \reg_180_reg[0]\(0) => \reg_180_reg[0]\(0),
      \reg_184_reg[0]\ => \^reg_184_reg[0]\,
      \reg_184_reg[0]_0\(0) => \reg_184_reg[0]_0\(0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => rs_rreq_n_17,
      \state_reg[1]_0\(0) => rs_rreq_n_42,
      \state_reg[1]_1\(1) => state(1),
      \state_reg[1]_1\(0) => \^rdata_valid\,
      tmp1_reg_838 => tmp1_reg_838,
      \tmp1_reg_838_reg[0]\ => \tmp1_reg_838_reg[0]\,
      \tmp1_reg_838_reg[0]_0\ => \tmp1_reg_838_reg[0]_0\,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[10]\(0) => \tmp_2_mid2_v_v_reg_866_reg[10]\(0),
      \tmp_2_mid2_v_v_reg_866_reg[5]\ => \tmp_2_mid2_v_v_reg_866_reg[5]\,
      \tmp_s_reg_861_reg[0]\(0) => \tmp_s_reg_861_reg[0]\(0),
      \x_dir_2_0_2_reg_977_reg[0]\(0) => \x_dir_2_0_2_reg_977_reg[0]\(0)
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_0_[0]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_wide_gen.fifo_burst_n_6\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_16,
      Q => sect_cnt_reg(0),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_22,
      Q => sect_cnt_reg(10),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_21,
      Q => sect_cnt_reg(11),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_28,
      Q => sect_cnt_reg(12),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_27,
      Q => sect_cnt_reg(13),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_26,
      Q => sect_cnt_reg(14),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_25,
      Q => sect_cnt_reg(15),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_32,
      Q => sect_cnt_reg(16),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_31,
      Q => sect_cnt_reg(17),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_30,
      Q => sect_cnt_reg(18),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_29,
      Q => sect_cnt_reg(19),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_15,
      Q => sect_cnt_reg(1),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_14,
      Q => sect_cnt_reg(2),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_13,
      Q => sect_cnt_reg(3),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_20,
      Q => sect_cnt_reg(4),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_19,
      Q => sect_cnt_reg(5),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_18,
      Q => sect_cnt_reg(6),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_17,
      Q => sect_cnt_reg(7),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_24,
      Q => sect_cnt_reg(8),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_23,
      Q => sect_cnt_reg(9),
      R => \^q_tmp_reg[0]\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_end_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_8\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[0]\,
      Q => \start_addr_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(0),
      Q => p_0_in_0(0),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(1),
      Q => p_0_in_0(1),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(2),
      Q => p_0_in_0(2),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(3),
      Q => p_0_in_0(3),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(4),
      Q => p_0_in_0(4),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(5),
      Q => p_0_in_0(5),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(6),
      Q => p_0_in_0(6),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(7),
      Q => p_0_in_0(7),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(8),
      Q => p_0_in_0(8),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(9),
      Q => p_0_in_0(9),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(10),
      Q => p_0_in_0(10),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(11),
      Q => p_0_in_0(11),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(12),
      Q => p_0_in_0(12),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(13),
      Q => p_0_in_0(13),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(14),
      Q => p_0_in_0(14),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(15),
      Q => p_0_in_0(15),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(16),
      Q => p_0_in_0(16),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(17),
      Q => p_0_in_0(17),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(18),
      Q => p_0_in_0(18),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => data(19),
      Q => p_0_in_0(19),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => data(0),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => data(1),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => data(2),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => data(3),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => data(4),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => data(5),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => data(6),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => data(7),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => data(8),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => data(9),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => data(10),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => data(11),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => data(12),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => data(13),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => data(14),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => data(15),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => data(16),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => data(17),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => data(18),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_34,
      Q => data(19),
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_read is
  port (
    m_axi_output_img_RREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_read is
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_2 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal rs_rdata_n_2 : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(0) => buff_rdata_n_11,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(2) => buff_rdata_n_2,
      S(1) => buff_rdata_n_3,
      S(0) => buff_rdata_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_16,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[4]_0\(3) => buff_rdata_n_12,
      \usedw_reg[4]_0\(2) => buff_rdata_n_13,
      \usedw_reg[4]_0\(1) => buff_rdata_n_14,
      \usedw_reg[4]_0\(0) => buff_rdata_n_15
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_1,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_2,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_11,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_12,
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_2,
      S(1) => buff_rdata_n_3,
      S(0) => buff_rdata_n_4
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_1,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => rs_rdata_n_2,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      rdata_ack_t => rdata_ack_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_write is
  port (
    mem_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : out STD_LOGIC;
    m_axi_output_img_AWVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_output_img_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \tmp_6_reg_1024_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_input_img_ARREADY_reg_0 : out STD_LOGIC;
    input_img_ARADDR4 : out STD_LOGIC;
    tmp_18_reg_9970 : out STD_LOGIC;
    \input_img_addr_1_reg_881_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond5_reg_871_reg[0]_0\ : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    \throttl_cnt_reg[4]\ : in STD_LOGIC;
    \req_en__6\ : in STD_LOGIC;
    \throttl_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : in STD_LOGIC;
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    output_img_AWVALID : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\ : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    \i_reg_156_reg[7]\ : in STD_LOGIC;
    i_s_fu_249_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_852_reg[0]\ : in STD_LOGIC;
    tmp1_reg_838 : in STD_LOGIC;
    \j_reg_168_reg[4]\ : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_flag00001001 : in STD_LOGIC;
    p_90_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_168_reg[1]\ : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    p_86_in : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_10_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_n_1\ : STD_LOGIC;
  signal \end_addr_carry__6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_0\ : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_pad : STD_LOGIC;
  signal first_pad20_in : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal \^m_axi_output_img_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_output_img_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_bready\ : STD_LOGIC;
  signal \^m_axi_output_img_wlast\ : STD_LOGIC;
  signal \^m_axi_output_img_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_wvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_74_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \ready_for_data__1\ : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^throttl_cnt10_out__4\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair186";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair172";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_1\ : label is "soft_lutpair174";
begin
  m_axi_output_img_AWADDR(29 downto 0) <= \^m_axi_output_img_awaddr\(29 downto 0);
  \m_axi_output_img_AWLEN[3]\(3 downto 0) <= \^m_axi_output_img_awlen[3]\(3 downto 0);
  m_axi_output_img_BREADY <= \^m_axi_output_img_bready\;
  m_axi_output_img_WLAST <= \^m_axi_output_img_wlast\;
  m_axi_output_img_WSTRB(3 downto 0) <= \^m_axi_output_img_wstrb\(3 downto 0);
  m_axi_output_img_WVALID <= \^m_axi_output_img_wvalid\;
  \throttl_cnt10_out__4\ <= \^throttl_cnt10_out__4\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \align_len_reg_n_0_[31]\,
      R => '0'
    );
\beat_len_buf[1]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_2__0_n_0\
    );
\beat_len_buf[1]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_3__0_n_0\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[1]_i_4_n_0\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[0]\,
      O => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf[5]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_2__0_n_0\
    );
\beat_len_buf[5]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_3__0_n_0\
    );
\beat_len_buf[5]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_4__0_n_0\
    );
\beat_len_buf[5]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_5__0_n_0\
    );
\beat_len_buf[9]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_2__0_n_0\
    );
\beat_len_buf[9]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_3__0_n_0\
    );
\beat_len_buf[9]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_4__0_n_0\
    );
\beat_len_buf[9]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_5__0_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_0_[31]\,
      DI(0) => \align_len_reg_n_0_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2__0_n_0\,
      S(2) => \beat_len_buf[1]_i_3__0_n_0\,
      S(1) => \beat_len_buf[1]_i_4_n_0\,
      S(0) => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_0\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2__0_n_0\,
      S(2) => \beat_len_buf[5]_i_3__0_n_0\,
      S(1) => \beat_len_buf[5]_i_4__0_n_0\,
      S(0) => \beat_len_buf[5]_i_5__0_n_0\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2__0_n_0\,
      S(2) => \beat_len_buf[9]_i_3__0_n_0\,
      S(1) => \beat_len_buf[9]_i_4__0_n_0\,
      S(0) => \beat_len_buf[9]_i_5__0_n_0\
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_buffer
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => buff_wdata_n_12,
      S(2) => buff_wdata_n_13,
      S(1) => buff_wdata_n_14,
      S(0) => buff_wdata_n_15,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[6]\(1 downto 0) => \ap_CS_fsm_reg[6]\(1 downto 0),
      \ap_CS_fsm_reg[6]_0\(1 downto 0) => \ap_CS_fsm_reg[6]_0\(5 downto 4),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_ioackin_input_img_ARREADY_reg => buff_wdata_n_11,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ap_reg_ioackin_output_img_WREADY_reg,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_output_img_wvalid\,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8) => tmp_strb,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7) => buff_wdata_n_21,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6) => buff_wdata_n_22,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5) => buff_wdata_n_23,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4) => buff_wdata_n_24,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3) => buff_wdata_n_25,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2) => buff_wdata_n_26,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1) => buff_wdata_n_27,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0) => buff_wdata_n_28,
      data_valid => data_valid,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      mem_reg_0 => mem_reg,
      p_2_in => p_2_in,
      p_86_in => p_86_in,
      push => push,
      \usedw_reg[7]_0\(2 downto 1) => usedw_reg(5 downto 4),
      \usedw_reg[7]_0\(0) => usedw_reg(0),
      \usedw_reg[7]_1\(2) => buff_wdata_n_16,
      \usedw_reg[7]_1\(1) => buff_wdata_n_17,
      \usedw_reg[7]_1\(0) => buff_wdata_n_18
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \^m_axi_output_img_wlast\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \^m_axi_output_img_wvalid\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.data_gen[1].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_28,
      Q => m_axi_output_img_WDATA(0),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_27,
      Q => m_axi_output_img_WDATA(1),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_26,
      Q => m_axi_output_img_WDATA(2),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(3),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(4),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(5),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(6),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(7),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \^m_axi_output_img_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.data_gen[2].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_26,
      Q => m_axi_output_img_WDATA(10),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(11),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(12),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(13),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(14),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(15),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_28,
      Q => m_axi_output_img_WDATA(8),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_27,
      Q => m_axi_output_img_WDATA(9),
      R => p_49_out
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \^m_axi_output_img_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.data_gen[3].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_28,
      Q => m_axi_output_img_WDATA(16),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_27,
      Q => m_axi_output_img_WDATA(17),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_26,
      Q => m_axi_output_img_WDATA(18),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(19),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(20),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(21),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(22),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(23),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \^m_axi_output_img_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \^m_axi_output_img_wvalid\,
      O => \ready_for_data__1\
    );
\bus_wide_gen.data_gen[4].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_28,
      Q => m_axi_output_img_WDATA(24),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_27,
      Q => m_axi_output_img_WDATA(25),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_26,
      Q => m_axi_output_img_WDATA(26),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(27),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(28),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(29),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(30),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(31),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \^m_axi_output_img_wstrb\(3),
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => last_sect,
      D(1) => p_0_in42_in,
      D(0) => \bus_wide_gen.fifo_burst_n_9\,
      E(0) => p_51_out,
      O(0) => data1(1),
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => p_33_out,
      \align_len_reg[31]\ => \bus_wide_gen.fifo_burst_n_34\,
      \align_len_reg[31]_0\ => \align_len_reg_n_0_[31]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_29\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_24\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_output_img_wvalid\,
      \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) => p_57_out,
      \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) => p_58_out,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_25\,
      \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) => p_49_out,
      \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_26\,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) => p_41_out,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) => p_43_out,
      \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.data_gen[4].data_buf_reg[24]\(0) => p_35_out,
      \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.first_pad_reg\(0) => first_pad20_in,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_31\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(2) => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(1) => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\(0) => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_23\,
      \could_multi_bursts.awaddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_20\,
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_18\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_19\,
      \could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0) => awlen_tmp(3 downto 0),
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_30\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_32\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_39\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      data_valid => data_valid,
      \dout_buf_reg[8]\(0) => tmp_strb,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_0_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_0_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_0_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_0_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_0_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_0_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_0_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_0_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_0_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_0_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_0_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_0_[0]\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_0,
      first_pad => first_pad,
      \in\(0) => invalid_len_event_reg2,
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_WLAST => \^m_axi_output_img_wlast\,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => \^m_axi_output_img_wstrb\(3 downto 0),
      next_loop => next_loop,
      p_0_in50_in => p_0_in50_in,
      p_74_in => p_74_in,
      p_78_in => p_78_in,
      pop0 => pop0,
      \ready_for_data__1\ => \ready_for_data__1\,
      \sect_addr_buf_reg[1]\(0) => \bus_wide_gen.fifo_burst_n_33\,
      \sect_addr_buf_reg[1]_0\(1) => \sect_addr_buf_reg_n_0_[1]\,
      \sect_addr_buf_reg[1]_0\(0) => \sect_addr_buf_reg_n_0_[0]\,
      \sect_cnt_reg[18]\(0) => first_sect,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_51\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_0_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_50\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_49\,
      \sect_len_buf_reg[0]_0\ => \sect_len_buf_reg_n_0_[0]\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_48\,
      \sect_len_buf_reg[1]_0\ => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_47\,
      \sect_len_buf_reg[2]_0\ => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_46\,
      \sect_len_buf_reg[3]_0\ => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_45\,
      \sect_len_buf_reg[4]_0\ => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_44\,
      \sect_len_buf_reg[5]_0\ => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_43\,
      \sect_len_buf_reg[6]_0\ => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_42\,
      \sect_len_buf_reg[7]_0\ => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_41\,
      \sect_len_buf_reg[8]_0\ => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_40\,
      \sect_len_buf_reg[9]_0\ => \sect_len_buf_reg_n_0_[9]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_0_[2]\,
      \start_addr_reg[31]\(0) => align_len0,
      \throttl_cnt_reg[3]\ => \throttl_cnt_reg[3]\,
      \throttl_cnt_reg[7]\ => \throttl_cnt_reg[7]\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_22\,
      wreq_handling_reg_0 => wreq_handling_reg_n_0
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => first_pad,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__1\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__1\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__1\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \p_0_in__1\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__1\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \p_0_in__1\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_78_in,
      D => \p_0_in__1\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => p_0_in50_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad20_in,
      D => p_0_in42_in,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(10),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[10]\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(11),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[11]\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(12),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[12]\,
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(10),
      O => \could_multi_bursts.awaddr_buf[12]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(9),
      O => \could_multi_bursts.awaddr_buf[12]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(8),
      O => \could_multi_bursts.awaddr_buf[12]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(7),
      O => \could_multi_bursts.awaddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(13),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[13]\,
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(14),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[14]\,
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(15),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[15]\,
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(16),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[16]\,
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(14),
      O => \could_multi_bursts.awaddr_buf[16]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(13),
      O => \could_multi_bursts.awaddr_buf[16]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(12),
      O => \could_multi_bursts.awaddr_buf[16]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(11),
      O => \could_multi_bursts.awaddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(17),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[17]\,
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(18),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[18]\,
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(19),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[19]\,
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(20),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[20]\,
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(18),
      O => \could_multi_bursts.awaddr_buf[20]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(17),
      O => \could_multi_bursts.awaddr_buf[20]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(16),
      O => \could_multi_bursts.awaddr_buf[20]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(15),
      O => \could_multi_bursts.awaddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(21),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[21]\,
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(22),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[22]\,
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(23),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[23]\,
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(24),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[24]\,
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(22),
      O => \could_multi_bursts.awaddr_buf[24]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(21),
      O => \could_multi_bursts.awaddr_buf[24]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(20),
      O => \could_multi_bursts.awaddr_buf[24]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(19),
      O => \could_multi_bursts.awaddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(25),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[25]\,
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(26),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[26]\,
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(27),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[27]\,
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(28),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[28]\,
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(26),
      O => \could_multi_bursts.awaddr_buf[28]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(25),
      O => \could_multi_bursts.awaddr_buf[28]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(24),
      O => \could_multi_bursts.awaddr_buf[28]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(23),
      O => \could_multi_bursts.awaddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(29),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[29]\,
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[2]\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(30),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[30]\,
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(27),
      O => \could_multi_bursts.awaddr_buf[31]_i_10_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(31),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[31]\,
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(29),
      O => \could_multi_bursts.awaddr_buf[31]_i_8_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(28),
      O => \could_multi_bursts.awaddr_buf[31]_i_9_n_0\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[3]\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(4),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[4]\,
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(2),
      I1 => \^m_axi_output_img_awlen[3]\(2),
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(1),
      I1 => \^m_axi_output_img_awlen[3]\(1),
      I2 => \^m_axi_output_img_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(0),
      I1 => \^m_axi_output_img_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(5),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[5]\,
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(6),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[6]\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(7),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[7]\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(8),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[8]\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(6),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(5),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(4),
      I1 => \^m_axi_output_img_awlen[3]\(2),
      I2 => \^m_axi_output_img_awlen[3]\(0),
      I3 => \^m_axi_output_img_awlen[3]\(1),
      I4 => \^m_axi_output_img_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(3),
      I1 => \^m_axi_output_img_awlen[3]\(3),
      I2 => \^m_axi_output_img_awlen[3]\(2),
      I3 => \^m_axi_output_img_awlen[3]\(0),
      I4 => \^m_axi_output_img_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCC8"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_20\,
      I1 => data1(9),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(1),
      I5 => \sect_addr_buf_reg_n_0_[9]\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(10),
      Q => \^m_axi_output_img_awaddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(11),
      Q => \^m_axi_output_img_awaddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(12),
      Q => \^m_axi_output_img_awaddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_output_img_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.awaddr_buf[12]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[12]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[12]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(13),
      Q => \^m_axi_output_img_awaddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(14),
      Q => \^m_axi_output_img_awaddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(15),
      Q => \^m_axi_output_img_awaddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(16),
      Q => \^m_axi_output_img_awaddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.awaddr_buf[16]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[16]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[16]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(17),
      Q => \^m_axi_output_img_awaddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(18),
      Q => \^m_axi_output_img_awaddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(19),
      Q => \^m_axi_output_img_awaddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(20),
      Q => \^m_axi_output_img_awaddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.awaddr_buf[20]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[20]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[20]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(21),
      Q => \^m_axi_output_img_awaddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(22),
      Q => \^m_axi_output_img_awaddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(23),
      Q => \^m_axi_output_img_awaddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(24),
      Q => \^m_axi_output_img_awaddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.awaddr_buf[24]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[24]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[24]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(25),
      Q => \^m_axi_output_img_awaddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(26),
      Q => \^m_axi_output_img_awaddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(27),
      Q => \^m_axi_output_img_awaddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(28),
      Q => \^m_axi_output_img_awaddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.awaddr_buf[28]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[28]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[28]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(29),
      Q => \^m_axi_output_img_awaddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(2),
      Q => \^m_axi_output_img_awaddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(30),
      Q => \^m_axi_output_img_awaddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(31),
      Q => \^m_axi_output_img_awaddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.awaddr_buf[31]_i_8_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[31]_i_9_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[31]_i_10_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(3),
      Q => \^m_axi_output_img_awaddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(4),
      Q => \^m_axi_output_img_awaddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_output_img_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(5),
      Q => \^m_axi_output_img_awaddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(6),
      Q => \^m_axi_output_img_awaddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(7),
      Q => \^m_axi_output_img_awaddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(8),
      Q => \^m_axi_output_img_awaddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_output_img_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(9),
      Q => \^m_axi_output_img_awaddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(0),
      Q => \^m_axi_output_img_awlen[3]\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(1),
      Q => \^m_axi_output_img_awlen[3]\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(2),
      Q => \^m_axi_output_img_awlen[3]\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(3),
      Q => \^m_axi_output_img_awlen[3]\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_32\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_0,
      CO(2) => end_addr_carry_n_1,
      CO(1) => end_addr_carry_n_2,
      CO(0) => end_addr_carry_n_3,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[3]\,
      DI(2) => \start_addr_reg_n_0_[2]\,
      DI(1) => \start_addr_reg_n_0_[1]\,
      DI(0) => \start_addr_reg_n_0_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_carry_i_1__0_n_0\,
      S(2) => \end_addr_carry_i_2__0_n_0\,
      S(1) => \end_addr_carry_i_3__0_n_0\,
      S(0) => \end_addr_carry_i_4__0_n_0\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_0,
      CO(3) => \end_addr_carry__0_n_0\,
      CO(2) => \end_addr_carry__0_n_1\,
      CO(1) => \end_addr_carry__0_n_2\,
      CO(0) => \end_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[7]\,
      DI(2) => \start_addr_reg_n_0_[6]\,
      DI(1) => \start_addr_reg_n_0_[5]\,
      DI(0) => \start_addr_reg_n_0_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1__0_n_0\,
      S(2) => \end_addr_carry__0_i_2__0_n_0\,
      S(1) => \end_addr_carry__0_i_3__0_n_0\,
      S(0) => \end_addr_carry__0_i_4__0_n_0\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1__0_n_0\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2__0_n_0\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3__0_n_0\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_4__0_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_0\,
      CO(3) => \end_addr_carry__1_n_0\,
      CO(2) => \end_addr_carry__1_n_1\,
      CO(1) => \end_addr_carry__1_n_2\,
      CO(0) => \end_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[11]\,
      DI(2) => \start_addr_reg_n_0_[10]\,
      DI(1) => \start_addr_reg_n_0_[9]\,
      DI(0) => \start_addr_reg_n_0_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1__0_n_0\,
      S(2) => \end_addr_carry__1_i_2__0_n_0\,
      S(1) => \end_addr_carry__1_i_3__0_n_0\,
      S(0) => \end_addr_carry__1_i_4__0_n_0\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1__0_n_0\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2__0_n_0\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3__0_n_0\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4__0_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_0\,
      CO(3) => \end_addr_carry__2_n_0\,
      CO(2) => \end_addr_carry__2_n_1\,
      CO(1) => \end_addr_carry__2_n_2\,
      CO(0) => \end_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(3 downto 0),
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1__0_n_0\,
      S(2) => \end_addr_carry__2_i_2__0_n_0\,
      S(1) => \end_addr_carry__2_i_3__0_n_0\,
      S(0) => \end_addr_carry__2_i_4__0_n_0\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(3),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1__0_n_0\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(2),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2__0_n_0\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(1),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3__0_n_0\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(0),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4__0_n_0\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_0\,
      CO(3) => \end_addr_carry__3_n_0\,
      CO(2) => \end_addr_carry__3_n_1\,
      CO(1) => \end_addr_carry__3_n_2\,
      CO(0) => \end_addr_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(7 downto 4),
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1__0_n_0\,
      S(2) => \end_addr_carry__3_i_2__0_n_0\,
      S(1) => \end_addr_carry__3_i_3__0_n_0\,
      S(0) => \end_addr_carry__3_i_4__0_n_0\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(7),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_1__0_n_0\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(6),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_2__0_n_0\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(5),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_3__0_n_0\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(4),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_4__0_n_0\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_0\,
      CO(3) => \end_addr_carry__4_n_0\,
      CO(2) => \end_addr_carry__4_n_1\,
      CO(1) => \end_addr_carry__4_n_2\,
      CO(0) => \end_addr_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(11 downto 8),
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1__0_n_0\,
      S(2) => \end_addr_carry__4_i_2__0_n_0\,
      S(1) => \end_addr_carry__4_i_3__0_n_0\,
      S(0) => \end_addr_carry__4_i_4__0_n_0\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(11),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_1__0_n_0\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(10),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_2__0_n_0\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(9),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_3__0_n_0\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(8),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_4__0_n_0\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_0\,
      CO(3) => \end_addr_carry__5_n_0\,
      CO(2) => \end_addr_carry__5_n_1\,
      CO(1) => \end_addr_carry__5_n_2\,
      CO(0) => \end_addr_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data(15 downto 12),
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1__0_n_0\,
      S(2) => \end_addr_carry__5_i_2__0_n_0\,
      S(1) => \end_addr_carry__5_i_3__0_n_0\,
      S(0) => \end_addr_carry__5_i_4__0_n_0\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(15),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_1__0_n_0\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(14),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_2__0_n_0\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(13),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_3__0_n_0\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(12),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_4__0_n_0\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_0\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_1\,
      CO(1) => \end_addr_carry__6_n_2\,
      CO(0) => \end_addr_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data(18 downto 16),
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1__0_n_0\,
      S(2) => \end_addr_carry__6_i_2__0_n_0\,
      S(1) => \end_addr_carry__6_i_3__0_n_0\,
      S(0) => \end_addr_carry__6_i_4__0_n_0\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(19),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_1__0_n_0\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(18),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_2__0_n_0\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(17),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_3__0_n_0\
    );
\end_addr_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data(16),
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_4__0_n_0\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_1__0_n_0\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_2__0_n_0\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_3__0_n_0\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[0]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_4__0_n_0\
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.last_sect_buf_reg\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^m_axi_output_img_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      next_loop => next_loop,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      push => push_0,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_18\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_19\
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized2\
     port map (
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[6]_0\(2 downto 0),
      ap_block_pp0_stage0_flag00001001 => ap_block_pp0_stage0_flag00001001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      empty_n_reg_0 => empty_n_reg,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg[0]\,
      \exitcond_reg_852_reg[0]\ => \exitcond_reg_852_reg[0]\,
      \exitcond_reg_852_reg[0]_0\ => \exitcond_reg_852_reg[0]_0\,
      \i_reg_156_reg[7]\ => \i_reg_156_reg[7]\,
      i_s_fu_249_p2(0) => i_s_fu_249_p2(0),
      input_img_ARADDR4 => input_img_ARADDR4,
      \input_img_addr_1_reg_881_reg[0]\(0) => \input_img_addr_1_reg_881_reg[0]\(0),
      \j_reg_168_reg[1]\ => \j_reg_168_reg[1]\,
      \j_reg_168_reg[4]\ => \j_reg_168_reg[4]\,
      m_axi_output_img_BREADY => \^m_axi_output_img_bready\,
      or_cond5_reg_871 => or_cond5_reg_871,
      \or_cond5_reg_871_reg[0]\ => \or_cond5_reg_871_reg[0]\,
      \or_cond5_reg_871_reg[0]_0\ => \or_cond5_reg_871_reg[0]_0\,
      p_0_in(0) => p_0_in(0),
      p_5_in => p_5_in,
      p_90_in => p_90_in,
      push => push_0,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      tmp1_reg_838 => tmp1_reg_838,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[0]\(0) => \tmp_2_mid2_v_v_reg_866_reg[0]\(0)
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      O(3) => fifo_wreq_n_12,
      O(2) => fifo_wreq_n_13,
      O(1) => fifo_wreq_n_14,
      O(0) => fifo_wreq_n_15,
      Q(19 downto 0) => data(19 downto 0),
      S(3) => fifo_wreq_n_4,
      S(2) => fifo_wreq_n_5,
      S(1) => fifo_wreq_n_6,
      S(0) => fifo_wreq_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[31]\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg(2) => fifo_wreq_n_8,
      fifo_wreq_valid_buf_reg(1) => fifo_wreq_n_9,
      fifo_wreq_valid_buf_reg(0) => fifo_wreq_n_10,
      fifo_wreq_valid_buf_reg_0 => fifo_wreq_valid_buf_reg_n_0,
      invalid_len_event_reg => fifo_wreq_n_3,
      next_wreq => next_wreq,
      p_74_in => p_74_in,
      pop0 => pop0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_wreq_n_20,
      \sect_cnt_reg[11]\(2) => fifo_wreq_n_21,
      \sect_cnt_reg[11]\(1) => fifo_wreq_n_22,
      \sect_cnt_reg[11]\(0) => fifo_wreq_n_23,
      \sect_cnt_reg[15]\(3) => fifo_wreq_n_24,
      \sect_cnt_reg[15]\(2) => fifo_wreq_n_25,
      \sect_cnt_reg[15]\(1) => fifo_wreq_n_26,
      \sect_cnt_reg[15]\(0) => fifo_wreq_n_27,
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_28,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_29,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_30,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_31,
      \sect_cnt_reg[7]\(3) => fifo_wreq_n_16,
      \sect_cnt_reg[7]\(2) => fifo_wreq_n_17,
      \sect_cnt_reg[7]\(1) => fifo_wreq_n_18,
      \sect_cnt_reg[7]\(0) => fifo_wreq_n_19,
      \sect_cnt_reg_0__s_port_]\ => fifo_wreq_n_11,
      \start_addr_reg[31]\(31) => fifo_wreq_n_32,
      \start_addr_reg[31]\(30) => fifo_wreq_n_33,
      \start_addr_reg[31]\(29) => fifo_wreq_n_34,
      \start_addr_reg[31]\(28) => fifo_wreq_n_35,
      \start_addr_reg[31]\(27) => fifo_wreq_n_36,
      \start_addr_reg[31]\(26) => fifo_wreq_n_37,
      \start_addr_reg[31]\(25) => fifo_wreq_n_38,
      \start_addr_reg[31]\(24) => fifo_wreq_n_39,
      \start_addr_reg[31]\(23) => fifo_wreq_n_40,
      \start_addr_reg[31]\(22) => fifo_wreq_n_41,
      \start_addr_reg[31]\(21) => fifo_wreq_n_42,
      \start_addr_reg[31]\(20) => fifo_wreq_n_43,
      \start_addr_reg[31]\(19) => fifo_wreq_n_44,
      \start_addr_reg[31]\(18) => fifo_wreq_n_45,
      \start_addr_reg[31]\(17) => fifo_wreq_n_46,
      \start_addr_reg[31]\(16) => fifo_wreq_n_47,
      \start_addr_reg[31]\(15) => fifo_wreq_n_48,
      \start_addr_reg[31]\(14) => fifo_wreq_n_49,
      \start_addr_reg[31]\(13) => fifo_wreq_n_50,
      \start_addr_reg[31]\(12) => fifo_wreq_n_51,
      \start_addr_reg[31]\(11) => fifo_wreq_n_52,
      \start_addr_reg[31]\(10) => fifo_wreq_n_53,
      \start_addr_reg[31]\(9) => fifo_wreq_n_54,
      \start_addr_reg[31]\(8) => fifo_wreq_n_55,
      \start_addr_reg[31]\(7) => fifo_wreq_n_56,
      \start_addr_reg[31]\(6) => fifo_wreq_n_57,
      \start_addr_reg[31]\(5) => fifo_wreq_n_58,
      \start_addr_reg[31]\(4) => fifo_wreq_n_59,
      \start_addr_reg[31]\(3) => fifo_wreq_n_60,
      \start_addr_reg[31]\(2) => fifo_wreq_n_61,
      \start_addr_reg[31]\(1) => fifo_wreq_n_62,
      \start_addr_reg[31]\(0) => fifo_wreq_n_63,
      \state_reg[0]\(0) => rs2f_wreq_valid,
      wreq_handling_reg => wreq_handling_reg_n_0
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_0\,
      S(2) => \first_sect_carry_i_2__0_n_0\,
      S(1) => \first_sect_carry_i_3__0_n_0\,
      S(0) => \first_sect_carry_i_4__0_n_0\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_0\,
      S(1) => \first_sect_carry__0_i_2__0_n_0\,
      S(0) => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \start_addr_buf_reg_n_0_[30]\,
      I2 => \start_addr_buf_reg_n_0_[31]\,
      I3 => sect_cnt_reg(19),
      O => \first_sect_carry__0_i_1__0_n_0\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \start_addr_buf_reg_n_0_[28]\,
      I2 => sect_cnt_reg(15),
      I3 => \start_addr_buf_reg_n_0_[27]\,
      I4 => sect_cnt_reg(17),
      I5 => \start_addr_buf_reg_n_0_[29]\,
      O => \first_sect_carry__0_i_2__0_n_0\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \start_addr_buf_reg_n_0_[25]\,
      I2 => sect_cnt_reg(12),
      I3 => \start_addr_buf_reg_n_0_[24]\,
      I4 => sect_cnt_reg(14),
      I5 => \start_addr_buf_reg_n_0_[26]\,
      O => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \start_addr_buf_reg_n_0_[22]\,
      I2 => sect_cnt_reg(9),
      I3 => \start_addr_buf_reg_n_0_[21]\,
      I4 => sect_cnt_reg(11),
      I5 => \start_addr_buf_reg_n_0_[23]\,
      O => \first_sect_carry_i_1__0_n_0\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \start_addr_buf_reg_n_0_[19]\,
      I2 => sect_cnt_reg(6),
      I3 => \start_addr_buf_reg_n_0_[18]\,
      I4 => sect_cnt_reg(8),
      I5 => \start_addr_buf_reg_n_0_[20]\,
      O => \first_sect_carry_i_2__0_n_0\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \start_addr_buf_reg_n_0_[16]\,
      I2 => sect_cnt_reg(3),
      I3 => \start_addr_buf_reg_n_0_[15]\,
      I4 => sect_cnt_reg(5),
      I5 => \start_addr_buf_reg_n_0_[17]\,
      O => \first_sect_carry_i_3__0_n_0\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \start_addr_buf_reg_n_0_[13]\,
      I2 => sect_cnt_reg(0),
      I3 => \start_addr_buf_reg_n_0_[12]\,
      I4 => sect_cnt_reg(2),
      I5 => \start_addr_buf_reg_n_0_[14]\,
      O => \first_sect_carry_i_4__0_n_0\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_3,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_4,
      S(2) => fifo_wreq_n_5,
      S(1) => fifo_wreq_n_6,
      S(0) => fifo_wreq_n_7
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_8,
      S(1) => fifo_wreq_n_9,
      S(0) => fifo_wreq_n_10
    );
m_axi_output_img_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \req_en__6\,
      O => m_axi_output_img_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ap_rst_n_inv
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_12,
      S(2) => buff_wdata_n_13,
      S(1) => buff_wdata_n_14,
      S(0) => buff_wdata_n_15
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_16,
      S(1) => buff_wdata_n_17,
      S(0) => buff_wdata_n_18
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_reg_slice
     port map (
      Q(0) => rs2f_wreq_valid,
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]_0\(0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[6]_0\(4 downto 3),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31 downto 0) => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg => buff_wdata_n_11,
      output_img_AWVALID => output_img_AWVALID,
      p_2_in => p_2_in,
      \q_reg[31]\(31 downto 0) => rs2f_wreq_data(31 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg,
      \tmp_6_reg_1024_reg[0]\(0) => \tmp_6_reg_1024_reg[0]\(0)
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[12]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[13]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[14]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[15]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[16]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[17]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[18]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[19]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(7),
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[20]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[21]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[22]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[23]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[24]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[25]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[26]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[27]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[28]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[29]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[30]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[31]\,
      I1 => first_sect,
      I2 => sect_cnt_reg(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_0_[0]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_wide_gen.fifo_burst_n_33\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_15,
      Q => sect_cnt_reg(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_21,
      Q => sect_cnt_reg(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_20,
      Q => sect_cnt_reg(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_27,
      Q => sect_cnt_reg(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_26,
      Q => sect_cnt_reg(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_25,
      Q => sect_cnt_reg(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_24,
      Q => sect_cnt_reg(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_31,
      Q => sect_cnt_reg(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_30,
      Q => sect_cnt_reg(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_29,
      Q => sect_cnt_reg(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_28,
      Q => sect_cnt_reg(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_14,
      Q => sect_cnt_reg(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_13,
      Q => sect_cnt_reg(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_12,
      Q => sect_cnt_reg(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_19,
      Q => sect_cnt_reg(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_18,
      Q => sect_cnt_reg(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_17,
      Q => sect_cnt_reg(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_16,
      Q => sect_cnt_reg(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_23,
      Q => sect_cnt_reg(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_11,
      D => fifo_wreq_n_22,
      Q => sect_cnt_reg(9),
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \sect_end_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_74_in,
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[0]\,
      Q => \start_addr_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(0),
      Q => \start_addr_buf_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(1),
      Q => \start_addr_buf_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(2),
      Q => \start_addr_buf_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(3),
      Q => \start_addr_buf_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(4),
      Q => \start_addr_buf_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(5),
      Q => \start_addr_buf_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(6),
      Q => \start_addr_buf_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(7),
      Q => \start_addr_buf_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(8),
      Q => \start_addr_buf_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(9),
      Q => \start_addr_buf_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(10),
      Q => \start_addr_buf_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(11),
      Q => \start_addr_buf_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(12),
      Q => \start_addr_buf_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(13),
      Q => \start_addr_buf_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(14),
      Q => \start_addr_buf_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(15),
      Q => \start_addr_buf_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(16),
      Q => \start_addr_buf_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(17),
      Q => \start_addr_buf_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(18),
      Q => \start_addr_buf_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => data(19),
      Q => \start_addr_buf_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_51,
      Q => data(0),
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_50,
      Q => data(1),
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_49,
      Q => data(2),
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_48,
      Q => data(3),
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_47,
      Q => data(4),
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_46,
      Q => data(5),
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_45,
      Q => data(6),
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_44,
      Q => data(7),
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_43,
      Q => data(8),
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_42,
      Q => data(9),
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_41,
      Q => data(10),
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_40,
      Q => data(11),
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_39,
      Q => data(12),
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_38,
      Q => data(13),
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_37,
      Q => data(14),
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_36,
      Q => data(15),
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_35,
      Q => data(16),
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_34,
      Q => data(17),
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_33,
      Q => data(18),
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_32,
      Q => data(19),
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_output_img_awlen[3]\(0),
      I1 => \^throttl_cnt10_out__4\,
      I2 => \throttl_cnt_reg[0]\(0),
      O => D(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \throttl_cnt_reg[4]\,
      I1 => \^m_axi_output_img_wvalid\,
      I2 => m_axi_output_img_WREADY,
      I3 => \^throttl_cnt10_out__4\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^m_axi_output_img_awlen[3]\(0),
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(2),
      I4 => \^m_axi_output_img_awlen[3]\(3),
      I5 => AWREADY_Dummy,
      O => \^throttl_cnt10_out__4\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => wreq_handling_reg_n_0,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi is
  port (
    push : out STD_LOGIC;
    \waddr_reg[7]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    ap_reg_pp0_iter1_output_img_addr_reg_9520 : out STD_LOGIC;
    \abscond_reg_1008_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_img_addr_reg_952_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_180_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_972_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I_RREADY453_out : out STD_LOGIC;
    \reg_184_reg[0]\ : out STD_LOGIC;
    \reg_184_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_967_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_962_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_flag00001001 : out STD_LOGIC;
    p_90_in : out STD_LOGIC;
    \data_p2_reg[31]\ : out STD_LOGIC;
    output_img_AWVALID : out STD_LOGIC;
    \i_reg_156_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_861_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_in : out STD_LOGIC;
    \x_dir_2_0_2_reg_977_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_next_reg_8470 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_input_img_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \exitcond_reg_852_reg[0]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \tmp1_reg_838_reg[0]\ : out STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_input_img_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \input_img_addr_4_rea_reg_967_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_18_reg_9970 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \input_img_addr_7_reg_946_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_6_reg_940_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : in STD_LOGIC;
    input_img_ARADDR4 : in STD_LOGIC;
    input_img_addr_reg_910 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_3_reg_922_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_4_reg_928_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \input_img_addr_5_reg_934_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \input_img_addr_1_reg_881_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \input_img_addr_2_reg_916_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    exitcond_flatten_fu_218_p2 : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[20]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[2]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[16]\ : in STD_LOGIC;
    \indvar_flatten_next_reg_847_reg[10]\ : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter31 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    \j_reg_168_reg[10]\ : in STD_LOGIC;
    \j_1_reg_905_reg[3]\ : in STD_LOGIC;
    \j_1_reg_905_reg[4]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[5]\ : in STD_LOGIC;
    \i_reg_156_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten_phi_fu_149_p41 : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp1_reg_838 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi_read
     port map (
      ARLEN(3 downto 0) => \m_axi_input_img_ARLEN[3]\(3 downto 0),
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      \abscond_reg_1008_reg[0]\(0) => \abscond_reg_1008_reg[0]\(0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[0]\(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_block_pp0_stage0_flag00001001 => ap_block_pp0_stage0_flag00001001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => p_2_in,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter31 => ap_enable_reg_pp0_iter31,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => ap_reg_ioackin_output_img_AWREADY_reg,
      ap_reg_ioackin_output_img_AWREADY_reg_0 => ap_reg_ioackin_output_img_AWREADY_reg_0,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\ => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \data_p2_reg[31]\ => \data_p2_reg[31]\,
      exitcond_flatten_fu_218_p2 => exitcond_flatten_fu_218_p2,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg[0]\,
      \exitcond_flatten_reg_843_reg[0]_0\ => \exitcond_flatten_reg_843_reg[0]_0\,
      \exitcond_reg_852_reg[0]\ => \exitcond_reg_852_reg[0]\,
      \exitcond_reg_852_reg[0]_0\ => \exitcond_reg_852_reg[0]_0\,
      \i_reg_156_reg[0]\ => p_5_in,
      \i_reg_156_reg[0]_0\(0) => \i_reg_156_reg[0]\(0),
      \i_reg_156_reg[10]\(0) => \i_reg_156_reg[10]\(0),
      indvar_flatten_next_reg_8470 => indvar_flatten_next_reg_8470,
      \indvar_flatten_next_reg_847_reg[10]\ => \indvar_flatten_next_reg_847_reg[10]\,
      \indvar_flatten_next_reg_847_reg[16]\ => \indvar_flatten_next_reg_847_reg[16]\,
      \indvar_flatten_next_reg_847_reg[20]\ => \indvar_flatten_next_reg_847_reg[20]\,
      \indvar_flatten_next_reg_847_reg[2]\ => \indvar_flatten_next_reg_847_reg[2]\,
      \indvar_flatten_next_reg_847_reg[4]\ => \indvar_flatten_next_reg_847_reg[4]\,
      indvar_flatten_phi_fu_149_p41 => indvar_flatten_phi_fu_149_p41,
      input_img_ARADDR4 => input_img_ARADDR4,
      \input_img_addr_1_reg_881_reg[31]\(31 downto 0) => \input_img_addr_1_reg_881_reg[31]\(31 downto 0),
      \input_img_addr_2_rea_reg_957_reg[0]\ => I_RREADY453_out,
      \input_img_addr_2_reg_916_reg[31]\(30 downto 0) => \input_img_addr_2_reg_916_reg[31]\(30 downto 0),
      \input_img_addr_3_rea_reg_962_reg[0]\(0) => \input_img_addr_3_rea_reg_962_reg[0]\(0),
      \input_img_addr_3_reg_922_reg[31]\(30 downto 0) => \input_img_addr_3_reg_922_reg[31]\(30 downto 0),
      \input_img_addr_4_rea_reg_967_reg[0]\(0) => \input_img_addr_4_rea_reg_967_reg[0]\(0),
      \input_img_addr_4_rea_reg_967_reg[7]\(7 downto 0) => \input_img_addr_4_rea_reg_967_reg[7]\(7 downto 0),
      \input_img_addr_4_reg_928_reg[31]\(30 downto 0) => \input_img_addr_4_reg_928_reg[31]\(30 downto 0),
      \input_img_addr_5_rea_reg_972_reg[0]\(0) => \input_img_addr_5_rea_reg_972_reg[0]\(0),
      \input_img_addr_5_reg_934_reg[31]\(30 downto 0) => \input_img_addr_5_reg_934_reg[31]\(30 downto 0),
      \input_img_addr_6_reg_940_reg[31]\(31 downto 0) => \input_img_addr_6_reg_940_reg[31]\(31 downto 0),
      \input_img_addr_7_reg_946_reg[31]\(31 downto 0) => \input_img_addr_7_reg_946_reg[31]\(31 downto 0),
      input_img_addr_reg_910(31 downto 0) => input_img_addr_reg_910(31 downto 0),
      \j_1_reg_905_reg[3]\ => \j_1_reg_905_reg[3]\,
      \j_1_reg_905_reg[4]\ => \j_1_reg_905_reg[4]\,
      \j_reg_168_reg[10]\ => \j_reg_168_reg[10]\,
      m_axi_input_img_ARADDR(29 downto 0) => m_axi_input_img_ARADDR(29 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_RLAST(32 downto 0) => m_axi_input_img_RLAST(32 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      or_cond5_reg_871 => or_cond5_reg_871,
      output_img_AWREADY => output_img_AWREADY,
      output_img_AWVALID => output_img_AWVALID,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      \output_img_addr_reg_952_reg[0]\(0) => \output_img_addr_reg_952_reg[0]\(0),
      p_90_in => p_90_in,
      push => push,
      \q_tmp_reg[0]\(0) => ap_rst_n_inv,
      rdata_valid => s_ready_t_reg(0),
      \reg_180_reg[0]\(0) => \reg_180_reg[0]\(0),
      \reg_184_reg[0]\ => \reg_184_reg[0]\,
      \reg_184_reg[0]_0\(0) => \reg_184_reg[0]_0\(0),
      tmp1_reg_838 => tmp1_reg_838,
      \tmp1_reg_838_reg[0]\ => p_44_in,
      \tmp1_reg_838_reg[0]_0\ => \tmp1_reg_838_reg[0]\,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[10]\(0) => \tmp_2_mid2_v_v_reg_866_reg[10]\(0),
      \tmp_2_mid2_v_v_reg_866_reg[5]\ => \tmp_2_mid2_v_v_reg_866_reg[5]\,
      \tmp_s_reg_861_reg[0]\(0) => \tmp_s_reg_861_reg[0]\(0),
      \waddr_reg[7]\ => \waddr_reg[7]\,
      \x_dir_2_0_2_reg_977_reg[0]\(0) => \x_dir_2_0_2_reg_977_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi is
  port (
    output_img_WREADY : out STD_LOGIC;
    output_img_AWREADY : out STD_LOGIC;
    output_img_BVALID : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC;
    m_axi_output_img_AWVALID : out STD_LOGIC;
    \m_axi_output_img_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_input_img_ARREADY_reg_0 : out STD_LOGIC;
    input_img_ARADDR4 : out STD_LOGIC;
    tmp_18_reg_9970 : out STD_LOGIC;
    \input_img_addr_1_reg_881_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter31 : out STD_LOGIC;
    \tmp_2_mid2_v_v_reg_866_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ : out STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_871 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_output_img_RVALID : in STD_LOGIC;
    output_img_AWVALID : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_871 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\ : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    or_cond5_reg_871 : in STD_LOGIC;
    \i_reg_156_reg[7]\ : in STD_LOGIC;
    i_s_fu_249_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_852_reg[0]\ : in STD_LOGIC;
    tmp1_reg_838 : in STD_LOGIC;
    \j_reg_168_reg[4]\ : in STD_LOGIC;
    \exitcond_flatten_reg_843_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_flag00001001 : in STD_LOGIC;
    p_90_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_168_reg[1]\ : in STD_LOGIC;
    \exitcond_reg_852_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    p_86_in : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi is
  signal AWREADY_Dummy : STD_LOGIC;
  signal bus_write_n_9 : STD_LOGIC;
  signal \^m_axi_output_img_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \req_en__6\ : STD_LOGIC;
  signal \throttl_cnt10_out__4\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_0 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
begin
  \m_axi_output_img_AWLEN[3]\(3 downto 0) <= \^m_axi_output_img_awlen[3]\(3 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_read
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => p_0_in_0(0),
      E(0) => bus_write_n_9,
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_0\(0) => \ap_CS_fsm_reg[4]_0\(0),
      \ap_CS_fsm_reg[6]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[6]_0\(5 downto 0) => \ap_CS_fsm_reg[6]\(5 downto 0),
      ap_block_pp0_stage0_flag00001001 => ap_block_pp0_stage0_flag00001001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ap_reg_ioackin_output_img_WREADY_reg,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\ => \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\,
      \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31 downto 0) => \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      empty_n_reg => output_img_BVALID,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg[0]\,
      \exitcond_reg_852_reg[0]\ => \exitcond_reg_852_reg[0]\,
      \exitcond_reg_852_reg[0]_0\ => \exitcond_reg_852_reg[0]_0\,
      \i_reg_156_reg[7]\ => \i_reg_156_reg[7]\,
      i_s_fu_249_p2(0) => i_s_fu_249_p2(0),
      input_img_ARADDR4 => input_img_ARADDR4,
      \input_img_addr_1_reg_881_reg[0]\(0) => \input_img_addr_1_reg_881_reg[0]\(0),
      \j_reg_168_reg[1]\ => \j_reg_168_reg[1]\,
      \j_reg_168_reg[4]\ => \j_reg_168_reg[4]\,
      m_axi_output_img_AWADDR(29 downto 0) => m_axi_output_img_AWADDR(29 downto 0),
      \m_axi_output_img_AWLEN[3]\(3 downto 0) => \^m_axi_output_img_awlen[3]\(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWVALID => m_axi_output_img_AWVALID,
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      mem_reg => output_img_WREADY,
      or_cond5_reg_871 => or_cond5_reg_871,
      \or_cond5_reg_871_reg[0]\ => ap_enable_reg_pp0_iter31,
      \or_cond5_reg_871_reg[0]_0\ => \or_cond5_reg_871_reg[0]\,
      output_img_AWVALID => output_img_AWVALID,
      p_0_in(0) => p_0_in(0),
      p_2_in => p_2_in,
      p_5_in => p_5_in,
      p_86_in => p_86_in,
      p_90_in => p_90_in,
      push => push,
      \req_en__6\ => \req_en__6\,
      s_ready_t_reg => output_img_AWREADY,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[0]\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[3]\ => wreq_throttl_n_3,
      \throttl_cnt_reg[4]\ => wreq_throttl_n_0,
      \throttl_cnt_reg[7]\ => wreq_throttl_n_5,
      tmp1_reg_838 => tmp1_reg_838,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[0]\(0) => \tmp_2_mid2_v_v_reg_866_reg[0]\(0),
      \tmp_6_reg_1024_reg[0]\(0) => E(0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi_throttl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => p_0_in_0(0),
      E(0) => bus_write_n_9,
      Q(0) => throttl_cnt_reg(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.awlen_buf_reg[3]\(2 downto 0) => \^m_axi_output_img_awlen[3]\(3 downto 1),
      \could_multi_bursts.loop_cnt_reg[0]\ => wreq_throttl_n_3,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttl_n_5,
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      \req_en__6\ => \req_en__6\,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_input_img_AWVALID : out STD_LOGIC;
    m_axi_input_img_AWREADY : in STD_LOGIC;
    m_axi_input_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_WVALID : out STD_LOGIC;
    m_axi_input_img_WREADY : in STD_LOGIC;
    m_axi_input_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_WLAST : out STD_LOGIC;
    m_axi_input_img_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RVALID : in STD_LOGIC;
    m_axi_input_img_RREADY : out STD_LOGIC;
    m_axi_input_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_RLAST : in STD_LOGIC;
    m_axi_input_img_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BVALID : in STD_LOGIC;
    m_axi_input_img_BREADY : out STD_LOGIC;
    m_axi_input_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_ARVALID : out STD_LOGIC;
    m_axi_output_img_ARREADY : in STD_LOGIC;
    m_axi_output_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RVALID : in STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC;
    m_axi_output_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_RLAST : in STD_LOGIC;
    m_axi_output_img_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BVALID : in STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 3;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 0;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 0;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 4;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 3;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 0;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 0;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 4;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000000100";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000001000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0100000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b0000000001";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "10'b1000000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal I_RREADY1 : STD_LOGIC;
  signal I_RREADY2 : STD_LOGIC;
  signal I_RREADY3 : STD_LOGIC;
  signal I_RREADY453_out : STD_LOGIC;
  signal abscond7_reg_1019 : STD_LOGIC;
  signal abscond7_reg_10190 : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_1_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_3_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_4_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_5_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_6_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019[0]_i_7_n_0\ : STD_LOGIC;
  signal \abscond7_reg_1019_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \abscond7_reg_1019_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal abscond_reg_1008 : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_10_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_11_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_12_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_13_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_14_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_15_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_16_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_1_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_4_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_5_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_6_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_7_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008[0]_i_9_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \abscond_reg_1008_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_flag00001001 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter31 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_output_img_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_output_img_WREADY : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond5_reg_871 : STD_LOGIC;
  signal ap_reg_pp0_iter1_output_img_addr_reg_952 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_reg_pp0_iter1_output_img_addr_reg_9520 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond5_reg_871 : STD_LOGIC;
  signal ap_reg_pp0_iter2_output_img_addr_reg_952 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal \bus_write/rs_wreq/load_p2\ : STD_LOGIC;
  signal exitcond_flatten_fu_218_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_843_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_reg_8520 : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852[0]_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_reg_852_reg_n_0_[0]\ : STD_LOGIC;
  signal i_phi_fu_160_p4 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal i_reg_156 : STD_LOGIC;
  signal i_reg_1560 : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_reg_156_reg_n_0_[9]\ : STD_LOGIC;
  signal i_s_fu_249_p2 : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal indvar_flatten_next_reg_8470 : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[0]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[0]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[12]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[12]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[12]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[12]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[16]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[16]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[16]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[16]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[20]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[4]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[4]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[4]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[4]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[8]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[8]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[8]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847[8]_i_5_n_0\ : STD_LOGIC;
  signal indvar_flatten_next_reg_847_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_847_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_phi_fu_149_p41 : STD_LOGIC;
  signal indvar_flatten_reg_145 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal input_img2_sum1_fu_579_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_img2_sum2_fu_603_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_img2_sum5_fu_417_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_img2_sum6_fu_489_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_img2_sum7_fu_513_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_img2_sum8_fu_537_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_img2_sum9_fu_561_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_img2_sum_fu_465_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_img_ARADDR4 : STD_LOGIC;
  signal input_img_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_1_reg_881 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_img_addr_1_reg_8810 : STD_LOGIC;
  signal \input_img_addr_1_reg_881[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[23]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_1_reg_881_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal input_img_addr_2_rea_reg_957 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_2_reg_916 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_img_addr_2_reg_9160 : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_2_reg_916_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal input_img_addr_3_rea_reg_962 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_3_reg_922 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \input_img_addr_3_reg_922[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_3_reg_922_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal input_img_addr_4_rea_reg_967 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_4_reg_928 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \input_img_addr_4_reg_928[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_4_reg_928_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal input_img_addr_5_rea_reg_972 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_5_reg_934 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \input_img_addr_5_reg_934[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[3]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_5_reg_934_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal input_img_addr_6_reg_940 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \input_img_addr_6_reg_940[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_6_reg_940_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal input_img_addr_7_reg_946 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \input_img_addr_7_reg_946[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[31]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_946_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal input_img_addr_reg_910 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \input_img_addr_reg_910[11]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[11]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[15]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_11_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_12_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_13_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_14_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[19]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[23]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[23]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[23]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[23]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[27]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[27]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[27]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[27]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[31]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[31]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[31]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[31]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[3]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[3]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_10_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_8_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910[7]_i_9_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_6_n_6\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_6_n_7\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \input_img_addr_reg_910_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal input_img_offset : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip_sobel_AXILiteS_s_axi_U_n_70 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_1 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_12 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_17 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_21 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_27 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_36 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_37 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_38 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_39 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_40 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_41 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_42 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_43 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_44 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_46 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_47 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_50 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_52 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_58 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_59 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_60 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_61 : STD_LOGIC;
  signal j_1_fu_450_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_1_reg_905 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_1_reg_9050 : STD_LOGIC;
  signal \j_1_reg_905[10]_i_4_n_0\ : STD_LOGIC;
  signal \j_1_reg_905[8]_i_2_n_0\ : STD_LOGIC;
  signal j_reg_168 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m_axi_input_img_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_input_img_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_output_img_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_cond5_reg_871 : STD_LOGIC;
  signal \or_cond5_reg_871[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond5_reg_871[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond5_reg_871[0]_i_5_n_0\ : STD_LOGIC;
  signal output_img4_sum_fu_621_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_img_AWREADY : STD_LOGIC;
  signal output_img_AWVALID : STD_LOGIC;
  signal output_img_BVALID : STD_LOGIC;
  signal output_img_WREADY : STD_LOGIC;
  signal output_img_addr_reg_952 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \output_img_addr_reg_952[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[11]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[11]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[11]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[15]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[15]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[19]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[19]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[19]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[19]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[23]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[23]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[23]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[23]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[27]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[27]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[27]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[27]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[31]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[31]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[31]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[31]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[3]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[3]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[3]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[7]_i_3_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[7]_i_4_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952[7]_i_5_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \output_img_addr_reg_952_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal output_img_offset : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal p_2_in : STD_LOGIC;
  signal p_44_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_90_in : STD_LOGIC;
  signal reg_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1840 : STD_LOGIC;
  signal tmp1_reg_838 : STD_LOGIC;
  signal \tmp1_reg_838[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp1_reg_838[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp1_reg_838[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp1_reg_838[0]_i_8_n_0\ : STD_LOGIC;
  signal tmp3_fu_649_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp3_reg_982 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp3_reg_9820 : STD_LOGIC;
  signal \tmp3_reg_982[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_982_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_101_cast_fu_407_p2 : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal tmp_101_cast_reg_875 : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal \tmp_101_cast_reg_875[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_101_cast_reg_875_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_1_fu_432_p2 : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal tmp_10_1_reg_887 : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal \tmp_10_1_reg_887[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_887_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_2_cast4_fu_444_p2 : STD_LOGIC_VECTOR ( 19 downto 9 );
  signal tmp_10_2_cast4_reg_899 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \tmp_10_2_cast4_reg_899[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[16]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_2_cast4_reg_899_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal tmp_10_2_fu_438_p2 : STD_LOGIC_VECTOR ( 20 downto 10 );
  signal tmp_10_2_reg_894 : STD_LOGIC_VECTOR ( 20 downto 9 );
  signal \tmp_10_2_reg_894[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894[20]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_894_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_fu_349_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_12_fu_768_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_12_reg_1002 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_12_reg_1002[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1002_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_18_reg_9970 : STD_LOGIC;
  signal tmp_19_reg_1013 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_19_reg_1013[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1013_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_21_cast_fu_403_p1 : STD_LOGIC_VECTOR ( 20 downto 10 );
  signal tmp_2_cast_reg_817 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_fu_274_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_2_mid2_v_v_reg_866 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\ : STD_LOGIC;
  signal tmp_3_cast_reg_827 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_fu_811_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_reg_1024 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_reg_10240 : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_1024_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_8_fu_337_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_s_fu_236_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_s_reg_861 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_s_reg_861[10]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[10]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_861[7]_i_2_n_0\ : STD_LOGIC;
  signal x_dir_2_0_2_fu_643_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal x_dir_2_0_2_reg_977 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \x_dir_2_0_2_reg_977[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[3]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_977_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal x_dir_2_2_2_fu_757_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_dir_2_2_fu_720_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_dir_2_2_reg_987 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_dir_2_2_reg_987[0]_i_10_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[0]_i_9_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[10]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_10_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_11_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_12_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987[4]_i_9_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_987_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal y_dir_2_2_2_fu_762_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_dir_2_2_2_fu_762_p2__0\ : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal y_dir_2_2_fu_726_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_dir_2_2_reg_992 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_dir_2_2_reg_992[10]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[10]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[10]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_7_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[3]_i_8_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_992_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_abscond7_reg_1019_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abscond7_reg_1019_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_abscond_reg_1008_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abscond_reg_1008_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_next_reg_847_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_next_reg_847_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_1_reg_881_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_1_reg_881_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_1_reg_881_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_1_reg_881_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_2_reg_916_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_2_reg_916_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_2_reg_916_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_2_reg_916_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_2_reg_916_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_3_reg_922_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_3_reg_922_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_3_reg_922_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_3_reg_922_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_3_reg_922_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_4_reg_928_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_4_reg_928_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_4_reg_928_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_4_reg_928_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_4_reg_928_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_5_reg_934_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_5_reg_934_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_5_reg_934_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_5_reg_934_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_6_reg_940_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_7_reg_946_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_7_reg_946_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_7_reg_946_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_reg_910_reg[19]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_reg_910_reg[19]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_reg_910_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_reg_910_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_input_img_addr_reg_910_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_output_img_addr_reg_952_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp3_reg_982_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_982_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_101_cast_reg_875_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_101_cast_reg_875_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_101_cast_reg_875_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_1_reg_887_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_10_1_reg_887_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_10_1_reg_887_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_2_cast4_reg_899_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_10_2_cast4_reg_899_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_2_reg_894_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_10_2_reg_894_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_12_reg_1002_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_6_reg_1024_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_dir_2_0_2_reg_977_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_dir_2_0_2_reg_977_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_dir_2_2_reg_987_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_dir_2_2_reg_987_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_dir_2_2_reg_992_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_dir_2_2_reg_992_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exitcond_reg_852[0]_i_6\ : label is "soft_lutpair207";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \input_img_addr_2_reg_916_reg[3]_i_6_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \input_img_addr_4_reg_928_reg[3]_i_6_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \input_img_addr_5_reg_934_reg[3]_i_6_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_LEGACY_PRIM of \input_img_addr_reg_910_reg[3]_i_6_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of \j_1_reg_905[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_1_reg_905[10]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \j_1_reg_905[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \j_1_reg_905[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \j_1_reg_905[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \j_1_reg_905[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \j_1_reg_905[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \j_1_reg_905[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \j_1_reg_905[9]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \or_cond5_reg_871[0]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp1_reg_838[0]_i_10\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[16]_i_6\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[16]_i_7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[19]_i_10\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[19]_i_11\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[19]_i_14\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[19]_i_16\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_10_2_cast4_reg_899[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_10_2_reg_894[9]_i_1\ : label is "soft_lutpair215";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \tmp_19_reg_1013[3]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_10\ : label is "lutpair9";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \tmp_19_reg_1013[7]_i_9\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[5]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[7]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_866[8]_i_2\ : label is "soft_lutpair200";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_6\ : label is "lutpair14";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \tmp_6_reg_1024[3]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \tmp_6_reg_1024[7]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \tmp_6_reg_1024[7]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \tmp_6_reg_1024[7]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \tmp_6_reg_1024[7]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \tmp_6_reg_1024[7]_i_9\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \tmp_s_reg_861[3]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \x_dir_2_2_reg_987[10]_i_7\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \x_dir_2_2_reg_987[4]_i_10\ : label is "soft_lutpair208";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_2\ : label is "lutpair1";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_6\ : label is "lutpair1";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_7\ : label is "lutpair0";
  attribute HLUTNM of \y_dir_2_2_reg_992[3]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \y_dir_2_2_reg_992[7]_i_9\ : label is "lutpair3";
begin
  m_axi_input_img_ARADDR(31 downto 2) <= \^m_axi_input_img_araddr\(31 downto 2);
  m_axi_input_img_ARADDR(1) <= \<const0>\;
  m_axi_input_img_ARADDR(0) <= \<const0>\;
  m_axi_input_img_ARBURST(1) <= \<const0>\;
  m_axi_input_img_ARBURST(0) <= \<const1>\;
  m_axi_input_img_ARCACHE(3) <= \<const0>\;
  m_axi_input_img_ARCACHE(2) <= \<const0>\;
  m_axi_input_img_ARCACHE(1) <= \<const1>\;
  m_axi_input_img_ARCACHE(0) <= \<const1>\;
  m_axi_input_img_ARID(0) <= \<const0>\;
  m_axi_input_img_ARLEN(7) <= \<const0>\;
  m_axi_input_img_ARLEN(6) <= \<const0>\;
  m_axi_input_img_ARLEN(5) <= \<const0>\;
  m_axi_input_img_ARLEN(4) <= \<const0>\;
  m_axi_input_img_ARLEN(3 downto 0) <= \^m_axi_input_img_arlen\(3 downto 0);
  m_axi_input_img_ARLOCK(1) <= \<const0>\;
  m_axi_input_img_ARLOCK(0) <= \<const0>\;
  m_axi_input_img_ARPROT(2) <= \<const0>\;
  m_axi_input_img_ARPROT(1) <= \<const0>\;
  m_axi_input_img_ARPROT(0) <= \<const0>\;
  m_axi_input_img_ARQOS(3) <= \<const0>\;
  m_axi_input_img_ARQOS(2) <= \<const0>\;
  m_axi_input_img_ARQOS(1) <= \<const0>\;
  m_axi_input_img_ARQOS(0) <= \<const0>\;
  m_axi_input_img_ARREGION(3) <= \<const0>\;
  m_axi_input_img_ARREGION(2) <= \<const0>\;
  m_axi_input_img_ARREGION(1) <= \<const0>\;
  m_axi_input_img_ARREGION(0) <= \<const0>\;
  m_axi_input_img_ARSIZE(2) <= \<const0>\;
  m_axi_input_img_ARSIZE(1) <= \<const1>\;
  m_axi_input_img_ARSIZE(0) <= \<const0>\;
  m_axi_input_img_ARUSER(0) <= \<const0>\;
  m_axi_input_img_AWADDR(31) <= \<const0>\;
  m_axi_input_img_AWADDR(30) <= \<const0>\;
  m_axi_input_img_AWADDR(29) <= \<const0>\;
  m_axi_input_img_AWADDR(28) <= \<const0>\;
  m_axi_input_img_AWADDR(27) <= \<const0>\;
  m_axi_input_img_AWADDR(26) <= \<const0>\;
  m_axi_input_img_AWADDR(25) <= \<const0>\;
  m_axi_input_img_AWADDR(24) <= \<const0>\;
  m_axi_input_img_AWADDR(23) <= \<const0>\;
  m_axi_input_img_AWADDR(22) <= \<const0>\;
  m_axi_input_img_AWADDR(21) <= \<const0>\;
  m_axi_input_img_AWADDR(20) <= \<const0>\;
  m_axi_input_img_AWADDR(19) <= \<const0>\;
  m_axi_input_img_AWADDR(18) <= \<const0>\;
  m_axi_input_img_AWADDR(17) <= \<const0>\;
  m_axi_input_img_AWADDR(16) <= \<const0>\;
  m_axi_input_img_AWADDR(15) <= \<const0>\;
  m_axi_input_img_AWADDR(14) <= \<const0>\;
  m_axi_input_img_AWADDR(13) <= \<const0>\;
  m_axi_input_img_AWADDR(12) <= \<const0>\;
  m_axi_input_img_AWADDR(11) <= \<const0>\;
  m_axi_input_img_AWADDR(10) <= \<const0>\;
  m_axi_input_img_AWADDR(9) <= \<const0>\;
  m_axi_input_img_AWADDR(8) <= \<const0>\;
  m_axi_input_img_AWADDR(7) <= \<const0>\;
  m_axi_input_img_AWADDR(6) <= \<const0>\;
  m_axi_input_img_AWADDR(5) <= \<const0>\;
  m_axi_input_img_AWADDR(4) <= \<const0>\;
  m_axi_input_img_AWADDR(3) <= \<const0>\;
  m_axi_input_img_AWADDR(2) <= \<const0>\;
  m_axi_input_img_AWADDR(1) <= \<const0>\;
  m_axi_input_img_AWADDR(0) <= \<const0>\;
  m_axi_input_img_AWBURST(1) <= \<const0>\;
  m_axi_input_img_AWBURST(0) <= \<const1>\;
  m_axi_input_img_AWCACHE(3) <= \<const0>\;
  m_axi_input_img_AWCACHE(2) <= \<const0>\;
  m_axi_input_img_AWCACHE(1) <= \<const1>\;
  m_axi_input_img_AWCACHE(0) <= \<const1>\;
  m_axi_input_img_AWID(0) <= \<const0>\;
  m_axi_input_img_AWLEN(7) <= \<const0>\;
  m_axi_input_img_AWLEN(6) <= \<const0>\;
  m_axi_input_img_AWLEN(5) <= \<const0>\;
  m_axi_input_img_AWLEN(4) <= \<const0>\;
  m_axi_input_img_AWLEN(3) <= \<const0>\;
  m_axi_input_img_AWLEN(2) <= \<const0>\;
  m_axi_input_img_AWLEN(1) <= \<const0>\;
  m_axi_input_img_AWLEN(0) <= \<const0>\;
  m_axi_input_img_AWLOCK(1) <= \<const0>\;
  m_axi_input_img_AWLOCK(0) <= \<const0>\;
  m_axi_input_img_AWPROT(2) <= \<const0>\;
  m_axi_input_img_AWPROT(1) <= \<const0>\;
  m_axi_input_img_AWPROT(0) <= \<const0>\;
  m_axi_input_img_AWQOS(3) <= \<const0>\;
  m_axi_input_img_AWQOS(2) <= \<const0>\;
  m_axi_input_img_AWQOS(1) <= \<const0>\;
  m_axi_input_img_AWQOS(0) <= \<const0>\;
  m_axi_input_img_AWREGION(3) <= \<const0>\;
  m_axi_input_img_AWREGION(2) <= \<const0>\;
  m_axi_input_img_AWREGION(1) <= \<const0>\;
  m_axi_input_img_AWREGION(0) <= \<const0>\;
  m_axi_input_img_AWSIZE(2) <= \<const0>\;
  m_axi_input_img_AWSIZE(1) <= \<const1>\;
  m_axi_input_img_AWSIZE(0) <= \<const0>\;
  m_axi_input_img_AWUSER(0) <= \<const0>\;
  m_axi_input_img_AWVALID <= \<const0>\;
  m_axi_input_img_BREADY <= \<const1>\;
  m_axi_input_img_WDATA(31) <= \<const0>\;
  m_axi_input_img_WDATA(30) <= \<const0>\;
  m_axi_input_img_WDATA(29) <= \<const0>\;
  m_axi_input_img_WDATA(28) <= \<const0>\;
  m_axi_input_img_WDATA(27) <= \<const0>\;
  m_axi_input_img_WDATA(26) <= \<const0>\;
  m_axi_input_img_WDATA(25) <= \<const0>\;
  m_axi_input_img_WDATA(24) <= \<const0>\;
  m_axi_input_img_WDATA(23) <= \<const0>\;
  m_axi_input_img_WDATA(22) <= \<const0>\;
  m_axi_input_img_WDATA(21) <= \<const0>\;
  m_axi_input_img_WDATA(20) <= \<const0>\;
  m_axi_input_img_WDATA(19) <= \<const0>\;
  m_axi_input_img_WDATA(18) <= \<const0>\;
  m_axi_input_img_WDATA(17) <= \<const0>\;
  m_axi_input_img_WDATA(16) <= \<const0>\;
  m_axi_input_img_WDATA(15) <= \<const0>\;
  m_axi_input_img_WDATA(14) <= \<const0>\;
  m_axi_input_img_WDATA(13) <= \<const0>\;
  m_axi_input_img_WDATA(12) <= \<const0>\;
  m_axi_input_img_WDATA(11) <= \<const0>\;
  m_axi_input_img_WDATA(10) <= \<const0>\;
  m_axi_input_img_WDATA(9) <= \<const0>\;
  m_axi_input_img_WDATA(8) <= \<const0>\;
  m_axi_input_img_WDATA(7) <= \<const0>\;
  m_axi_input_img_WDATA(6) <= \<const0>\;
  m_axi_input_img_WDATA(5) <= \<const0>\;
  m_axi_input_img_WDATA(4) <= \<const0>\;
  m_axi_input_img_WDATA(3) <= \<const0>\;
  m_axi_input_img_WDATA(2) <= \<const0>\;
  m_axi_input_img_WDATA(1) <= \<const0>\;
  m_axi_input_img_WDATA(0) <= \<const0>\;
  m_axi_input_img_WID(0) <= \<const0>\;
  m_axi_input_img_WLAST <= \<const0>\;
  m_axi_input_img_WSTRB(3) <= \<const0>\;
  m_axi_input_img_WSTRB(2) <= \<const0>\;
  m_axi_input_img_WSTRB(1) <= \<const0>\;
  m_axi_input_img_WSTRB(0) <= \<const0>\;
  m_axi_input_img_WUSER(0) <= \<const0>\;
  m_axi_input_img_WVALID <= \<const0>\;
  m_axi_output_img_ARADDR(31) <= \<const0>\;
  m_axi_output_img_ARADDR(30) <= \<const0>\;
  m_axi_output_img_ARADDR(29) <= \<const0>\;
  m_axi_output_img_ARADDR(28) <= \<const0>\;
  m_axi_output_img_ARADDR(27) <= \<const0>\;
  m_axi_output_img_ARADDR(26) <= \<const0>\;
  m_axi_output_img_ARADDR(25) <= \<const0>\;
  m_axi_output_img_ARADDR(24) <= \<const0>\;
  m_axi_output_img_ARADDR(23) <= \<const0>\;
  m_axi_output_img_ARADDR(22) <= \<const0>\;
  m_axi_output_img_ARADDR(21) <= \<const0>\;
  m_axi_output_img_ARADDR(20) <= \<const0>\;
  m_axi_output_img_ARADDR(19) <= \<const0>\;
  m_axi_output_img_ARADDR(18) <= \<const0>\;
  m_axi_output_img_ARADDR(17) <= \<const0>\;
  m_axi_output_img_ARADDR(16) <= \<const0>\;
  m_axi_output_img_ARADDR(15) <= \<const0>\;
  m_axi_output_img_ARADDR(14) <= \<const0>\;
  m_axi_output_img_ARADDR(13) <= \<const0>\;
  m_axi_output_img_ARADDR(12) <= \<const0>\;
  m_axi_output_img_ARADDR(11) <= \<const0>\;
  m_axi_output_img_ARADDR(10) <= \<const0>\;
  m_axi_output_img_ARADDR(9) <= \<const0>\;
  m_axi_output_img_ARADDR(8) <= \<const0>\;
  m_axi_output_img_ARADDR(7) <= \<const0>\;
  m_axi_output_img_ARADDR(6) <= \<const0>\;
  m_axi_output_img_ARADDR(5) <= \<const0>\;
  m_axi_output_img_ARADDR(4) <= \<const0>\;
  m_axi_output_img_ARADDR(3) <= \<const0>\;
  m_axi_output_img_ARADDR(2) <= \<const0>\;
  m_axi_output_img_ARADDR(1) <= \<const0>\;
  m_axi_output_img_ARADDR(0) <= \<const0>\;
  m_axi_output_img_ARBURST(1) <= \<const0>\;
  m_axi_output_img_ARBURST(0) <= \<const1>\;
  m_axi_output_img_ARCACHE(3) <= \<const0>\;
  m_axi_output_img_ARCACHE(2) <= \<const0>\;
  m_axi_output_img_ARCACHE(1) <= \<const1>\;
  m_axi_output_img_ARCACHE(0) <= \<const1>\;
  m_axi_output_img_ARID(0) <= \<const0>\;
  m_axi_output_img_ARLEN(7) <= \<const0>\;
  m_axi_output_img_ARLEN(6) <= \<const0>\;
  m_axi_output_img_ARLEN(5) <= \<const0>\;
  m_axi_output_img_ARLEN(4) <= \<const0>\;
  m_axi_output_img_ARLEN(3) <= \<const0>\;
  m_axi_output_img_ARLEN(2) <= \<const0>\;
  m_axi_output_img_ARLEN(1) <= \<const0>\;
  m_axi_output_img_ARLEN(0) <= \<const0>\;
  m_axi_output_img_ARLOCK(1) <= \<const0>\;
  m_axi_output_img_ARLOCK(0) <= \<const0>\;
  m_axi_output_img_ARPROT(2) <= \<const0>\;
  m_axi_output_img_ARPROT(1) <= \<const0>\;
  m_axi_output_img_ARPROT(0) <= \<const0>\;
  m_axi_output_img_ARQOS(3) <= \<const0>\;
  m_axi_output_img_ARQOS(2) <= \<const0>\;
  m_axi_output_img_ARQOS(1) <= \<const0>\;
  m_axi_output_img_ARQOS(0) <= \<const0>\;
  m_axi_output_img_ARREGION(3) <= \<const0>\;
  m_axi_output_img_ARREGION(2) <= \<const0>\;
  m_axi_output_img_ARREGION(1) <= \<const0>\;
  m_axi_output_img_ARREGION(0) <= \<const0>\;
  m_axi_output_img_ARSIZE(2) <= \<const0>\;
  m_axi_output_img_ARSIZE(1) <= \<const1>\;
  m_axi_output_img_ARSIZE(0) <= \<const0>\;
  m_axi_output_img_ARUSER(0) <= \<const0>\;
  m_axi_output_img_ARVALID <= \<const0>\;
  m_axi_output_img_AWADDR(31 downto 2) <= \^m_axi_output_img_awaddr\(31 downto 2);
  m_axi_output_img_AWADDR(1) <= \<const0>\;
  m_axi_output_img_AWADDR(0) <= \<const0>\;
  m_axi_output_img_AWBURST(1) <= \<const0>\;
  m_axi_output_img_AWBURST(0) <= \<const1>\;
  m_axi_output_img_AWCACHE(3) <= \<const0>\;
  m_axi_output_img_AWCACHE(2) <= \<const0>\;
  m_axi_output_img_AWCACHE(1) <= \<const1>\;
  m_axi_output_img_AWCACHE(0) <= \<const1>\;
  m_axi_output_img_AWID(0) <= \<const0>\;
  m_axi_output_img_AWLEN(7) <= \<const0>\;
  m_axi_output_img_AWLEN(6) <= \<const0>\;
  m_axi_output_img_AWLEN(5) <= \<const0>\;
  m_axi_output_img_AWLEN(4) <= \<const0>\;
  m_axi_output_img_AWLEN(3 downto 0) <= \^m_axi_output_img_awlen\(3 downto 0);
  m_axi_output_img_AWLOCK(1) <= \<const0>\;
  m_axi_output_img_AWLOCK(0) <= \<const0>\;
  m_axi_output_img_AWPROT(2) <= \<const0>\;
  m_axi_output_img_AWPROT(1) <= \<const0>\;
  m_axi_output_img_AWPROT(0) <= \<const0>\;
  m_axi_output_img_AWQOS(3) <= \<const0>\;
  m_axi_output_img_AWQOS(2) <= \<const0>\;
  m_axi_output_img_AWQOS(1) <= \<const0>\;
  m_axi_output_img_AWQOS(0) <= \<const0>\;
  m_axi_output_img_AWREGION(3) <= \<const0>\;
  m_axi_output_img_AWREGION(2) <= \<const0>\;
  m_axi_output_img_AWREGION(1) <= \<const0>\;
  m_axi_output_img_AWREGION(0) <= \<const0>\;
  m_axi_output_img_AWSIZE(2) <= \<const0>\;
  m_axi_output_img_AWSIZE(1) <= \<const1>\;
  m_axi_output_img_AWSIZE(0) <= \<const0>\;
  m_axi_output_img_AWUSER(0) <= \<const0>\;
  m_axi_output_img_WID(0) <= \<const0>\;
  m_axi_output_img_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\abscond7_reg_1019[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \y_dir_2_2_2_fu_762_p2__0\(9),
      I1 => \y_dir_2_2_2_fu_762_p2__0\(8),
      I2 => y_dir_2_2_2_fu_762_p2(7),
      I3 => y_dir_2_2_2_fu_762_p2(6),
      I4 => \abscond7_reg_1019[0]_i_3_n_0\,
      I5 => \y_dir_2_2_2_fu_762_p2__0\(10),
      O => \abscond7_reg_1019[0]_i_1_n_0\
    );
\abscond7_reg_1019[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_dir_2_2_2_fu_762_p2(0),
      I1 => y_dir_2_2_2_fu_762_p2(1),
      I2 => y_dir_2_2_2_fu_762_p2(2),
      I3 => y_dir_2_2_2_fu_762_p2(3),
      I4 => y_dir_2_2_2_fu_762_p2(4),
      I5 => y_dir_2_2_2_fu_762_p2(5),
      O => \abscond7_reg_1019[0]_i_3_n_0\
    );
\abscond7_reg_1019[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(6),
      I1 => reg_184(7),
      I2 => y_dir_2_2_reg_992(7),
      O => \abscond7_reg_1019[0]_i_4_n_0\
    );
\abscond7_reg_1019[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_dir_2_2_reg_992(10),
      O => \abscond7_reg_1019[0]_i_5_n_0\
    );
\abscond7_reg_1019[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => reg_180(7),
      I1 => y_dir_2_2_reg_992(8),
      I2 => y_dir_2_2_reg_992(9),
      O => \abscond7_reg_1019[0]_i_6_n_0\
    );
\abscond7_reg_1019[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => y_dir_2_2_reg_992(7),
      I1 => reg_184(7),
      I2 => reg_180(6),
      I3 => reg_180(7),
      I4 => y_dir_2_2_reg_992(8),
      O => \abscond7_reg_1019[0]_i_7_n_0\
    );
\abscond7_reg_1019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => \abscond7_reg_1019[0]_i_1_n_0\,
      Q => abscond7_reg_1019,
      R => '0'
    );
\abscond7_reg_1019_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1013_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abscond7_reg_1019_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abscond7_reg_1019_reg[0]_i_2_n_2\,
      CO(0) => \abscond7_reg_1019_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => y_dir_2_2_reg_992(9),
      DI(0) => \abscond7_reg_1019[0]_i_4_n_0\,
      O(3) => \NLW_abscond7_reg_1019_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \y_dir_2_2_2_fu_762_p2__0\(10 downto 8),
      S(3) => '0',
      S(2) => \abscond7_reg_1019[0]_i_5_n_0\,
      S(1) => \abscond7_reg_1019[0]_i_6_n_0\,
      S(0) => \abscond7_reg_1019[0]_i_7_n_0\
    );
\abscond_reg_1008[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_dir_2_2_2_fu_757_p2(9),
      I1 => x_dir_2_2_2_fu_757_p2(8),
      I2 => x_dir_2_2_2_fu_757_p2(7),
      I3 => x_dir_2_2_2_fu_757_p2(6),
      I4 => \abscond_reg_1008[0]_i_4_n_0\,
      I5 => x_dir_2_2_2_fu_757_p2(10),
      O => \abscond_reg_1008[0]_i_1_n_0\
    );
\abscond_reg_1008[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(6),
      I1 => reg_184(6),
      O => \abscond_reg_1008[0]_i_10_n_0\
    );
\abscond_reg_1008[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(5),
      I1 => reg_184(5),
      O => \abscond_reg_1008[0]_i_11_n_0\
    );
\abscond_reg_1008[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(4),
      I1 => reg_184(4),
      O => \abscond_reg_1008[0]_i_12_n_0\
    );
\abscond_reg_1008[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(3),
      I1 => reg_184(3),
      O => \abscond_reg_1008[0]_i_13_n_0\
    );
\abscond_reg_1008[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(2),
      I1 => reg_184(2),
      O => \abscond_reg_1008[0]_i_14_n_0\
    );
\abscond_reg_1008[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(1),
      I1 => reg_184(1),
      O => \abscond_reg_1008[0]_i_15_n_0\
    );
\abscond_reg_1008[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(0),
      I1 => reg_184(0),
      O => \abscond_reg_1008[0]_i_16_n_0\
    );
\abscond_reg_1008[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x_dir_2_2_2_fu_757_p2(0),
      I1 => x_dir_2_2_2_fu_757_p2(1),
      I2 => x_dir_2_2_2_fu_757_p2(2),
      I3 => x_dir_2_2_2_fu_757_p2(3),
      I4 => x_dir_2_2_2_fu_757_p2(4),
      I5 => x_dir_2_2_2_fu_757_p2(5),
      O => \abscond_reg_1008[0]_i_4_n_0\
    );
\abscond_reg_1008[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_987(10),
      O => \abscond_reg_1008[0]_i_5_n_0\
    );
\abscond_reg_1008[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_987(9),
      O => \abscond_reg_1008[0]_i_6_n_0\
    );
\abscond_reg_1008[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_987(8),
      O => \abscond_reg_1008[0]_i_7_n_0\
    );
\abscond_reg_1008[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_987(7),
      I1 => reg_184(7),
      O => \abscond_reg_1008[0]_i_9_n_0\
    );
\abscond_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => \abscond_reg_1008[0]_i_1_n_0\,
      Q => abscond_reg_1008,
      R => '0'
    );
\abscond_reg_1008_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abscond_reg_1008_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_abscond_reg_1008_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abscond_reg_1008_reg[0]_i_2_n_2\,
      CO(0) => \abscond_reg_1008_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abscond_reg_1008_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => x_dir_2_2_2_fu_757_p2(10 downto 8),
      S(3) => '0',
      S(2) => \abscond_reg_1008[0]_i_5_n_0\,
      S(1) => \abscond_reg_1008[0]_i_6_n_0\,
      S(0) => \abscond_reg_1008[0]_i_7_n_0\
    );
\abscond_reg_1008_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \abscond_reg_1008_reg[0]_i_8_n_0\,
      CO(3) => \abscond_reg_1008_reg[0]_i_3_n_0\,
      CO(2) => \abscond_reg_1008_reg[0]_i_3_n_1\,
      CO(1) => \abscond_reg_1008_reg[0]_i_3_n_2\,
      CO(0) => \abscond_reg_1008_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_dir_2_2_reg_987(7 downto 4),
      O(3 downto 0) => x_dir_2_2_2_fu_757_p2(7 downto 4),
      S(3) => \abscond_reg_1008[0]_i_9_n_0\,
      S(2) => \abscond_reg_1008[0]_i_10_n_0\,
      S(1) => \abscond_reg_1008[0]_i_11_n_0\,
      S(0) => \abscond_reg_1008[0]_i_12_n_0\
    );
\abscond_reg_1008_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abscond_reg_1008_reg[0]_i_8_n_0\,
      CO(2) => \abscond_reg_1008_reg[0]_i_8_n_1\,
      CO(1) => \abscond_reg_1008_reg[0]_i_8_n_2\,
      CO(0) => \abscond_reg_1008_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_dir_2_2_reg_987(3 downto 0),
      O(3 downto 0) => x_dir_2_2_2_fu_757_p2(3 downto 0),
      S(3) => \abscond_reg_1008[0]_i_13_n_0\,
      S(2) => \abscond_reg_1008[0]_i_14_n_0\,
      S(1) => \abscond_reg_1008[0]_i_15_n_0\,
      S(0) => \abscond_reg_1008[0]_i_16_n_0\
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \tmp_s_reg_861[10]_i_8_n_0\,
      I1 => \tmp_s_reg_861[10]_i_7_n_0\,
      I2 => \tmp_s_reg_861[10]_i_6_n_0\,
      I3 => \tmp_s_reg_861[10]_i_5_n_0\,
      I4 => \tmp_s_reg_861[10]_i_4_n_0\,
      O => exitcond_flatten_fu_218_p2
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_AXILiteS_s_axi_U_n_70,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_36,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_42,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_37,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_input_img_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_39,
      Q => ap_reg_ioackin_input_img_ARREADY_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_output_img_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_38,
      Q => ap_reg_ioackin_output_img_AWREADY,
      R => '0'
    );
ap_reg_ioackin_output_img_WREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_871,
      I2 => ap_CS_fsm_pp0_stage4,
      O => p_86_in
    );
ap_reg_ioackin_output_img_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_output_img_m_axi_U_n_59,
      Q => ap_reg_ioackin_output_img_WREADY,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_output_img_m_axi_U_n_61,
      Q => ap_reg_pp0_iter1_or_cond5_reg_871,
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(0),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(0),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(10),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(10),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(11),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(11),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(12),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(12),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(13),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(13),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(14),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(14),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(15),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(15),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(16),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(16),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(17),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(17),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(18),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(18),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(19),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(19),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(1),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(1),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(20),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(20),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(21),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(21),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(22),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(22),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(23),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(23),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(24),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(24),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(25),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(25),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(26),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(26),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(27),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(27),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(28),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(28),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(29),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(29),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(2),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(2),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(30),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(30),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(31),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(31),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(3),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(3),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(4),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(4),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(5),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(5),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(6),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(6),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(7),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(7),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(8),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(8),
      R => '0'
    );
\ap_reg_pp0_iter1_output_img_addr_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => output_img_addr_reg_952(9),
      Q => ap_reg_pp0_iter1_output_img_addr_reg_952(9),
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_output_img_m_axi_U_n_60,
      Q => ap_reg_pp0_iter2_or_cond5_reg_871,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(0),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(0),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(10),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(10),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(11),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(11),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(12),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(12),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(13),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(13),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(14),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(14),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(15),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(15),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(16),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(16),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(17),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(17),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(18),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(18),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(19),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(19),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(1),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(1),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(20),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(20),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(21),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(21),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(22),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(22),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(23),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(23),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(24),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(24),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(25),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(25),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(26),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(26),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(27),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(27),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(28),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(28),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(29),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(29),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(2),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(2),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(30),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(30),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(31),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(31),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(3),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(3),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(4),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(4),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(5),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(5),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(6),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(6),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(7),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(7),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(8),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(8),
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      D => ap_reg_pp0_iter1_output_img_addr_reg_952(9),
      Q => ap_reg_pp0_iter2_output_img_addr_reg_952(9),
      R => '0'
    );
\exitcond_flatten_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_44,
      Q => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_852[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF33FD31"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => j_reg_168(9),
      I3 => j_1_reg_905(9),
      I4 => j_reg_168(0),
      I5 => \exitcond_reg_852[0]_i_5_n_0\,
      O => \exitcond_reg_852[0]_i_2_n_0\
    );
\exitcond_reg_852[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => j_1_reg_905(3),
      I1 => j_1_reg_905(1),
      I2 => j_1_reg_905(7),
      I3 => j_1_reg_905(5),
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => \exitcond_reg_852[0]_i_6_n_0\,
      O => \exitcond_reg_852[0]_i_3_n_0\
    );
\exitcond_reg_852[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => j_1_reg_905(4),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => j_reg_168(4),
      I3 => j_1_reg_905(2),
      I4 => j_reg_168(2),
      I5 => \exitcond_reg_852[0]_i_7_n_0\,
      O => \exitcond_reg_852[0]_i_4_n_0\
    );
\exitcond_reg_852[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B000"
    )
        port map (
      I0 => j_1_reg_905(0),
      I1 => j_1_reg_905(10),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      O => \exitcond_reg_852[0]_i_5_n_0\
    );
\exitcond_reg_852[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => j_reg_168(3),
      I1 => j_reg_168(1),
      I2 => j_reg_168(7),
      I3 => j_reg_168(5),
      O => \exitcond_reg_852[0]_i_6_n_0\
    );
\exitcond_reg_852[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => j_reg_168(6),
      I1 => j_1_reg_905(6),
      I2 => j_reg_168(8),
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => j_1_reg_905(8),
      O => \exitcond_reg_852[0]_i_7_n_0\
    );
\exitcond_reg_852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_40,
      Q => \exitcond_reg_852_reg_n_0_[0]\,
      R => '0'
    );
\i_reg_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(0),
      Q => \i_reg_156_reg_n_0_[0]\,
      R => i_reg_156
    );
\i_reg_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(10),
      Q => \i_reg_156_reg_n_0_[10]\,
      R => i_reg_156
    );
\i_reg_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(1),
      Q => \i_reg_156_reg_n_0_[1]\,
      R => i_reg_156
    );
\i_reg_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(2),
      Q => \i_reg_156_reg_n_0_[2]\,
      R => i_reg_156
    );
\i_reg_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(3),
      Q => \i_reg_156_reg_n_0_[3]\,
      R => i_reg_156
    );
\i_reg_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(4),
      Q => \i_reg_156_reg_n_0_[4]\,
      R => i_reg_156
    );
\i_reg_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(5),
      Q => \i_reg_156_reg_n_0_[5]\,
      R => i_reg_156
    );
\i_reg_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(6),
      Q => \i_reg_156_reg_n_0_[6]\,
      R => i_reg_156
    );
\i_reg_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(7),
      Q => \i_reg_156_reg_n_0_[7]\,
      R => i_reg_156
    );
\i_reg_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(8),
      Q => \i_reg_156_reg_n_0_[8]\,
      R => i_reg_156
    );
\i_reg_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => tmp_2_mid2_v_v_reg_866(9),
      Q => \i_reg_156_reg_n_0_[9]\,
      R => i_reg_156
    );
\indvar_flatten_next_reg_847[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(3),
      O => \indvar_flatten_next_reg_847[0]_i_3_n_0\
    );
\indvar_flatten_next_reg_847[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(2),
      O => \indvar_flatten_next_reg_847[0]_i_4_n_0\
    );
\indvar_flatten_next_reg_847[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(1),
      O => \indvar_flatten_next_reg_847[0]_i_5_n_0\
    );
\indvar_flatten_next_reg_847[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_145(0),
      I1 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_847_reg(0),
      O => \indvar_flatten_next_reg_847[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_847[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(15),
      O => \indvar_flatten_next_reg_847[12]_i_2_n_0\
    );
\indvar_flatten_next_reg_847[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(14),
      O => \indvar_flatten_next_reg_847[12]_i_3_n_0\
    );
\indvar_flatten_next_reg_847[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(13),
      O => \indvar_flatten_next_reg_847[12]_i_4_n_0\
    );
\indvar_flatten_next_reg_847[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(12),
      O => \indvar_flatten_next_reg_847[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_847[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(19),
      O => \indvar_flatten_next_reg_847[16]_i_2_n_0\
    );
\indvar_flatten_next_reg_847[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(18),
      O => \indvar_flatten_next_reg_847[16]_i_3_n_0\
    );
\indvar_flatten_next_reg_847[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(17),
      O => \indvar_flatten_next_reg_847[16]_i_4_n_0\
    );
\indvar_flatten_next_reg_847[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(16),
      O => \indvar_flatten_next_reg_847[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_847[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_145(20),
      I1 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_847_reg(20),
      O => \indvar_flatten_next_reg_847[20]_i_2_n_0\
    );
\indvar_flatten_next_reg_847[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(7),
      O => \indvar_flatten_next_reg_847[4]_i_2_n_0\
    );
\indvar_flatten_next_reg_847[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(6),
      O => \indvar_flatten_next_reg_847[4]_i_3_n_0\
    );
\indvar_flatten_next_reg_847[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(5),
      O => \indvar_flatten_next_reg_847[4]_i_4_n_0\
    );
\indvar_flatten_next_reg_847[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(4),
      O => \indvar_flatten_next_reg_847[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_847[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(11),
      O => \indvar_flatten_next_reg_847[8]_i_2_n_0\
    );
\indvar_flatten_next_reg_847[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(10),
      O => \indvar_flatten_next_reg_847[8]_i_3_n_0\
    );
\indvar_flatten_next_reg_847[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(9),
      O => \indvar_flatten_next_reg_847[8]_i_4_n_0\
    );
\indvar_flatten_next_reg_847[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(8),
      O => \indvar_flatten_next_reg_847[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[0]_i_2_n_7\,
      Q => indvar_flatten_next_reg_847_reg(0),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten_next_reg_847_reg[0]_i_2_n_7\,
      S(3) => \indvar_flatten_next_reg_847[0]_i_3_n_0\,
      S(2) => \indvar_flatten_next_reg_847[0]_i_4_n_0\,
      S(1) => \indvar_flatten_next_reg_847[0]_i_5_n_0\,
      S(0) => \indvar_flatten_next_reg_847[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_847_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[8]_i_1_n_5\,
      Q => indvar_flatten_next_reg_847_reg(10),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[8]_i_1_n_4\,
      Q => indvar_flatten_next_reg_847_reg(11),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[12]_i_1_n_7\,
      Q => indvar_flatten_next_reg_847_reg(12),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_847_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_847_reg[12]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_847[12]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_847[12]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_847[12]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_847[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_847_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[12]_i_1_n_6\,
      Q => indvar_flatten_next_reg_847_reg(13),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[12]_i_1_n_5\,
      Q => indvar_flatten_next_reg_847_reg(14),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[12]_i_1_n_4\,
      Q => indvar_flatten_next_reg_847_reg(15),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[16]_i_1_n_7\,
      Q => indvar_flatten_next_reg_847_reg(16),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_847_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_847_reg[16]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_847[16]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_847[16]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_847[16]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_847[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_847_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[16]_i_1_n_6\,
      Q => indvar_flatten_next_reg_847_reg(17),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[16]_i_1_n_5\,
      Q => indvar_flatten_next_reg_847_reg(18),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[16]_i_1_n_4\,
      Q => indvar_flatten_next_reg_847_reg(19),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[0]_i_2_n_6\,
      Q => indvar_flatten_next_reg_847_reg(1),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[20]_i_1_n_7\,
      Q => indvar_flatten_next_reg_847_reg(20),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_847_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_indvar_flatten_next_reg_847_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten_next_reg_847_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \indvar_flatten_next_reg_847_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \indvar_flatten_next_reg_847[20]_i_2_n_0\
    );
\indvar_flatten_next_reg_847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[0]_i_2_n_5\,
      Q => indvar_flatten_next_reg_847_reg(2),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[0]_i_2_n_4\,
      Q => indvar_flatten_next_reg_847_reg(3),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[4]_i_1_n_7\,
      Q => indvar_flatten_next_reg_847_reg(4),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_847_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_847_reg[4]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_847[4]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_847[4]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_847[4]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_847[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_847_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[4]_i_1_n_6\,
      Q => indvar_flatten_next_reg_847_reg(5),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[4]_i_1_n_5\,
      Q => indvar_flatten_next_reg_847_reg(6),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[4]_i_1_n_4\,
      Q => indvar_flatten_next_reg_847_reg(7),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[8]_i_1_n_7\,
      Q => indvar_flatten_next_reg_847_reg(8),
      R => '0'
    );
\indvar_flatten_next_reg_847_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_847_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_847_reg[8]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_847[8]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_847[8]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_847[8]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_847[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_847_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_8470,
      D => \indvar_flatten_next_reg_847_reg[8]_i_1_n_6\,
      Q => indvar_flatten_next_reg_847_reg(9),
      R => '0'
    );
\indvar_flatten_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(0),
      Q => indvar_flatten_reg_145(0),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(10),
      Q => indvar_flatten_reg_145(10),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(11),
      Q => indvar_flatten_reg_145(11),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(12),
      Q => indvar_flatten_reg_145(12),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(13),
      Q => indvar_flatten_reg_145(13),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(14),
      Q => indvar_flatten_reg_145(14),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(15),
      Q => indvar_flatten_reg_145(15),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(16),
      Q => indvar_flatten_reg_145(16),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(17),
      Q => indvar_flatten_reg_145(17),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(18),
      Q => indvar_flatten_reg_145(18),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(19),
      Q => indvar_flatten_reg_145(19),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(1),
      Q => indvar_flatten_reg_145(1),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(20),
      Q => indvar_flatten_reg_145(20),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(2),
      Q => indvar_flatten_reg_145(2),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(3),
      Q => indvar_flatten_reg_145(3),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(4),
      Q => indvar_flatten_reg_145(4),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(5),
      Q => indvar_flatten_reg_145(5),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(6),
      Q => indvar_flatten_reg_145(6),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(7),
      Q => indvar_flatten_reg_145(7),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(8),
      Q => indvar_flatten_reg_145(8),
      R => i_reg_156
    );
\indvar_flatten_reg_145_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => indvar_flatten_next_reg_847_reg(9),
      Q => indvar_flatten_reg_145(9),
      R => i_reg_156
    );
\input_img_addr_1_reg_881[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => tmp_21_cast_fu_403_p1(11),
      O => \input_img_addr_1_reg_881[11]_i_2_n_0\
    );
\input_img_addr_1_reg_881[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => tmp_21_cast_fu_403_p1(10),
      O => \input_img_addr_1_reg_881[11]_i_3_n_0\
    );
\input_img_addr_1_reg_881[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_3_cast_reg_827(9),
      O => \input_img_addr_1_reg_881[11]_i_4_n_0\
    );
\input_img_addr_1_reg_881[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(8),
      O => \input_img_addr_1_reg_881[11]_i_5_n_0\
    );
\input_img_addr_1_reg_881[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => tmp_s_reg_861(0),
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[0]\,
      O => \input_img_addr_1_reg_881[15]_i_10_n_0\
    );
\input_img_addr_1_reg_881[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \input_img_addr_1_reg_881[15]_i_11_n_0\
    );
\input_img_addr_1_reg_881[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => tmp_21_cast_fu_403_p1(15),
      O => \input_img_addr_1_reg_881[15]_i_2_n_0\
    );
\input_img_addr_1_reg_881[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => tmp_21_cast_fu_403_p1(14),
      O => \input_img_addr_1_reg_881[15]_i_3_n_0\
    );
\input_img_addr_1_reg_881[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => tmp_21_cast_fu_403_p1(13),
      O => \input_img_addr_1_reg_881[15]_i_4_n_0\
    );
\input_img_addr_1_reg_881[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => tmp_21_cast_fu_403_p1(12),
      O => \input_img_addr_1_reg_881[15]_i_5_n_0\
    );
\input_img_addr_1_reg_881[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \input_img_addr_1_reg_881[15]_i_7_n_0\
    );
\input_img_addr_1_reg_881[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[2]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(2),
      O => tmp_8_fu_337_p1(2)
    );
\input_img_addr_1_reg_881[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[1]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(1),
      O => tmp_8_fu_337_p1(1)
    );
\input_img_addr_1_reg_881[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[3]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(3),
      O => tmp_8_fu_337_p1(3)
    );
\input_img_addr_1_reg_881[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => tmp_21_cast_fu_403_p1(19),
      O => \input_img_addr_1_reg_881[19]_i_2_n_0\
    );
\input_img_addr_1_reg_881[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => tmp_21_cast_fu_403_p1(18),
      O => \input_img_addr_1_reg_881[19]_i_3_n_0\
    );
\input_img_addr_1_reg_881[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => tmp_21_cast_fu_403_p1(17),
      O => \input_img_addr_1_reg_881[19]_i_4_n_0\
    );
\input_img_addr_1_reg_881[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => tmp_21_cast_fu_403_p1(16),
      O => \input_img_addr_1_reg_881[19]_i_5_n_0\
    );
\input_img_addr_1_reg_881[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(6),
      O => tmp_8_fu_337_p1(6)
    );
\input_img_addr_1_reg_881[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[5]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(5),
      O => tmp_8_fu_337_p1(5)
    );
\input_img_addr_1_reg_881[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[4]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(4),
      O => tmp_8_fu_337_p1(4)
    );
\input_img_addr_1_reg_881[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[8]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(8),
      O => tmp_8_fu_337_p1(8)
    );
\input_img_addr_1_reg_881[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[7]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(7),
      O => tmp_8_fu_337_p1(7)
    );
\input_img_addr_1_reg_881[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      I1 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_1_reg_881[23]_i_3_n_0\
    );
\input_img_addr_1_reg_881[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \input_img_addr_1_reg_881_reg[23]_i_2_n_3\,
      I1 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_1_reg_881[23]_i_4_n_0\
    );
\input_img_addr_1_reg_881[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \input_img_addr_1_reg_881_reg[23]_i_2_n_3\,
      I1 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_1_reg_881[23]_i_5_n_0\
    );
\input_img_addr_1_reg_881[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      I1 => tmp_21_cast_fu_403_p1(20),
      O => \input_img_addr_1_reg_881[23]_i_6_n_0\
    );
\input_img_addr_1_reg_881[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[10]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(10),
      O => tmp_8_fu_337_p1(10)
    );
\input_img_addr_1_reg_881[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[9]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(9),
      O => tmp_8_fu_337_p1(9)
    );
\input_img_addr_1_reg_881[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      I1 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_1_reg_881[27]_i_2_n_0\
    );
\input_img_addr_1_reg_881[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      I1 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_1_reg_881[27]_i_3_n_0\
    );
\input_img_addr_1_reg_881[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      I1 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_1_reg_881[27]_i_4_n_0\
    );
\input_img_addr_1_reg_881[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      I1 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_1_reg_881[27]_i_5_n_0\
    );
\input_img_addr_1_reg_881[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      I1 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_1_reg_881[31]_i_2_n_0\
    );
\input_img_addr_1_reg_881[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      I1 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_1_reg_881[31]_i_3_n_0\
    );
\input_img_addr_1_reg_881[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      I1 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_1_reg_881[31]_i_4_n_0\
    );
\input_img_addr_1_reg_881[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      I1 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_1_reg_881[31]_i_5_n_0\
    );
\input_img_addr_1_reg_881[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(3),
      O => \input_img_addr_1_reg_881[3]_i_2_n_0\
    );
\input_img_addr_1_reg_881[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(2),
      O => \input_img_addr_1_reg_881[3]_i_3_n_0\
    );
\input_img_addr_1_reg_881[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(1),
      O => \input_img_addr_1_reg_881[3]_i_4_n_0\
    );
\input_img_addr_1_reg_881[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(0),
      O => \input_img_addr_1_reg_881[3]_i_5_n_0\
    );
\input_img_addr_1_reg_881[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(7),
      O => \input_img_addr_1_reg_881[7]_i_2_n_0\
    );
\input_img_addr_1_reg_881[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(6),
      O => \input_img_addr_1_reg_881[7]_i_3_n_0\
    );
\input_img_addr_1_reg_881[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(5),
      O => \input_img_addr_1_reg_881[7]_i_4_n_0\
    );
\input_img_addr_1_reg_881[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(4),
      O => \input_img_addr_1_reg_881[7]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(0),
      Q => input_img_addr_1_reg_881(0),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(10),
      Q => input_img_addr_1_reg_881(10),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(11),
      Q => input_img_addr_1_reg_881(11),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(11 downto 8),
      S(3) => \input_img_addr_1_reg_881[11]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[11]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[11]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[11]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(12),
      Q => input_img_addr_1_reg_881(12),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(13),
      Q => input_img_addr_1_reg_881(13),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(14),
      Q => input_img_addr_1_reg_881(14),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(15),
      Q => input_img_addr_1_reg_881(15),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(15 downto 12),
      S(3) => \input_img_addr_1_reg_881[15]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[15]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[15]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[15]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_1_reg_881_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \input_img_addr_1_reg_881[15]_i_7_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_21_cast_fu_403_p1(12 downto 10),
      O(0) => \NLW_input_img_addr_1_reg_881_reg[15]_i_6_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_8_fu_337_p1(2 downto 1),
      S(1) => \input_img_addr_1_reg_881[15]_i_10_n_0\,
      S(0) => \input_img_addr_1_reg_881[15]_i_11_n_0\
    );
\input_img_addr_1_reg_881_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(16),
      Q => input_img_addr_1_reg_881(16),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(17),
      Q => input_img_addr_1_reg_881(17),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(18),
      Q => input_img_addr_1_reg_881(18),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(19),
      Q => input_img_addr_1_reg_881(19),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(19 downto 16),
      S(3) => \input_img_addr_1_reg_881[19]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[19]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[19]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[19]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[19]_i_6_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[19]_i_6_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_21_cast_fu_403_p1(16 downto 13),
      S(3 downto 0) => tmp_8_fu_337_p1(6 downto 3)
    );
\input_img_addr_1_reg_881_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(1),
      Q => input_img_addr_1_reg_881(1),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(20),
      Q => input_img_addr_1_reg_881(20),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(21),
      Q => input_img_addr_1_reg_881(21),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(22),
      Q => input_img_addr_1_reg_881(22),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(23),
      Q => input_img_addr_1_reg_881(23),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp_3_cast_reg_827(22),
      DI(2) => \input_img_addr_1_reg_881_reg[23]_i_2_n_3\,
      DI(1 downto 0) => tmp_3_cast_reg_827(21 downto 20),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(23 downto 20),
      S(3) => \input_img_addr_1_reg_881[23]_i_3_n_0\,
      S(2) => \input_img_addr_1_reg_881[23]_i_4_n_0\,
      S(1) => \input_img_addr_1_reg_881[23]_i_5_n_0\,
      S(0) => \input_img_addr_1_reg_881[23]_i_6_n_0\
    );
\input_img_addr_1_reg_881_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[23]_i_7_n_0\,
      CO(3 downto 1) => \NLW_input_img_addr_1_reg_881_reg[23]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \input_img_addr_1_reg_881_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_input_img_addr_1_reg_881_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\input_img_addr_1_reg_881_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[19]_i_6_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[23]_i_7_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[23]_i_7_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[23]_i_7_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => tmp_21_cast_fu_403_p1(20 downto 17),
      S(3 downto 0) => tmp_8_fu_337_p1(10 downto 7)
    );
\input_img_addr_1_reg_881_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(24),
      Q => input_img_addr_1_reg_881(24),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(25),
      Q => input_img_addr_1_reg_881(25),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(26),
      Q => input_img_addr_1_reg_881(26),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(27),
      Q => input_img_addr_1_reg_881(27),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(26 downto 23),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(27 downto 24),
      S(3) => \input_img_addr_1_reg_881[27]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[27]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[27]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[27]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(28),
      Q => input_img_addr_1_reg_881(28),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(29),
      Q => input_img_addr_1_reg_881(29),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(2),
      Q => input_img_addr_1_reg_881(2),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(30),
      Q => input_img_addr_1_reg_881(30),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(31),
      Q => input_img_addr_1_reg_881(31),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_1_reg_881_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_1_reg_881_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_3_cast_reg_827(29 downto 27),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(31 downto 28),
      S(3) => \input_img_addr_1_reg_881[31]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[31]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[31]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[31]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(3),
      Q => input_img_addr_1_reg_881(3),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_1_reg_881_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(3 downto 0),
      S(3) => \input_img_addr_1_reg_881[3]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[3]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[3]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[3]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(4),
      Q => input_img_addr_1_reg_881(4),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(5),
      Q => input_img_addr_1_reg_881(5),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(6),
      Q => input_img_addr_1_reg_881(6),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(7),
      Q => input_img_addr_1_reg_881(7),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_1_reg_881_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_1_reg_881_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_1_reg_881_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_1_reg_881_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_1_reg_881_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum5_fu_417_p2(7 downto 4),
      S(3) => \input_img_addr_1_reg_881[7]_i_2_n_0\,
      S(2) => \input_img_addr_1_reg_881[7]_i_3_n_0\,
      S(1) => \input_img_addr_1_reg_881[7]_i_4_n_0\,
      S(0) => \input_img_addr_1_reg_881[7]_i_5_n_0\
    );
\input_img_addr_1_reg_881_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(8),
      Q => input_img_addr_1_reg_881(8),
      R => '0'
    );
\input_img_addr_1_reg_881_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => input_img2_sum5_fu_417_p2(9),
      Q => input_img_addr_1_reg_881(9),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(0),
      Q => input_img_addr_2_rea_reg_957(0),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(1),
      Q => input_img_addr_2_rea_reg_957(1),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(2),
      Q => input_img_addr_2_rea_reg_957(2),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(3),
      Q => input_img_addr_2_rea_reg_957(3),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(4),
      Q => input_img_addr_2_rea_reg_957(4),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(5),
      Q => input_img_addr_2_rea_reg_957(5),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(6),
      Q => input_img_addr_2_rea_reg_957(6),
      R => '0'
    );
\input_img_addr_2_rea_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY453_out,
      D => input_img_RDATA(7),
      Q => input_img_addr_2_rea_reg_957(7),
      R => '0'
    );
\input_img_addr_2_reg_916[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_2_reg_916[11]_i_10_n_0\
    );
\input_img_addr_2_reg_916[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \input_img_addr_2_reg_916_reg[15]_i_6_n_5\,
      O => \input_img_addr_2_reg_916[11]_i_2_n_0\
    );
\input_img_addr_2_reg_916[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \input_img_addr_2_reg_916_reg[15]_i_6_n_6\,
      O => \input_img_addr_2_reg_916[11]_i_3_n_0\
    );
\input_img_addr_2_reg_916[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \input_img_addr_2_reg_916_reg[15]_i_6_n_7\,
      O => \input_img_addr_2_reg_916[11]_i_4_n_0\
    );
\input_img_addr_2_reg_916[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \input_img_addr_2_reg_916_reg[11]_i_6_n_4\,
      O => \input_img_addr_2_reg_916[11]_i_5_n_0\
    );
\input_img_addr_2_reg_916[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_2_reg_916[11]_i_7_n_0\
    );
\input_img_addr_2_reg_916[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_2_reg_916[11]_i_8_n_0\
    );
\input_img_addr_2_reg_916[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_2_reg_916[11]_i_9_n_0\
    );
\input_img_addr_2_reg_916[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_894(9),
      O => \input_img_addr_2_reg_916[15]_i_10_n_0\
    );
\input_img_addr_2_reg_916[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_7_n_5\,
      O => \input_img_addr_2_reg_916[15]_i_2_n_0\
    );
\input_img_addr_2_reg_916[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_7_n_6\,
      O => \input_img_addr_2_reg_916[15]_i_3_n_0\
    );
\input_img_addr_2_reg_916[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_7_n_7\,
      O => \input_img_addr_2_reg_916[15]_i_4_n_0\
    );
\input_img_addr_2_reg_916[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \input_img_addr_2_reg_916_reg[15]_i_6_n_4\,
      O => \input_img_addr_2_reg_916[15]_i_5_n_0\
    );
\input_img_addr_2_reg_916[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(12),
      O => \input_img_addr_2_reg_916[15]_i_7_n_0\
    );
\input_img_addr_2_reg_916[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(11),
      O => \input_img_addr_2_reg_916[15]_i_8_n_0\
    );
\input_img_addr_2_reg_916[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(10),
      O => \input_img_addr_2_reg_916[15]_i_9_n_0\
    );
\input_img_addr_2_reg_916[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(17),
      O => \input_img_addr_2_reg_916[19]_i_10_n_0\
    );
\input_img_addr_2_reg_916[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(16),
      O => \input_img_addr_2_reg_916[19]_i_11_n_0\
    );
\input_img_addr_2_reg_916[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(15),
      O => \input_img_addr_2_reg_916[19]_i_12_n_0\
    );
\input_img_addr_2_reg_916[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(14),
      O => \input_img_addr_2_reg_916[19]_i_13_n_0\
    );
\input_img_addr_2_reg_916[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(13),
      O => \input_img_addr_2_reg_916[19]_i_14_n_0\
    );
\input_img_addr_2_reg_916[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_6_n_5\,
      O => \input_img_addr_2_reg_916[19]_i_2_n_0\
    );
\input_img_addr_2_reg_916[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_6_n_6\,
      O => \input_img_addr_2_reg_916[19]_i_3_n_0\
    );
\input_img_addr_2_reg_916[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_6_n_7\,
      O => \input_img_addr_2_reg_916[19]_i_4_n_0\
    );
\input_img_addr_2_reg_916[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \input_img_addr_2_reg_916_reg[19]_i_7_n_4\,
      O => \input_img_addr_2_reg_916[19]_i_5_n_0\
    );
\input_img_addr_2_reg_916[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(19),
      O => \input_img_addr_2_reg_916[19]_i_8_n_0\
    );
\input_img_addr_2_reg_916[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_101_cast_reg_875(18),
      O => \input_img_addr_2_reg_916[19]_i_9_n_0\
    );
\input_img_addr_2_reg_916[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_2_reg_916[23]_i_2_n_0\
    );
\input_img_addr_2_reg_916[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_2_reg_916[23]_i_3_n_0\
    );
\input_img_addr_2_reg_916[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_2_reg_916[23]_i_4_n_0\
    );
\input_img_addr_2_reg_916[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_2_reg_916[23]_i_5_n_0\
    );
\input_img_addr_2_reg_916[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_2_reg_916[27]_i_2_n_0\
    );
\input_img_addr_2_reg_916[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_2_reg_916[27]_i_3_n_0\
    );
\input_img_addr_2_reg_916[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_2_reg_916[27]_i_4_n_0\
    );
\input_img_addr_2_reg_916[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_2_reg_916[27]_i_5_n_0\
    );
\input_img_addr_2_reg_916[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_2_reg_916[31]_i_2_n_0\
    );
\input_img_addr_2_reg_916[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_2_reg_916[31]_i_3_n_0\
    );
\input_img_addr_2_reg_916[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_2_reg_916[31]_i_4_n_0\
    );
\input_img_addr_2_reg_916[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_2_reg_916[31]_i_5_n_0\
    );
\input_img_addr_2_reg_916[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \input_img_addr_2_reg_916_reg[7]_i_6_n_5\,
      O => \input_img_addr_2_reg_916[3]_i_2_n_0\
    );
\input_img_addr_2_reg_916[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \input_img_addr_2_reg_916_reg[7]_i_6_n_6\,
      O => \input_img_addr_2_reg_916[3]_i_3_n_0\
    );
\input_img_addr_2_reg_916[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \input_img_addr_2_reg_916_reg[3]_i_6_n_0\,
      O => \input_img_addr_2_reg_916[3]_i_4_n_0\
    );
\input_img_addr_2_reg_916[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_2_reg_916[3]_i_5_n_0\
    );
\input_img_addr_2_reg_916[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_2_reg_916[7]_i_10_n_0\
    );
\input_img_addr_2_reg_916[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \input_img_addr_2_reg_916_reg[11]_i_6_n_5\,
      O => \input_img_addr_2_reg_916[7]_i_2_n_0\
    );
\input_img_addr_2_reg_916[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \input_img_addr_2_reg_916_reg[11]_i_6_n_6\,
      O => \input_img_addr_2_reg_916[7]_i_3_n_0\
    );
\input_img_addr_2_reg_916[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \input_img_addr_2_reg_916_reg[11]_i_6_n_7\,
      O => \input_img_addr_2_reg_916[7]_i_4_n_0\
    );
\input_img_addr_2_reg_916[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \input_img_addr_2_reg_916_reg[7]_i_6_n_4\,
      O => \input_img_addr_2_reg_916[7]_i_5_n_0\
    );
\input_img_addr_2_reg_916[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_2_reg_916[7]_i_7_n_0\
    );
\input_img_addr_2_reg_916[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_2_reg_916[7]_i_8_n_0\
    );
\input_img_addr_2_reg_916[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_2_reg_916[7]_i_9_n_0\
    );
\input_img_addr_2_reg_916_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(10),
      Q => input_img_addr_2_reg_916(10),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(11),
      Q => input_img_addr_2_reg_916(11),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum6_fu_489_p2(11 downto 8),
      S(3) => \input_img_addr_2_reg_916[11]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[11]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[11]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[11]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_2_reg_916_reg[11]_i_6_n_4\,
      O(2) => \input_img_addr_2_reg_916_reg[11]_i_6_n_5\,
      O(1) => \input_img_addr_2_reg_916_reg[11]_i_6_n_6\,
      O(0) => \input_img_addr_2_reg_916_reg[11]_i_6_n_7\,
      S(3) => \input_img_addr_2_reg_916[11]_i_7_n_0\,
      S(2) => \input_img_addr_2_reg_916[11]_i_8_n_0\,
      S(1) => \input_img_addr_2_reg_916[11]_i_9_n_0\,
      S(0) => \input_img_addr_2_reg_916[11]_i_10_n_0\
    );
\input_img_addr_2_reg_916_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(12),
      Q => input_img_addr_2_reg_916(12),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(13),
      Q => input_img_addr_2_reg_916(13),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(14),
      Q => input_img_addr_2_reg_916(14),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(15),
      Q => input_img_addr_2_reg_916(15),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum6_fu_489_p2(15 downto 12),
      S(3) => \input_img_addr_2_reg_916[15]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[15]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[15]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[15]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_2_reg_916_reg[15]_i_6_n_4\,
      O(2) => \input_img_addr_2_reg_916_reg[15]_i_6_n_5\,
      O(1) => \input_img_addr_2_reg_916_reg[15]_i_6_n_6\,
      O(0) => \input_img_addr_2_reg_916_reg[15]_i_6_n_7\,
      S(3) => \input_img_addr_2_reg_916[15]_i_7_n_0\,
      S(2) => \input_img_addr_2_reg_916[15]_i_8_n_0\,
      S(1) => \input_img_addr_2_reg_916[15]_i_9_n_0\,
      S(0) => \input_img_addr_2_reg_916[15]_i_10_n_0\
    );
\input_img_addr_2_reg_916_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(16),
      Q => input_img_addr_2_reg_916(16),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(17),
      Q => input_img_addr_2_reg_916(17),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(18),
      Q => input_img_addr_2_reg_916(18),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(19),
      Q => input_img_addr_2_reg_916(19),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum6_fu_489_p2(19 downto 16),
      S(3) => \input_img_addr_2_reg_916[19]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[19]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[19]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[19]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_2_reg_916_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_2_reg_916_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_2_reg_916_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2) => \input_img_addr_2_reg_916_reg[19]_i_6_n_5\,
      O(1) => \input_img_addr_2_reg_916_reg[19]_i_6_n_6\,
      O(0) => \input_img_addr_2_reg_916_reg[19]_i_6_n_7\,
      S(3) => '0',
      S(2) => \input_img_addr_2_reg_916[19]_i_8_n_0\,
      S(1) => \input_img_addr_2_reg_916[19]_i_9_n_0\,
      S(0) => \input_img_addr_2_reg_916[19]_i_10_n_0\
    );
\input_img_addr_2_reg_916_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_2_reg_916_reg[19]_i_7_n_4\,
      O(2) => \input_img_addr_2_reg_916_reg[19]_i_7_n_5\,
      O(1) => \input_img_addr_2_reg_916_reg[19]_i_7_n_6\,
      O(0) => \input_img_addr_2_reg_916_reg[19]_i_7_n_7\,
      S(3) => \input_img_addr_2_reg_916[19]_i_11_n_0\,
      S(2) => \input_img_addr_2_reg_916[19]_i_12_n_0\,
      S(1) => \input_img_addr_2_reg_916[19]_i_13_n_0\,
      S(0) => \input_img_addr_2_reg_916[19]_i_14_n_0\
    );
\input_img_addr_2_reg_916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(1),
      Q => input_img_addr_2_reg_916(1),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(20),
      Q => input_img_addr_2_reg_916(20),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(21),
      Q => input_img_addr_2_reg_916(21),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(22),
      Q => input_img_addr_2_reg_916(22),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(23),
      Q => input_img_addr_2_reg_916(23),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum6_fu_489_p2(23 downto 20),
      S(3) => \input_img_addr_2_reg_916[23]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[23]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[23]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[23]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(24),
      Q => input_img_addr_2_reg_916(24),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(25),
      Q => input_img_addr_2_reg_916(25),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(26),
      Q => input_img_addr_2_reg_916(26),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(27),
      Q => input_img_addr_2_reg_916(27),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum6_fu_489_p2(27 downto 24),
      S(3) => \input_img_addr_2_reg_916[27]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[27]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[27]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[27]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(28),
      Q => input_img_addr_2_reg_916(28),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(29),
      Q => input_img_addr_2_reg_916(29),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(2),
      Q => input_img_addr_2_reg_916(2),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(30),
      Q => input_img_addr_2_reg_916(30),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(31),
      Q => input_img_addr_2_reg_916(31),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_2_reg_916_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_2_reg_916_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum6_fu_489_p2(31 downto 28),
      S(3) => \input_img_addr_2_reg_916[31]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[31]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[31]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[31]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(3),
      Q => input_img_addr_2_reg_916(3),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_2_reg_916_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 1) => input_img2_sum6_fu_489_p2(3 downto 1),
      O(0) => \NLW_input_img_addr_2_reg_916_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_2_reg_916[3]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[3]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[3]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[3]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[3]_i_6_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \input_img_addr_2_reg_916_reg[3]_i_6_n_0\,
      S(3 downto 1) => \NLW_input_img_addr_2_reg_916_reg[3]_i_6_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => tmp_10_2_cast4_reg_899(1)
    );
\input_img_addr_2_reg_916_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(4),
      Q => input_img_addr_2_reg_916(4),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(5),
      Q => input_img_addr_2_reg_916(5),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(6),
      Q => input_img_addr_2_reg_916(6),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(7),
      Q => input_img_addr_2_reg_916(7),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_916_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_916_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum6_fu_489_p2(7 downto 4),
      S(3) => \input_img_addr_2_reg_916[7]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_916[7]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_916[7]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_916[7]_i_5_n_0\
    );
\input_img_addr_2_reg_916_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_2_reg_916_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_2_reg_916_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_2_reg_916_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_2_reg_916_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_2_reg_916_reg[7]_i_6_n_4\,
      O(2) => \input_img_addr_2_reg_916_reg[7]_i_6_n_5\,
      O(1) => \input_img_addr_2_reg_916_reg[7]_i_6_n_6\,
      O(0) => \NLW_input_img_addr_2_reg_916_reg[7]_i_6_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_2_reg_916[7]_i_7_n_0\,
      S(2) => \input_img_addr_2_reg_916[7]_i_8_n_0\,
      S(1) => \input_img_addr_2_reg_916[7]_i_9_n_0\,
      S(0) => \input_img_addr_2_reg_916[7]_i_10_n_0\
    );
\input_img_addr_2_reg_916_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(8),
      Q => input_img_addr_2_reg_916(8),
      R => '0'
    );
\input_img_addr_2_reg_916_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum6_fu_489_p2(9),
      Q => input_img_addr_2_reg_916(9),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(0),
      Q => input_img_addr_3_rea_reg_962(0),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(1),
      Q => input_img_addr_3_rea_reg_962(1),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(2),
      Q => input_img_addr_3_rea_reg_962(2),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(3),
      Q => input_img_addr_3_rea_reg_962(3),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(4),
      Q => input_img_addr_3_rea_reg_962(4),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(5),
      Q => input_img_addr_3_rea_reg_962(5),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(6),
      Q => input_img_addr_3_rea_reg_962(6),
      R => '0'
    );
\input_img_addr_3_rea_reg_962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(7),
      Q => input_img_addr_3_rea_reg_962(7),
      R => '0'
    );
\input_img_addr_3_reg_922[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_3_reg_922[11]_i_10_n_0\
    );
\input_img_addr_3_reg_922[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \input_img_addr_3_reg_922_reg[15]_i_6_n_5\,
      O => \input_img_addr_3_reg_922[11]_i_2_n_0\
    );
\input_img_addr_3_reg_922[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \input_img_addr_3_reg_922_reg[15]_i_6_n_6\,
      O => \input_img_addr_3_reg_922[11]_i_3_n_0\
    );
\input_img_addr_3_reg_922[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \input_img_addr_3_reg_922_reg[15]_i_6_n_7\,
      O => \input_img_addr_3_reg_922[11]_i_4_n_0\
    );
\input_img_addr_3_reg_922[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \input_img_addr_3_reg_922_reg[11]_i_6_n_4\,
      O => \input_img_addr_3_reg_922[11]_i_5_n_0\
    );
\input_img_addr_3_reg_922[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_3_reg_922[11]_i_7_n_0\
    );
\input_img_addr_3_reg_922[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_3_reg_922[11]_i_8_n_0\
    );
\input_img_addr_3_reg_922[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_3_reg_922[11]_i_9_n_0\
    );
\input_img_addr_3_reg_922[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_894(9),
      O => \input_img_addr_3_reg_922[15]_i_10_n_0\
    );
\input_img_addr_3_reg_922[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_7_n_5\,
      O => \input_img_addr_3_reg_922[15]_i_2_n_0\
    );
\input_img_addr_3_reg_922[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_7_n_6\,
      O => \input_img_addr_3_reg_922[15]_i_3_n_0\
    );
\input_img_addr_3_reg_922[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_7_n_7\,
      O => \input_img_addr_3_reg_922[15]_i_4_n_0\
    );
\input_img_addr_3_reg_922[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \input_img_addr_3_reg_922_reg[15]_i_6_n_4\,
      O => \input_img_addr_3_reg_922[15]_i_5_n_0\
    );
\input_img_addr_3_reg_922[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(12),
      O => \input_img_addr_3_reg_922[15]_i_7_n_0\
    );
\input_img_addr_3_reg_922[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(11),
      O => \input_img_addr_3_reg_922[15]_i_8_n_0\
    );
\input_img_addr_3_reg_922[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(10),
      O => \input_img_addr_3_reg_922[15]_i_9_n_0\
    );
\input_img_addr_3_reg_922[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(17),
      O => \input_img_addr_3_reg_922[19]_i_10_n_0\
    );
\input_img_addr_3_reg_922[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(16),
      O => \input_img_addr_3_reg_922[19]_i_11_n_0\
    );
\input_img_addr_3_reg_922[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(15),
      O => \input_img_addr_3_reg_922[19]_i_12_n_0\
    );
\input_img_addr_3_reg_922[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(14),
      O => \input_img_addr_3_reg_922[19]_i_13_n_0\
    );
\input_img_addr_3_reg_922[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(13),
      O => \input_img_addr_3_reg_922[19]_i_14_n_0\
    );
\input_img_addr_3_reg_922[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_6_n_5\,
      O => \input_img_addr_3_reg_922[19]_i_2_n_0\
    );
\input_img_addr_3_reg_922[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_6_n_6\,
      O => \input_img_addr_3_reg_922[19]_i_3_n_0\
    );
\input_img_addr_3_reg_922[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_6_n_7\,
      O => \input_img_addr_3_reg_922[19]_i_4_n_0\
    );
\input_img_addr_3_reg_922[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \input_img_addr_3_reg_922_reg[19]_i_7_n_4\,
      O => \input_img_addr_3_reg_922[19]_i_5_n_0\
    );
\input_img_addr_3_reg_922[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(19),
      O => \input_img_addr_3_reg_922[19]_i_8_n_0\
    );
\input_img_addr_3_reg_922[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_887(18),
      O => \input_img_addr_3_reg_922[19]_i_9_n_0\
    );
\input_img_addr_3_reg_922[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_3_reg_922[23]_i_2_n_0\
    );
\input_img_addr_3_reg_922[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_3_reg_922[23]_i_3_n_0\
    );
\input_img_addr_3_reg_922[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_3_reg_922[23]_i_4_n_0\
    );
\input_img_addr_3_reg_922[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_3_reg_922[23]_i_5_n_0\
    );
\input_img_addr_3_reg_922[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_3_reg_922[27]_i_2_n_0\
    );
\input_img_addr_3_reg_922[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_3_reg_922[27]_i_3_n_0\
    );
\input_img_addr_3_reg_922[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_3_reg_922[27]_i_4_n_0\
    );
\input_img_addr_3_reg_922[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_3_reg_922[27]_i_5_n_0\
    );
\input_img_addr_3_reg_922[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_3_reg_922[31]_i_2_n_0\
    );
\input_img_addr_3_reg_922[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_3_reg_922[31]_i_3_n_0\
    );
\input_img_addr_3_reg_922[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_3_reg_922[31]_i_4_n_0\
    );
\input_img_addr_3_reg_922[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_3_reg_922[31]_i_5_n_0\
    );
\input_img_addr_3_reg_922[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \input_img_addr_3_reg_922_reg[7]_i_6_n_5\,
      O => \input_img_addr_3_reg_922[3]_i_2_n_0\
    );
\input_img_addr_3_reg_922[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \input_img_addr_3_reg_922_reg[7]_i_6_n_6\,
      O => \input_img_addr_3_reg_922[3]_i_3_n_0\
    );
\input_img_addr_3_reg_922[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \input_img_addr_5_reg_934_reg[7]_i_6_n_7\,
      O => \input_img_addr_3_reg_922[3]_i_4_n_0\
    );
\input_img_addr_3_reg_922[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_3_reg_922[3]_i_5_n_0\
    );
\input_img_addr_3_reg_922[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_3_reg_922[7]_i_10_n_0\
    );
\input_img_addr_3_reg_922[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \input_img_addr_3_reg_922_reg[11]_i_6_n_5\,
      O => \input_img_addr_3_reg_922[7]_i_2_n_0\
    );
\input_img_addr_3_reg_922[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \input_img_addr_3_reg_922_reg[11]_i_6_n_6\,
      O => \input_img_addr_3_reg_922[7]_i_3_n_0\
    );
\input_img_addr_3_reg_922[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \input_img_addr_3_reg_922_reg[11]_i_6_n_7\,
      O => \input_img_addr_3_reg_922[7]_i_4_n_0\
    );
\input_img_addr_3_reg_922[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \input_img_addr_3_reg_922_reg[7]_i_6_n_4\,
      O => \input_img_addr_3_reg_922[7]_i_5_n_0\
    );
\input_img_addr_3_reg_922[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_3_reg_922[7]_i_7_n_0\
    );
\input_img_addr_3_reg_922[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_3_reg_922[7]_i_8_n_0\
    );
\input_img_addr_3_reg_922[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_3_reg_922[7]_i_9_n_0\
    );
\input_img_addr_3_reg_922_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(10),
      Q => input_img_addr_3_reg_922(10),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(11),
      Q => input_img_addr_3_reg_922(11),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum7_fu_513_p2(11 downto 8),
      S(3) => \input_img_addr_3_reg_922[11]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[11]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[11]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[11]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(8 downto 5),
      O(3) => \input_img_addr_3_reg_922_reg[11]_i_6_n_4\,
      O(2) => \input_img_addr_3_reg_922_reg[11]_i_6_n_5\,
      O(1) => \input_img_addr_3_reg_922_reg[11]_i_6_n_6\,
      O(0) => \input_img_addr_3_reg_922_reg[11]_i_6_n_7\,
      S(3) => \input_img_addr_3_reg_922[11]_i_7_n_0\,
      S(2) => \input_img_addr_3_reg_922[11]_i_8_n_0\,
      S(1) => \input_img_addr_3_reg_922[11]_i_9_n_0\,
      S(0) => \input_img_addr_3_reg_922[11]_i_10_n_0\
    );
\input_img_addr_3_reg_922_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(12),
      Q => input_img_addr_3_reg_922(12),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(13),
      Q => input_img_addr_3_reg_922(13),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(14),
      Q => input_img_addr_3_reg_922(14),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(15),
      Q => input_img_addr_3_reg_922(15),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum7_fu_513_p2(15 downto 12),
      S(3) => \input_img_addr_3_reg_922[15]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[15]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[15]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[15]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_10_1_reg_887(12 downto 10),
      DI(0) => tmp_10_2_reg_894(9),
      O(3) => \input_img_addr_3_reg_922_reg[15]_i_6_n_4\,
      O(2) => \input_img_addr_3_reg_922_reg[15]_i_6_n_5\,
      O(1) => \input_img_addr_3_reg_922_reg[15]_i_6_n_6\,
      O(0) => \input_img_addr_3_reg_922_reg[15]_i_6_n_7\,
      S(3) => \input_img_addr_3_reg_922[15]_i_7_n_0\,
      S(2) => \input_img_addr_3_reg_922[15]_i_8_n_0\,
      S(1) => \input_img_addr_3_reg_922[15]_i_9_n_0\,
      S(0) => \input_img_addr_3_reg_922[15]_i_10_n_0\
    );
\input_img_addr_3_reg_922_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(16),
      Q => input_img_addr_3_reg_922(16),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(17),
      Q => input_img_addr_3_reg_922(17),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(18),
      Q => input_img_addr_3_reg_922(18),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(19),
      Q => input_img_addr_3_reg_922(19),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum7_fu_513_p2(19 downto 16),
      S(3) => \input_img_addr_3_reg_922[19]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[19]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[19]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[19]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_3_reg_922_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_3_reg_922_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_10_1_reg_887(18 downto 17),
      O(3) => \NLW_input_img_addr_3_reg_922_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2) => \input_img_addr_3_reg_922_reg[19]_i_6_n_5\,
      O(1) => \input_img_addr_3_reg_922_reg[19]_i_6_n_6\,
      O(0) => \input_img_addr_3_reg_922_reg[19]_i_6_n_7\,
      S(3) => '0',
      S(2) => \input_img_addr_3_reg_922[19]_i_8_n_0\,
      S(1) => \input_img_addr_3_reg_922[19]_i_9_n_0\,
      S(0) => \input_img_addr_3_reg_922[19]_i_10_n_0\
    );
\input_img_addr_3_reg_922_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_1_reg_887(16 downto 13),
      O(3) => \input_img_addr_3_reg_922_reg[19]_i_7_n_4\,
      O(2) => \input_img_addr_3_reg_922_reg[19]_i_7_n_5\,
      O(1) => \input_img_addr_3_reg_922_reg[19]_i_7_n_6\,
      O(0) => \input_img_addr_3_reg_922_reg[19]_i_7_n_7\,
      S(3) => \input_img_addr_3_reg_922[19]_i_11_n_0\,
      S(2) => \input_img_addr_3_reg_922[19]_i_12_n_0\,
      S(1) => \input_img_addr_3_reg_922[19]_i_13_n_0\,
      S(0) => \input_img_addr_3_reg_922[19]_i_14_n_0\
    );
\input_img_addr_3_reg_922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(1),
      Q => input_img_addr_3_reg_922(1),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(20),
      Q => input_img_addr_3_reg_922(20),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(21),
      Q => input_img_addr_3_reg_922(21),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(22),
      Q => input_img_addr_3_reg_922(22),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(23),
      Q => input_img_addr_3_reg_922(23),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum7_fu_513_p2(23 downto 20),
      S(3) => \input_img_addr_3_reg_922[23]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[23]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[23]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[23]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(24),
      Q => input_img_addr_3_reg_922(24),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(25),
      Q => input_img_addr_3_reg_922(25),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(26),
      Q => input_img_addr_3_reg_922(26),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(27),
      Q => input_img_addr_3_reg_922(27),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum7_fu_513_p2(27 downto 24),
      S(3) => \input_img_addr_3_reg_922[27]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[27]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[27]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[27]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(28),
      Q => input_img_addr_3_reg_922(28),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(29),
      Q => input_img_addr_3_reg_922(29),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(2),
      Q => input_img_addr_3_reg_922(2),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(30),
      Q => input_img_addr_3_reg_922(30),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(31),
      Q => input_img_addr_3_reg_922(31),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_3_reg_922_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_3_reg_922_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum7_fu_513_p2(31 downto 28),
      S(3) => \input_img_addr_3_reg_922[31]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[31]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[31]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[31]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(3),
      Q => input_img_addr_3_reg_922(3),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_3_reg_922_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 1) => input_img2_sum7_fu_513_p2(3 downto 1),
      O(0) => \NLW_input_img_addr_3_reg_922_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_3_reg_922[3]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[3]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[3]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[3]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(4),
      Q => input_img_addr_3_reg_922(4),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(5),
      Q => input_img_addr_3_reg_922(5),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(6),
      Q => input_img_addr_3_reg_922(6),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(7),
      Q => input_img_addr_3_reg_922(7),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_922_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_922_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum7_fu_513_p2(7 downto 4),
      S(3) => \input_img_addr_3_reg_922[7]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_922[7]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_922[7]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_922[7]_i_5_n_0\
    );
\input_img_addr_3_reg_922_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_3_reg_922_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_3_reg_922_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_3_reg_922_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_3_reg_922_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(4 downto 1),
      O(3) => \input_img_addr_3_reg_922_reg[7]_i_6_n_4\,
      O(2) => \input_img_addr_3_reg_922_reg[7]_i_6_n_5\,
      O(1) => \input_img_addr_3_reg_922_reg[7]_i_6_n_6\,
      O(0) => \NLW_input_img_addr_3_reg_922_reg[7]_i_6_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_3_reg_922[7]_i_7_n_0\,
      S(2) => \input_img_addr_3_reg_922[7]_i_8_n_0\,
      S(1) => \input_img_addr_3_reg_922[7]_i_9_n_0\,
      S(0) => \input_img_addr_3_reg_922[7]_i_10_n_0\
    );
\input_img_addr_3_reg_922_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(8),
      Q => input_img_addr_3_reg_922(8),
      R => '0'
    );
\input_img_addr_3_reg_922_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum7_fu_513_p2(9),
      Q => input_img_addr_3_reg_922(9),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(0),
      Q => input_img_addr_4_rea_reg_967(0),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(1),
      Q => input_img_addr_4_rea_reg_967(1),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(2),
      Q => input_img_addr_4_rea_reg_967(2),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(3),
      Q => input_img_addr_4_rea_reg_967(3),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(4),
      Q => input_img_addr_4_rea_reg_967(4),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(5),
      Q => input_img_addr_4_rea_reg_967(5),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(6),
      Q => input_img_addr_4_rea_reg_967(6),
      R => '0'
    );
\input_img_addr_4_rea_reg_967_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY2,
      D => input_img_RDATA(7),
      Q => input_img_addr_4_rea_reg_967(7),
      R => '0'
    );
\input_img_addr_4_reg_928[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_4_reg_928[11]_i_10_n_0\
    );
\input_img_addr_4_reg_928[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \input_img_addr_4_reg_928_reg[15]_i_6_n_5\,
      O => \input_img_addr_4_reg_928[11]_i_2_n_0\
    );
\input_img_addr_4_reg_928[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \input_img_addr_4_reg_928_reg[15]_i_6_n_6\,
      O => \input_img_addr_4_reg_928[11]_i_3_n_0\
    );
\input_img_addr_4_reg_928[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \input_img_addr_4_reg_928_reg[15]_i_6_n_7\,
      O => \input_img_addr_4_reg_928[11]_i_4_n_0\
    );
\input_img_addr_4_reg_928[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \input_img_addr_4_reg_928_reg[11]_i_6_n_4\,
      O => \input_img_addr_4_reg_928[11]_i_5_n_0\
    );
\input_img_addr_4_reg_928[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_4_reg_928[11]_i_7_n_0\
    );
\input_img_addr_4_reg_928[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_4_reg_928[11]_i_8_n_0\
    );
\input_img_addr_4_reg_928[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_4_reg_928[11]_i_9_n_0\
    );
\input_img_addr_4_reg_928[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_894(9),
      O => \input_img_addr_4_reg_928[15]_i_10_n_0\
    );
\input_img_addr_4_reg_928[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_7_n_5\,
      O => \input_img_addr_4_reg_928[15]_i_2_n_0\
    );
\input_img_addr_4_reg_928[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_7_n_6\,
      O => \input_img_addr_4_reg_928[15]_i_3_n_0\
    );
\input_img_addr_4_reg_928[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_7_n_7\,
      O => \input_img_addr_4_reg_928[15]_i_4_n_0\
    );
\input_img_addr_4_reg_928[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \input_img_addr_4_reg_928_reg[15]_i_6_n_4\,
      O => \input_img_addr_4_reg_928[15]_i_5_n_0\
    );
\input_img_addr_4_reg_928[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(12),
      O => \input_img_addr_4_reg_928[15]_i_7_n_0\
    );
\input_img_addr_4_reg_928[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(11),
      O => \input_img_addr_4_reg_928[15]_i_8_n_0\
    );
\input_img_addr_4_reg_928[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(10),
      O => \input_img_addr_4_reg_928[15]_i_9_n_0\
    );
\input_img_addr_4_reg_928[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(17),
      O => \input_img_addr_4_reg_928[19]_i_10_n_0\
    );
\input_img_addr_4_reg_928[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(16),
      O => \input_img_addr_4_reg_928[19]_i_11_n_0\
    );
\input_img_addr_4_reg_928[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(15),
      O => \input_img_addr_4_reg_928[19]_i_12_n_0\
    );
\input_img_addr_4_reg_928[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(14),
      O => \input_img_addr_4_reg_928[19]_i_13_n_0\
    );
\input_img_addr_4_reg_928[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(13),
      O => \input_img_addr_4_reg_928[19]_i_14_n_0\
    );
\input_img_addr_4_reg_928[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_6_n_5\,
      O => \input_img_addr_4_reg_928[19]_i_2_n_0\
    );
\input_img_addr_4_reg_928[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_6_n_6\,
      O => \input_img_addr_4_reg_928[19]_i_3_n_0\
    );
\input_img_addr_4_reg_928[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_6_n_7\,
      O => \input_img_addr_4_reg_928[19]_i_4_n_0\
    );
\input_img_addr_4_reg_928[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \input_img_addr_4_reg_928_reg[19]_i_7_n_4\,
      O => \input_img_addr_4_reg_928[19]_i_5_n_0\
    );
\input_img_addr_4_reg_928[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(19),
      O => \input_img_addr_4_reg_928[19]_i_8_n_0\
    );
\input_img_addr_4_reg_928[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_887(18),
      O => \input_img_addr_4_reg_928[19]_i_9_n_0\
    );
\input_img_addr_4_reg_928[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_4_reg_928[23]_i_2_n_0\
    );
\input_img_addr_4_reg_928[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_4_reg_928[23]_i_3_n_0\
    );
\input_img_addr_4_reg_928[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_4_reg_928[23]_i_4_n_0\
    );
\input_img_addr_4_reg_928[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_4_reg_928[23]_i_5_n_0\
    );
\input_img_addr_4_reg_928[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_4_reg_928[27]_i_2_n_0\
    );
\input_img_addr_4_reg_928[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_4_reg_928[27]_i_3_n_0\
    );
\input_img_addr_4_reg_928[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_4_reg_928[27]_i_4_n_0\
    );
\input_img_addr_4_reg_928[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_4_reg_928[27]_i_5_n_0\
    );
\input_img_addr_4_reg_928[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_4_reg_928[31]_i_2_n_0\
    );
\input_img_addr_4_reg_928[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_4_reg_928[31]_i_3_n_0\
    );
\input_img_addr_4_reg_928[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_4_reg_928[31]_i_4_n_0\
    );
\input_img_addr_4_reg_928[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_4_reg_928[31]_i_5_n_0\
    );
\input_img_addr_4_reg_928[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \input_img_addr_4_reg_928_reg[7]_i_6_n_5\,
      O => \input_img_addr_4_reg_928[3]_i_2_n_0\
    );
\input_img_addr_4_reg_928[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \input_img_addr_4_reg_928_reg[7]_i_6_n_6\,
      O => \input_img_addr_4_reg_928[3]_i_3_n_0\
    );
\input_img_addr_4_reg_928[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \input_img_addr_4_reg_928_reg[3]_i_6_n_0\,
      O => \input_img_addr_4_reg_928[3]_i_4_n_0\
    );
\input_img_addr_4_reg_928[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_4_reg_928[3]_i_5_n_0\
    );
\input_img_addr_4_reg_928[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_4_reg_928[7]_i_10_n_0\
    );
\input_img_addr_4_reg_928[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \input_img_addr_4_reg_928_reg[11]_i_6_n_5\,
      O => \input_img_addr_4_reg_928[7]_i_2_n_0\
    );
\input_img_addr_4_reg_928[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \input_img_addr_4_reg_928_reg[11]_i_6_n_6\,
      O => \input_img_addr_4_reg_928[7]_i_3_n_0\
    );
\input_img_addr_4_reg_928[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \input_img_addr_4_reg_928_reg[11]_i_6_n_7\,
      O => \input_img_addr_4_reg_928[7]_i_4_n_0\
    );
\input_img_addr_4_reg_928[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \input_img_addr_4_reg_928_reg[7]_i_6_n_4\,
      O => \input_img_addr_4_reg_928[7]_i_5_n_0\
    );
\input_img_addr_4_reg_928[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_4_reg_928[7]_i_7_n_0\
    );
\input_img_addr_4_reg_928[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_4_reg_928[7]_i_8_n_0\
    );
\input_img_addr_4_reg_928[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_4_reg_928[7]_i_9_n_0\
    );
\input_img_addr_4_reg_928_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(10),
      Q => input_img_addr_4_reg_928(10),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(11),
      Q => input_img_addr_4_reg_928(11),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum8_fu_537_p2(11 downto 8),
      S(3) => \input_img_addr_4_reg_928[11]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[11]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[11]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[11]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_4_reg_928_reg[11]_i_6_n_4\,
      O(2) => \input_img_addr_4_reg_928_reg[11]_i_6_n_5\,
      O(1) => \input_img_addr_4_reg_928_reg[11]_i_6_n_6\,
      O(0) => \input_img_addr_4_reg_928_reg[11]_i_6_n_7\,
      S(3) => \input_img_addr_4_reg_928[11]_i_7_n_0\,
      S(2) => \input_img_addr_4_reg_928[11]_i_8_n_0\,
      S(1) => \input_img_addr_4_reg_928[11]_i_9_n_0\,
      S(0) => \input_img_addr_4_reg_928[11]_i_10_n_0\
    );
\input_img_addr_4_reg_928_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(12),
      Q => input_img_addr_4_reg_928(12),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(13),
      Q => input_img_addr_4_reg_928(13),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(14),
      Q => input_img_addr_4_reg_928(14),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(15),
      Q => input_img_addr_4_reg_928(15),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum8_fu_537_p2(15 downto 12),
      S(3) => \input_img_addr_4_reg_928[15]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[15]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[15]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[15]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_4_reg_928_reg[15]_i_6_n_4\,
      O(2) => \input_img_addr_4_reg_928_reg[15]_i_6_n_5\,
      O(1) => \input_img_addr_4_reg_928_reg[15]_i_6_n_6\,
      O(0) => \input_img_addr_4_reg_928_reg[15]_i_6_n_7\,
      S(3) => \input_img_addr_4_reg_928[15]_i_7_n_0\,
      S(2) => \input_img_addr_4_reg_928[15]_i_8_n_0\,
      S(1) => \input_img_addr_4_reg_928[15]_i_9_n_0\,
      S(0) => \input_img_addr_4_reg_928[15]_i_10_n_0\
    );
\input_img_addr_4_reg_928_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(16),
      Q => input_img_addr_4_reg_928(16),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(17),
      Q => input_img_addr_4_reg_928(17),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(18),
      Q => input_img_addr_4_reg_928(18),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(19),
      Q => input_img_addr_4_reg_928(19),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum8_fu_537_p2(19 downto 16),
      S(3) => \input_img_addr_4_reg_928[19]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[19]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[19]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[19]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_4_reg_928_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_4_reg_928_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_4_reg_928_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2) => \input_img_addr_4_reg_928_reg[19]_i_6_n_5\,
      O(1) => \input_img_addr_4_reg_928_reg[19]_i_6_n_6\,
      O(0) => \input_img_addr_4_reg_928_reg[19]_i_6_n_7\,
      S(3) => '0',
      S(2) => \input_img_addr_4_reg_928[19]_i_8_n_0\,
      S(1) => \input_img_addr_4_reg_928[19]_i_9_n_0\,
      S(0) => \input_img_addr_4_reg_928[19]_i_10_n_0\
    );
\input_img_addr_4_reg_928_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_4_reg_928_reg[19]_i_7_n_4\,
      O(2) => \input_img_addr_4_reg_928_reg[19]_i_7_n_5\,
      O(1) => \input_img_addr_4_reg_928_reg[19]_i_7_n_6\,
      O(0) => \input_img_addr_4_reg_928_reg[19]_i_7_n_7\,
      S(3) => \input_img_addr_4_reg_928[19]_i_11_n_0\,
      S(2) => \input_img_addr_4_reg_928[19]_i_12_n_0\,
      S(1) => \input_img_addr_4_reg_928[19]_i_13_n_0\,
      S(0) => \input_img_addr_4_reg_928[19]_i_14_n_0\
    );
\input_img_addr_4_reg_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(1),
      Q => input_img_addr_4_reg_928(1),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(20),
      Q => input_img_addr_4_reg_928(20),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(21),
      Q => input_img_addr_4_reg_928(21),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(22),
      Q => input_img_addr_4_reg_928(22),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(23),
      Q => input_img_addr_4_reg_928(23),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum8_fu_537_p2(23 downto 20),
      S(3) => \input_img_addr_4_reg_928[23]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[23]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[23]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[23]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(24),
      Q => input_img_addr_4_reg_928(24),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(25),
      Q => input_img_addr_4_reg_928(25),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(26),
      Q => input_img_addr_4_reg_928(26),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(27),
      Q => input_img_addr_4_reg_928(27),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum8_fu_537_p2(27 downto 24),
      S(3) => \input_img_addr_4_reg_928[27]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[27]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[27]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[27]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(28),
      Q => input_img_addr_4_reg_928(28),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(29),
      Q => input_img_addr_4_reg_928(29),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(2),
      Q => input_img_addr_4_reg_928(2),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(30),
      Q => input_img_addr_4_reg_928(30),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(31),
      Q => input_img_addr_4_reg_928(31),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_4_reg_928_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_4_reg_928_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum8_fu_537_p2(31 downto 28),
      S(3) => \input_img_addr_4_reg_928[31]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[31]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[31]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[31]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(3),
      Q => input_img_addr_4_reg_928(3),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_4_reg_928_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 1) => input_img2_sum8_fu_537_p2(3 downto 1),
      O(0) => \NLW_input_img_addr_4_reg_928_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_4_reg_928[3]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[3]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[3]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[3]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[3]_i_6_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \input_img_addr_4_reg_928_reg[3]_i_6_n_0\,
      S(3 downto 1) => \NLW_input_img_addr_4_reg_928_reg[3]_i_6_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => tmp_10_2_cast4_reg_899(1)
    );
\input_img_addr_4_reg_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(4),
      Q => input_img_addr_4_reg_928(4),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(5),
      Q => input_img_addr_4_reg_928(5),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(6),
      Q => input_img_addr_4_reg_928(6),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(7),
      Q => input_img_addr_4_reg_928(7),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_928_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_928_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum8_fu_537_p2(7 downto 4),
      S(3) => \input_img_addr_4_reg_928[7]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_928[7]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_928[7]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_928[7]_i_5_n_0\
    );
\input_img_addr_4_reg_928_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_4_reg_928_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_4_reg_928_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_4_reg_928_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_4_reg_928_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => B"0000",
      O(3) => \input_img_addr_4_reg_928_reg[7]_i_6_n_4\,
      O(2) => \input_img_addr_4_reg_928_reg[7]_i_6_n_5\,
      O(1) => \input_img_addr_4_reg_928_reg[7]_i_6_n_6\,
      O(0) => \NLW_input_img_addr_4_reg_928_reg[7]_i_6_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_4_reg_928[7]_i_7_n_0\,
      S(2) => \input_img_addr_4_reg_928[7]_i_8_n_0\,
      S(1) => \input_img_addr_4_reg_928[7]_i_9_n_0\,
      S(0) => \input_img_addr_4_reg_928[7]_i_10_n_0\
    );
\input_img_addr_4_reg_928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(8),
      Q => input_img_addr_4_reg_928(8),
      R => '0'
    );
\input_img_addr_4_reg_928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum8_fu_537_p2(9),
      Q => input_img_addr_4_reg_928(9),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(0),
      Q => input_img_addr_5_rea_reg_972(0),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(1),
      Q => input_img_addr_5_rea_reg_972(1),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(2),
      Q => input_img_addr_5_rea_reg_972(2),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(3),
      Q => input_img_addr_5_rea_reg_972(3),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(4),
      Q => input_img_addr_5_rea_reg_972(4),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(5),
      Q => input_img_addr_5_rea_reg_972(5),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(6),
      Q => input_img_addr_5_rea_reg_972(6),
      R => '0'
    );
\input_img_addr_5_rea_reg_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY1,
      D => input_img_RDATA(7),
      Q => input_img_addr_5_rea_reg_972(7),
      R => '0'
    );
\input_img_addr_5_reg_934[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_5_reg_934[11]_i_10_n_0\
    );
\input_img_addr_5_reg_934[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \input_img_addr_5_reg_934_reg[15]_i_6_n_5\,
      O => \input_img_addr_5_reg_934[11]_i_2_n_0\
    );
\input_img_addr_5_reg_934[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \input_img_addr_5_reg_934_reg[15]_i_6_n_6\,
      O => \input_img_addr_5_reg_934[11]_i_3_n_0\
    );
\input_img_addr_5_reg_934[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \input_img_addr_5_reg_934_reg[15]_i_6_n_7\,
      O => \input_img_addr_5_reg_934[11]_i_4_n_0\
    );
\input_img_addr_5_reg_934[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \input_img_addr_5_reg_934_reg[11]_i_6_n_4\,
      O => \input_img_addr_5_reg_934[11]_i_5_n_0\
    );
\input_img_addr_5_reg_934[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_5_reg_934[11]_i_7_n_0\
    );
\input_img_addr_5_reg_934[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_5_reg_934[11]_i_8_n_0\
    );
\input_img_addr_5_reg_934[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_5_reg_934[11]_i_9_n_0\
    );
\input_img_addr_5_reg_934[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(9),
      O => \input_img_addr_5_reg_934[15]_i_10_n_0\
    );
\input_img_addr_5_reg_934[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_7_n_5\,
      O => \input_img_addr_5_reg_934[15]_i_2_n_0\
    );
\input_img_addr_5_reg_934[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_7_n_6\,
      O => \input_img_addr_5_reg_934[15]_i_3_n_0\
    );
\input_img_addr_5_reg_934[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_7_n_7\,
      O => \input_img_addr_5_reg_934[15]_i_4_n_0\
    );
\input_img_addr_5_reg_934[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \input_img_addr_5_reg_934_reg[15]_i_6_n_4\,
      O => \input_img_addr_5_reg_934[15]_i_5_n_0\
    );
\input_img_addr_5_reg_934[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(12),
      O => \input_img_addr_5_reg_934[15]_i_7_n_0\
    );
\input_img_addr_5_reg_934[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(11),
      O => \input_img_addr_5_reg_934[15]_i_8_n_0\
    );
\input_img_addr_5_reg_934[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(10),
      O => \input_img_addr_5_reg_934[15]_i_9_n_0\
    );
\input_img_addr_5_reg_934[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(17),
      O => \input_img_addr_5_reg_934[19]_i_10_n_0\
    );
\input_img_addr_5_reg_934[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(16),
      O => \input_img_addr_5_reg_934[19]_i_11_n_0\
    );
\input_img_addr_5_reg_934[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(15),
      O => \input_img_addr_5_reg_934[19]_i_12_n_0\
    );
\input_img_addr_5_reg_934[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(14),
      O => \input_img_addr_5_reg_934[19]_i_13_n_0\
    );
\input_img_addr_5_reg_934[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(13),
      O => \input_img_addr_5_reg_934[19]_i_14_n_0\
    );
\input_img_addr_5_reg_934[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_6_n_5\,
      O => \input_img_addr_5_reg_934[19]_i_2_n_0\
    );
\input_img_addr_5_reg_934[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_6_n_6\,
      O => \input_img_addr_5_reg_934[19]_i_3_n_0\
    );
\input_img_addr_5_reg_934[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_6_n_7\,
      O => \input_img_addr_5_reg_934[19]_i_4_n_0\
    );
\input_img_addr_5_reg_934[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \input_img_addr_5_reg_934_reg[19]_i_7_n_4\,
      O => \input_img_addr_5_reg_934[19]_i_5_n_0\
    );
\input_img_addr_5_reg_934[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(19),
      O => \input_img_addr_5_reg_934[19]_i_8_n_0\
    );
\input_img_addr_5_reg_934[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(18),
      O => \input_img_addr_5_reg_934[19]_i_9_n_0\
    );
\input_img_addr_5_reg_934[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_5_reg_934[23]_i_2_n_0\
    );
\input_img_addr_5_reg_934[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_5_reg_934[23]_i_3_n_0\
    );
\input_img_addr_5_reg_934[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_5_reg_934[23]_i_4_n_0\
    );
\input_img_addr_5_reg_934[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_5_reg_934[23]_i_5_n_0\
    );
\input_img_addr_5_reg_934[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_5_reg_934[27]_i_2_n_0\
    );
\input_img_addr_5_reg_934[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_5_reg_934[27]_i_3_n_0\
    );
\input_img_addr_5_reg_934[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_5_reg_934[27]_i_4_n_0\
    );
\input_img_addr_5_reg_934[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_5_reg_934[27]_i_5_n_0\
    );
\input_img_addr_5_reg_934[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_5_reg_934[31]_i_2_n_0\
    );
\input_img_addr_5_reg_934[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_5_reg_934[31]_i_3_n_0\
    );
\input_img_addr_5_reg_934[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_5_reg_934[31]_i_4_n_0\
    );
\input_img_addr_5_reg_934[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_5_reg_934[31]_i_5_n_0\
    );
\input_img_addr_5_reg_934[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \input_img_addr_5_reg_934_reg[7]_i_6_n_5\,
      O => \input_img_addr_5_reg_934[3]_i_2_n_0\
    );
\input_img_addr_5_reg_934[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \input_img_addr_5_reg_934_reg[7]_i_6_n_6\,
      O => \input_img_addr_5_reg_934[3]_i_3_n_0\
    );
\input_img_addr_5_reg_934[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \input_img_addr_5_reg_934_reg[3]_i_6_n_0\,
      O => \input_img_addr_5_reg_934[3]_i_4_n_0\
    );
\input_img_addr_5_reg_934[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_5_reg_934[3]_i_5_n_0\
    );
\input_img_addr_5_reg_934[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_5_reg_934[3]_i_7_n_0\
    );
\input_img_addr_5_reg_934[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_5_reg_934[7]_i_10_n_0\
    );
\input_img_addr_5_reg_934[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \input_img_addr_5_reg_934_reg[11]_i_6_n_5\,
      O => \input_img_addr_5_reg_934[7]_i_2_n_0\
    );
\input_img_addr_5_reg_934[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \input_img_addr_5_reg_934_reg[11]_i_6_n_6\,
      O => \input_img_addr_5_reg_934[7]_i_3_n_0\
    );
\input_img_addr_5_reg_934[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \input_img_addr_5_reg_934_reg[11]_i_6_n_7\,
      O => \input_img_addr_5_reg_934[7]_i_4_n_0\
    );
\input_img_addr_5_reg_934[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \input_img_addr_5_reg_934_reg[7]_i_6_n_4\,
      O => \input_img_addr_5_reg_934[7]_i_5_n_0\
    );
\input_img_addr_5_reg_934[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_5_reg_934[7]_i_7_n_0\
    );
\input_img_addr_5_reg_934[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_5_reg_934[7]_i_8_n_0\
    );
\input_img_addr_5_reg_934[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_5_reg_934[7]_i_9_n_0\
    );
\input_img_addr_5_reg_934_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(10),
      Q => input_img_addr_5_reg_934(10),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(11),
      Q => input_img_addr_5_reg_934(11),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum9_fu_561_p2(11 downto 8),
      S(3) => \input_img_addr_5_reg_934[11]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[11]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[11]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[11]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(8 downto 5),
      O(3) => \input_img_addr_5_reg_934_reg[11]_i_6_n_4\,
      O(2) => \input_img_addr_5_reg_934_reg[11]_i_6_n_5\,
      O(1) => \input_img_addr_5_reg_934_reg[11]_i_6_n_6\,
      O(0) => \input_img_addr_5_reg_934_reg[11]_i_6_n_7\,
      S(3) => \input_img_addr_5_reg_934[11]_i_7_n_0\,
      S(2) => \input_img_addr_5_reg_934[11]_i_8_n_0\,
      S(1) => \input_img_addr_5_reg_934[11]_i_9_n_0\,
      S(0) => \input_img_addr_5_reg_934[11]_i_10_n_0\
    );
\input_img_addr_5_reg_934_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(12),
      Q => input_img_addr_5_reg_934(12),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(13),
      Q => input_img_addr_5_reg_934(13),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(14),
      Q => input_img_addr_5_reg_934(14),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(15),
      Q => input_img_addr_5_reg_934(15),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum9_fu_561_p2(15 downto 12),
      S(3) => \input_img_addr_5_reg_934[15]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[15]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[15]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[15]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(12 downto 9),
      O(3) => \input_img_addr_5_reg_934_reg[15]_i_6_n_4\,
      O(2) => \input_img_addr_5_reg_934_reg[15]_i_6_n_5\,
      O(1) => \input_img_addr_5_reg_934_reg[15]_i_6_n_6\,
      O(0) => \input_img_addr_5_reg_934_reg[15]_i_6_n_7\,
      S(3) => \input_img_addr_5_reg_934[15]_i_7_n_0\,
      S(2) => \input_img_addr_5_reg_934[15]_i_8_n_0\,
      S(1) => \input_img_addr_5_reg_934[15]_i_9_n_0\,
      S(0) => \input_img_addr_5_reg_934[15]_i_10_n_0\
    );
\input_img_addr_5_reg_934_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(16),
      Q => input_img_addr_5_reg_934(16),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(17),
      Q => input_img_addr_5_reg_934(17),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(18),
      Q => input_img_addr_5_reg_934(18),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(19),
      Q => input_img_addr_5_reg_934(19),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum9_fu_561_p2(19 downto 16),
      S(3) => \input_img_addr_5_reg_934[19]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[19]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[19]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[19]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_5_reg_934_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_5_reg_934_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_10_2_cast4_reg_899(18 downto 17),
      O(3) => \NLW_input_img_addr_5_reg_934_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2) => \input_img_addr_5_reg_934_reg[19]_i_6_n_5\,
      O(1) => \input_img_addr_5_reg_934_reg[19]_i_6_n_6\,
      O(0) => \input_img_addr_5_reg_934_reg[19]_i_6_n_7\,
      S(3) => '0',
      S(2) => \input_img_addr_5_reg_934[19]_i_8_n_0\,
      S(1) => \input_img_addr_5_reg_934[19]_i_9_n_0\,
      S(0) => \input_img_addr_5_reg_934[19]_i_10_n_0\
    );
\input_img_addr_5_reg_934_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(16 downto 13),
      O(3) => \input_img_addr_5_reg_934_reg[19]_i_7_n_4\,
      O(2) => \input_img_addr_5_reg_934_reg[19]_i_7_n_5\,
      O(1) => \input_img_addr_5_reg_934_reg[19]_i_7_n_6\,
      O(0) => \input_img_addr_5_reg_934_reg[19]_i_7_n_7\,
      S(3) => \input_img_addr_5_reg_934[19]_i_11_n_0\,
      S(2) => \input_img_addr_5_reg_934[19]_i_12_n_0\,
      S(1) => \input_img_addr_5_reg_934[19]_i_13_n_0\,
      S(0) => \input_img_addr_5_reg_934[19]_i_14_n_0\
    );
\input_img_addr_5_reg_934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(1),
      Q => input_img_addr_5_reg_934(1),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(20),
      Q => input_img_addr_5_reg_934(20),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(21),
      Q => input_img_addr_5_reg_934(21),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(22),
      Q => input_img_addr_5_reg_934(22),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(23),
      Q => input_img_addr_5_reg_934(23),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum9_fu_561_p2(23 downto 20),
      S(3) => \input_img_addr_5_reg_934[23]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[23]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[23]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[23]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(24),
      Q => input_img_addr_5_reg_934(24),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(25),
      Q => input_img_addr_5_reg_934(25),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(26),
      Q => input_img_addr_5_reg_934(26),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(27),
      Q => input_img_addr_5_reg_934(27),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum9_fu_561_p2(27 downto 24),
      S(3) => \input_img_addr_5_reg_934[27]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[27]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[27]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[27]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(28),
      Q => input_img_addr_5_reg_934(28),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(29),
      Q => input_img_addr_5_reg_934(29),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(2),
      Q => input_img_addr_5_reg_934(2),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(30),
      Q => input_img_addr_5_reg_934(30),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(31),
      Q => input_img_addr_5_reg_934(31),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_5_reg_934_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_5_reg_934_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum9_fu_561_p2(31 downto 28),
      S(3) => \input_img_addr_5_reg_934[31]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[31]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[31]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[31]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(3),
      Q => input_img_addr_5_reg_934(3),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_5_reg_934_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 1) => input_img2_sum9_fu_561_p2(3 downto 1),
      O(0) => \NLW_input_img_addr_5_reg_934_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_5_reg_934[3]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[3]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[3]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[3]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[3]_i_6_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \input_img_addr_5_reg_934_reg[3]_i_6_n_0\,
      S(3 downto 1) => \NLW_input_img_addr_5_reg_934_reg[3]_i_6_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \input_img_addr_5_reg_934[3]_i_7_n_0\
    );
\input_img_addr_5_reg_934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(4),
      Q => input_img_addr_5_reg_934(4),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(5),
      Q => input_img_addr_5_reg_934(5),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(6),
      Q => input_img_addr_5_reg_934(6),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(7),
      Q => input_img_addr_5_reg_934(7),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_934_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_934_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum9_fu_561_p2(7 downto 4),
      S(3) => \input_img_addr_5_reg_934[7]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_934[7]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_934[7]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_934[7]_i_5_n_0\
    );
\input_img_addr_5_reg_934_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_5_reg_934_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_5_reg_934_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_5_reg_934_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_5_reg_934_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(4 downto 1),
      O(3) => \input_img_addr_5_reg_934_reg[7]_i_6_n_4\,
      O(2) => \input_img_addr_5_reg_934_reg[7]_i_6_n_5\,
      O(1) => \input_img_addr_5_reg_934_reg[7]_i_6_n_6\,
      O(0) => \input_img_addr_5_reg_934_reg[7]_i_6_n_7\,
      S(3) => \input_img_addr_5_reg_934[7]_i_7_n_0\,
      S(2) => \input_img_addr_5_reg_934[7]_i_8_n_0\,
      S(1) => \input_img_addr_5_reg_934[7]_i_9_n_0\,
      S(0) => \input_img_addr_5_reg_934[7]_i_10_n_0\
    );
\input_img_addr_5_reg_934_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(8),
      Q => input_img_addr_5_reg_934(8),
      R => '0'
    );
\input_img_addr_5_reg_934_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(9),
      Q => input_img_addr_5_reg_934(9),
      R => '0'
    );
\input_img_addr_6_reg_940[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => tmp_10_2_reg_894(11),
      O => \input_img_addr_6_reg_940[11]_i_2_n_0\
    );
\input_img_addr_6_reg_940[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => tmp_10_2_reg_894(10),
      O => \input_img_addr_6_reg_940[11]_i_3_n_0\
    );
\input_img_addr_6_reg_940[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => tmp_10_2_reg_894(9),
      O => \input_img_addr_6_reg_940[11]_i_4_n_0\
    );
\input_img_addr_6_reg_940[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_6_reg_940[11]_i_5_n_0\
    );
\input_img_addr_6_reg_940[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => tmp_10_2_reg_894(15),
      O => \input_img_addr_6_reg_940[15]_i_2_n_0\
    );
\input_img_addr_6_reg_940[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => tmp_10_2_reg_894(14),
      O => \input_img_addr_6_reg_940[15]_i_3_n_0\
    );
\input_img_addr_6_reg_940[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => tmp_10_2_reg_894(13),
      O => \input_img_addr_6_reg_940[15]_i_4_n_0\
    );
\input_img_addr_6_reg_940[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => tmp_10_2_reg_894(12),
      O => \input_img_addr_6_reg_940[15]_i_5_n_0\
    );
\input_img_addr_6_reg_940[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => tmp_10_2_reg_894(19),
      O => \input_img_addr_6_reg_940[19]_i_2_n_0\
    );
\input_img_addr_6_reg_940[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => tmp_10_2_reg_894(18),
      O => \input_img_addr_6_reg_940[19]_i_3_n_0\
    );
\input_img_addr_6_reg_940[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => tmp_10_2_reg_894(17),
      O => \input_img_addr_6_reg_940[19]_i_4_n_0\
    );
\input_img_addr_6_reg_940[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => tmp_10_2_reg_894(16),
      O => \input_img_addr_6_reg_940[19]_i_5_n_0\
    );
\input_img_addr_6_reg_940[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_6_reg_940[23]_i_2_n_0\
    );
\input_img_addr_6_reg_940[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_6_reg_940[23]_i_3_n_0\
    );
\input_img_addr_6_reg_940[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_6_reg_940[23]_i_4_n_0\
    );
\input_img_addr_6_reg_940[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      I1 => tmp_10_2_reg_894(20),
      O => \input_img_addr_6_reg_940[23]_i_5_n_0\
    );
\input_img_addr_6_reg_940[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_6_reg_940[27]_i_2_n_0\
    );
\input_img_addr_6_reg_940[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_6_reg_940[27]_i_3_n_0\
    );
\input_img_addr_6_reg_940[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_6_reg_940[27]_i_4_n_0\
    );
\input_img_addr_6_reg_940[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_6_reg_940[27]_i_5_n_0\
    );
\input_img_addr_6_reg_940[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_6_reg_940[31]_i_2_n_0\
    );
\input_img_addr_6_reg_940[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_6_reg_940[31]_i_3_n_0\
    );
\input_img_addr_6_reg_940[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_6_reg_940[31]_i_4_n_0\
    );
\input_img_addr_6_reg_940[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_6_reg_940[31]_i_5_n_0\
    );
\input_img_addr_6_reg_940[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_6_reg_940[3]_i_2_n_0\
    );
\input_img_addr_6_reg_940[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_6_reg_940[3]_i_3_n_0\
    );
\input_img_addr_6_reg_940[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_6_reg_940[3]_i_4_n_0\
    );
\input_img_addr_6_reg_940[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(0),
      I1 => tmp_3_cast_reg_827(0),
      O => \input_img_addr_6_reg_940[3]_i_5_n_0\
    );
\input_img_addr_6_reg_940[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_6_reg_940[7]_i_2_n_0\
    );
\input_img_addr_6_reg_940[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_6_reg_940[7]_i_3_n_0\
    );
\input_img_addr_6_reg_940[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_6_reg_940[7]_i_4_n_0\
    );
\input_img_addr_6_reg_940[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_6_reg_940[7]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(0),
      Q => input_img_addr_6_reg_940(0),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(10),
      Q => input_img_addr_6_reg_940(10),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(11),
      Q => input_img_addr_6_reg_940(11),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(11 downto 8),
      S(3) => \input_img_addr_6_reg_940[11]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[11]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[11]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[11]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(12),
      Q => input_img_addr_6_reg_940(12),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(13),
      Q => input_img_addr_6_reg_940(13),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(14),
      Q => input_img_addr_6_reg_940(14),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(15),
      Q => input_img_addr_6_reg_940(15),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(15 downto 12),
      S(3) => \input_img_addr_6_reg_940[15]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[15]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[15]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[15]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(16),
      Q => input_img_addr_6_reg_940(16),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(17),
      Q => input_img_addr_6_reg_940(17),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(18),
      Q => input_img_addr_6_reg_940(18),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(19),
      Q => input_img_addr_6_reg_940(19),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(19 downto 16),
      S(3) => \input_img_addr_6_reg_940[19]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[19]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[19]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[19]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(1),
      Q => input_img_addr_6_reg_940(1),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(20),
      Q => input_img_addr_6_reg_940(20),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(21),
      Q => input_img_addr_6_reg_940(21),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(22),
      Q => input_img_addr_6_reg_940(22),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(23),
      Q => input_img_addr_6_reg_940(23),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_3_cast_reg_827(20),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(23 downto 20),
      S(3) => \input_img_addr_6_reg_940[23]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[23]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[23]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[23]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(24),
      Q => input_img_addr_6_reg_940(24),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(25),
      Q => input_img_addr_6_reg_940(25),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(26),
      Q => input_img_addr_6_reg_940(26),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(27),
      Q => input_img_addr_6_reg_940(27),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum1_fu_579_p2(27 downto 24),
      S(3) => \input_img_addr_6_reg_940[27]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[27]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[27]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[27]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(28),
      Q => input_img_addr_6_reg_940(28),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(29),
      Q => input_img_addr_6_reg_940(29),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(2),
      Q => input_img_addr_6_reg_940(2),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(30),
      Q => input_img_addr_6_reg_940(30),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(31),
      Q => input_img_addr_6_reg_940(31),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_6_reg_940_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_6_reg_940_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum1_fu_579_p2(31 downto 28),
      S(3) => \input_img_addr_6_reg_940[31]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[31]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[31]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[31]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(3),
      Q => input_img_addr_6_reg_940(3),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_6_reg_940_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(3 downto 0),
      S(3) => \input_img_addr_6_reg_940[3]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[3]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[3]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[3]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(4),
      Q => input_img_addr_6_reg_940(4),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(5),
      Q => input_img_addr_6_reg_940(5),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(6),
      Q => input_img_addr_6_reg_940(6),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(7),
      Q => input_img_addr_6_reg_940(7),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_6_reg_940_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_6_reg_940_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_6_reg_940_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_6_reg_940_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_6_reg_940_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum1_fu_579_p2(7 downto 4),
      S(3) => \input_img_addr_6_reg_940[7]_i_2_n_0\,
      S(2) => \input_img_addr_6_reg_940[7]_i_3_n_0\,
      S(1) => \input_img_addr_6_reg_940[7]_i_4_n_0\,
      S(0) => \input_img_addr_6_reg_940[7]_i_5_n_0\
    );
\input_img_addr_6_reg_940_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(8),
      Q => input_img_addr_6_reg_940(8),
      R => '0'
    );
\input_img_addr_6_reg_940_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum1_fu_579_p2(9),
      Q => input_img_addr_6_reg_940(9),
      R => '0'
    );
\input_img_addr_7_reg_946[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_7_reg_946[11]_i_10_n_0\
    );
\input_img_addr_7_reg_946[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \p_0_in__1\(11),
      O => \input_img_addr_7_reg_946[11]_i_2_n_0\
    );
\input_img_addr_7_reg_946[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \p_0_in__1\(10),
      O => \input_img_addr_7_reg_946[11]_i_3_n_0\
    );
\input_img_addr_7_reg_946[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \p_0_in__1\(9),
      O => \input_img_addr_7_reg_946[11]_i_4_n_0\
    );
\input_img_addr_7_reg_946[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \p_0_in__1\(8),
      O => \input_img_addr_7_reg_946[11]_i_5_n_0\
    );
\input_img_addr_7_reg_946[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_7_reg_946[11]_i_7_n_0\
    );
\input_img_addr_7_reg_946[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_7_reg_946[11]_i_8_n_0\
    );
\input_img_addr_7_reg_946[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_7_reg_946[11]_i_9_n_0\
    );
\input_img_addr_7_reg_946[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(9),
      O => \input_img_addr_7_reg_946[15]_i_10_n_0\
    );
\input_img_addr_7_reg_946[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \p_0_in__1\(15),
      O => \input_img_addr_7_reg_946[15]_i_2_n_0\
    );
\input_img_addr_7_reg_946[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \p_0_in__1\(14),
      O => \input_img_addr_7_reg_946[15]_i_3_n_0\
    );
\input_img_addr_7_reg_946[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \p_0_in__1\(13),
      O => \input_img_addr_7_reg_946[15]_i_4_n_0\
    );
\input_img_addr_7_reg_946[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \p_0_in__1\(12),
      O => \input_img_addr_7_reg_946[15]_i_5_n_0\
    );
\input_img_addr_7_reg_946[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(12),
      O => \input_img_addr_7_reg_946[15]_i_7_n_0\
    );
\input_img_addr_7_reg_946[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(11),
      O => \input_img_addr_7_reg_946[15]_i_8_n_0\
    );
\input_img_addr_7_reg_946[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(10),
      O => \input_img_addr_7_reg_946[15]_i_9_n_0\
    );
\input_img_addr_7_reg_946[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(17),
      O => \input_img_addr_7_reg_946[19]_i_10_n_0\
    );
\input_img_addr_7_reg_946[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(16),
      O => \input_img_addr_7_reg_946[19]_i_11_n_0\
    );
\input_img_addr_7_reg_946[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(15),
      O => \input_img_addr_7_reg_946[19]_i_12_n_0\
    );
\input_img_addr_7_reg_946[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(14),
      O => \input_img_addr_7_reg_946[19]_i_13_n_0\
    );
\input_img_addr_7_reg_946[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(13),
      O => \input_img_addr_7_reg_946[19]_i_14_n_0\
    );
\input_img_addr_7_reg_946[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \p_0_in__1\(19),
      O => \input_img_addr_7_reg_946[19]_i_2_n_0\
    );
\input_img_addr_7_reg_946[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \p_0_in__1\(18),
      O => \input_img_addr_7_reg_946[19]_i_3_n_0\
    );
\input_img_addr_7_reg_946[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \p_0_in__1\(17),
      O => \input_img_addr_7_reg_946[19]_i_4_n_0\
    );
\input_img_addr_7_reg_946[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \p_0_in__1\(16),
      O => \input_img_addr_7_reg_946[19]_i_5_n_0\
    );
\input_img_addr_7_reg_946[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(19),
      O => \input_img_addr_7_reg_946[19]_i_8_n_0\
    );
\input_img_addr_7_reg_946[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(18),
      O => \input_img_addr_7_reg_946[19]_i_9_n_0\
    );
\input_img_addr_7_reg_946[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_7_reg_946[23]_i_2_n_0\
    );
\input_img_addr_7_reg_946[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_7_reg_946[23]_i_3_n_0\
    );
\input_img_addr_7_reg_946[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_7_reg_946[23]_i_4_n_0\
    );
\input_img_addr_7_reg_946[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_7_reg_946[23]_i_5_n_0\
    );
\input_img_addr_7_reg_946[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_7_reg_946[27]_i_2_n_0\
    );
\input_img_addr_7_reg_946[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_7_reg_946[27]_i_3_n_0\
    );
\input_img_addr_7_reg_946[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_7_reg_946[27]_i_4_n_0\
    );
\input_img_addr_7_reg_946[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_7_reg_946[27]_i_5_n_0\
    );
\input_img_addr_7_reg_946[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_7_reg_946[31]_i_3_n_0\
    );
\input_img_addr_7_reg_946[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_7_reg_946[31]_i_4_n_0\
    );
\input_img_addr_7_reg_946[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_7_reg_946[31]_i_5_n_0\
    );
\input_img_addr_7_reg_946[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_7_reg_946[31]_i_6_n_0\
    );
\input_img_addr_7_reg_946[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \p_0_in__1\(3),
      O => \input_img_addr_7_reg_946[3]_i_2_n_0\
    );
\input_img_addr_7_reg_946[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \p_0_in__1\(2),
      O => \input_img_addr_7_reg_946[3]_i_3_n_0\
    );
\input_img_addr_7_reg_946[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \p_0_in__1\(1),
      O => \input_img_addr_7_reg_946[3]_i_4_n_0\
    );
\input_img_addr_7_reg_946[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_7_reg_946[3]_i_5_n_0\
    );
\input_img_addr_7_reg_946[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_7_reg_946[7]_i_10_n_0\
    );
\input_img_addr_7_reg_946[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \p_0_in__1\(7),
      O => \input_img_addr_7_reg_946[7]_i_2_n_0\
    );
\input_img_addr_7_reg_946[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \p_0_in__1\(6),
      O => \input_img_addr_7_reg_946[7]_i_3_n_0\
    );
\input_img_addr_7_reg_946[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \p_0_in__1\(5),
      O => \input_img_addr_7_reg_946[7]_i_4_n_0\
    );
\input_img_addr_7_reg_946[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \p_0_in__1\(4),
      O => \input_img_addr_7_reg_946[7]_i_5_n_0\
    );
\input_img_addr_7_reg_946[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_7_reg_946[7]_i_7_n_0\
    );
\input_img_addr_7_reg_946[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_7_reg_946[7]_i_8_n_0\
    );
\input_img_addr_7_reg_946[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_7_reg_946[7]_i_9_n_0\
    );
\input_img_addr_7_reg_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(0),
      Q => input_img_addr_7_reg_946(0),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(10),
      Q => input_img_addr_7_reg_946(10),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(11),
      Q => input_img_addr_7_reg_946(11),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum2_fu_603_p2(11 downto 8),
      S(3) => \input_img_addr_7_reg_946[11]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[11]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[11]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[11]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p_0_in__1\(8 downto 5),
      S(3) => \input_img_addr_7_reg_946[11]_i_7_n_0\,
      S(2) => \input_img_addr_7_reg_946[11]_i_8_n_0\,
      S(1) => \input_img_addr_7_reg_946[11]_i_9_n_0\,
      S(0) => \input_img_addr_7_reg_946[11]_i_10_n_0\
    );
\input_img_addr_7_reg_946_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(12),
      Q => input_img_addr_7_reg_946(12),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(13),
      Q => input_img_addr_7_reg_946(13),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(14),
      Q => input_img_addr_7_reg_946(14),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(15),
      Q => input_img_addr_7_reg_946(15),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum2_fu_603_p2(15 downto 12),
      S(3) => \input_img_addr_7_reg_946[15]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[15]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[15]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[15]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p_0_in__1\(12 downto 9),
      S(3) => \input_img_addr_7_reg_946[15]_i_7_n_0\,
      S(2) => \input_img_addr_7_reg_946[15]_i_8_n_0\,
      S(1) => \input_img_addr_7_reg_946[15]_i_9_n_0\,
      S(0) => \input_img_addr_7_reg_946[15]_i_10_n_0\
    );
\input_img_addr_7_reg_946_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(16),
      Q => input_img_addr_7_reg_946(16),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(17),
      Q => input_img_addr_7_reg_946(17),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(18),
      Q => input_img_addr_7_reg_946(18),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(19),
      Q => input_img_addr_7_reg_946(19),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum2_fu_603_p2(19 downto 16),
      S(3) => \input_img_addr_7_reg_946[19]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[19]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[19]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[19]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_7_reg_946_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_7_reg_946_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_7_reg_946_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => \p_0_in__1\(19 downto 17),
      S(3) => '0',
      S(2) => \input_img_addr_7_reg_946[19]_i_8_n_0\,
      S(1) => \input_img_addr_7_reg_946[19]_i_9_n_0\,
      S(0) => \input_img_addr_7_reg_946[19]_i_10_n_0\
    );
\input_img_addr_7_reg_946_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p_0_in__1\(16 downto 13),
      S(3) => \input_img_addr_7_reg_946[19]_i_11_n_0\,
      S(2) => \input_img_addr_7_reg_946[19]_i_12_n_0\,
      S(1) => \input_img_addr_7_reg_946[19]_i_13_n_0\,
      S(0) => \input_img_addr_7_reg_946[19]_i_14_n_0\
    );
\input_img_addr_7_reg_946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(1),
      Q => input_img_addr_7_reg_946(1),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(20),
      Q => input_img_addr_7_reg_946(20),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(21),
      Q => input_img_addr_7_reg_946(21),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(22),
      Q => input_img_addr_7_reg_946(22),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(23),
      Q => input_img_addr_7_reg_946(23),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum2_fu_603_p2(23 downto 20),
      S(3) => \input_img_addr_7_reg_946[23]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[23]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[23]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[23]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(24),
      Q => input_img_addr_7_reg_946(24),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(25),
      Q => input_img_addr_7_reg_946(25),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(26),
      Q => input_img_addr_7_reg_946(26),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(27),
      Q => input_img_addr_7_reg_946(27),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum2_fu_603_p2(27 downto 24),
      S(3) => \input_img_addr_7_reg_946[27]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[27]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[27]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[27]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(28),
      Q => input_img_addr_7_reg_946(28),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(29),
      Q => input_img_addr_7_reg_946(29),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(2),
      Q => input_img_addr_7_reg_946(2),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(30),
      Q => input_img_addr_7_reg_946(30),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(31),
      Q => input_img_addr_7_reg_946(31),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_7_reg_946_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_7_reg_946_reg[31]_i_2_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[31]_i_2_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum2_fu_603_p2(31 downto 28),
      S(3) => \input_img_addr_7_reg_946[31]_i_3_n_0\,
      S(2) => \input_img_addr_7_reg_946[31]_i_4_n_0\,
      S(1) => \input_img_addr_7_reg_946[31]_i_5_n_0\,
      S(0) => \input_img_addr_7_reg_946[31]_i_6_n_0\
    );
\input_img_addr_7_reg_946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(3),
      Q => input_img_addr_7_reg_946(3),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_7_reg_946_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 0) => input_img2_sum2_fu_603_p2(3 downto 0),
      S(3) => \input_img_addr_7_reg_946[3]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[3]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[3]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[3]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(4),
      Q => input_img_addr_7_reg_946(4),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(5),
      Q => input_img_addr_7_reg_946(5),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(6),
      Q => input_img_addr_7_reg_946(6),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(7),
      Q => input_img_addr_7_reg_946(7),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_946_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_946_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum2_fu_603_p2(7 downto 4),
      S(3) => \input_img_addr_7_reg_946[7]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_946[7]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_946[7]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_946[7]_i_5_n_0\
    );
\input_img_addr_7_reg_946_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_7_reg_946_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_7_reg_946_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_7_reg_946_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_7_reg_946_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p_0_in__1\(4 downto 1),
      S(3) => \input_img_addr_7_reg_946[7]_i_7_n_0\,
      S(2) => \input_img_addr_7_reg_946[7]_i_8_n_0\,
      S(1) => \input_img_addr_7_reg_946[7]_i_9_n_0\,
      S(0) => \input_img_addr_7_reg_946[7]_i_10_n_0\
    );
\input_img_addr_7_reg_946_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(8),
      Q => input_img_addr_7_reg_946(8),
      R => '0'
    );
\input_img_addr_7_reg_946_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum2_fu_603_p2(9),
      Q => input_img_addr_7_reg_946(9),
      R => '0'
    );
\input_img_addr_reg_910[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => input_img2_sum9_fu_561_p2(0)
    );
\input_img_addr_reg_910[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(5),
      O => \input_img_addr_reg_910[11]_i_10_n_0\
    );
\input_img_addr_reg_910[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(11),
      I1 => \input_img_addr_reg_910_reg[15]_i_6_n_5\,
      O => \input_img_addr_reg_910[11]_i_2_n_0\
    );
\input_img_addr_reg_910[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(10),
      I1 => \input_img_addr_reg_910_reg[15]_i_6_n_6\,
      O => \input_img_addr_reg_910[11]_i_3_n_0\
    );
\input_img_addr_reg_910[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(9),
      I1 => \input_img_addr_reg_910_reg[15]_i_6_n_7\,
      O => \input_img_addr_reg_910[11]_i_4_n_0\
    );
\input_img_addr_reg_910[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(8),
      I1 => \input_img_addr_reg_910_reg[11]_i_6_n_4\,
      O => \input_img_addr_reg_910[11]_i_5_n_0\
    );
\input_img_addr_reg_910[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(8),
      O => \input_img_addr_reg_910[11]_i_7_n_0\
    );
\input_img_addr_reg_910[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(7),
      O => \input_img_addr_reg_910[11]_i_8_n_0\
    );
\input_img_addr_reg_910[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(6),
      O => \input_img_addr_reg_910[11]_i_9_n_0\
    );
\input_img_addr_reg_910[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_894(9),
      O => \input_img_addr_reg_910[15]_i_10_n_0\
    );
\input_img_addr_reg_910[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(15),
      I1 => \input_img_addr_reg_910_reg[19]_i_7_n_5\,
      O => \input_img_addr_reg_910[15]_i_2_n_0\
    );
\input_img_addr_reg_910[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(14),
      I1 => \input_img_addr_reg_910_reg[19]_i_7_n_6\,
      O => \input_img_addr_reg_910[15]_i_3_n_0\
    );
\input_img_addr_reg_910[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(13),
      I1 => \input_img_addr_reg_910_reg[19]_i_7_n_7\,
      O => \input_img_addr_reg_910[15]_i_4_n_0\
    );
\input_img_addr_reg_910[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(12),
      I1 => \input_img_addr_reg_910_reg[15]_i_6_n_4\,
      O => \input_img_addr_reg_910[15]_i_5_n_0\
    );
\input_img_addr_reg_910[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(12),
      O => \input_img_addr_reg_910[15]_i_7_n_0\
    );
\input_img_addr_reg_910[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(11),
      O => \input_img_addr_reg_910[15]_i_8_n_0\
    );
\input_img_addr_reg_910[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(10),
      O => \input_img_addr_reg_910[15]_i_9_n_0\
    );
\input_img_addr_reg_910[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(17),
      O => \input_img_addr_reg_910[19]_i_10_n_0\
    );
\input_img_addr_reg_910[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(16),
      O => \input_img_addr_reg_910[19]_i_11_n_0\
    );
\input_img_addr_reg_910[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(15),
      O => \input_img_addr_reg_910[19]_i_12_n_0\
    );
\input_img_addr_reg_910[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(14),
      O => \input_img_addr_reg_910[19]_i_13_n_0\
    );
\input_img_addr_reg_910[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(13),
      O => \input_img_addr_reg_910[19]_i_14_n_0\
    );
\input_img_addr_reg_910[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(19),
      I1 => \input_img_addr_reg_910_reg[19]_i_6_n_5\,
      O => \input_img_addr_reg_910[19]_i_2_n_0\
    );
\input_img_addr_reg_910[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(18),
      I1 => \input_img_addr_reg_910_reg[19]_i_6_n_6\,
      O => \input_img_addr_reg_910[19]_i_3_n_0\
    );
\input_img_addr_reg_910[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(17),
      I1 => \input_img_addr_reg_910_reg[19]_i_6_n_7\,
      O => \input_img_addr_reg_910[19]_i_4_n_0\
    );
\input_img_addr_reg_910[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(16),
      I1 => \input_img_addr_reg_910_reg[19]_i_7_n_4\,
      O => \input_img_addr_reg_910[19]_i_5_n_0\
    );
\input_img_addr_reg_910[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(19),
      O => \input_img_addr_reg_910[19]_i_8_n_0\
    );
\input_img_addr_reg_910[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_101_cast_reg_875(18),
      O => \input_img_addr_reg_910[19]_i_9_n_0\
    );
\input_img_addr_reg_910[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(23),
      O => \input_img_addr_reg_910[23]_i_2_n_0\
    );
\input_img_addr_reg_910[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(22),
      O => \input_img_addr_reg_910[23]_i_3_n_0\
    );
\input_img_addr_reg_910[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(21),
      O => \input_img_addr_reg_910[23]_i_4_n_0\
    );
\input_img_addr_reg_910[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(20),
      O => \input_img_addr_reg_910[23]_i_5_n_0\
    );
\input_img_addr_reg_910[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(27),
      O => \input_img_addr_reg_910[27]_i_2_n_0\
    );
\input_img_addr_reg_910[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(26),
      O => \input_img_addr_reg_910[27]_i_3_n_0\
    );
\input_img_addr_reg_910[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(25),
      O => \input_img_addr_reg_910[27]_i_4_n_0\
    );
\input_img_addr_reg_910[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(24),
      O => \input_img_addr_reg_910[27]_i_5_n_0\
    );
\input_img_addr_reg_910[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(31),
      O => \input_img_addr_reg_910[31]_i_2_n_0\
    );
\input_img_addr_reg_910[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(30),
      O => \input_img_addr_reg_910[31]_i_3_n_0\
    );
\input_img_addr_reg_910[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(29),
      O => \input_img_addr_reg_910[31]_i_4_n_0\
    );
\input_img_addr_reg_910[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_cast_reg_827(28),
      O => \input_img_addr_reg_910[31]_i_5_n_0\
    );
\input_img_addr_reg_910[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(3),
      I1 => \input_img_addr_reg_910_reg[7]_i_6_n_5\,
      O => \input_img_addr_reg_910[3]_i_2_n_0\
    );
\input_img_addr_reg_910[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(2),
      I1 => \input_img_addr_reg_910_reg[7]_i_6_n_6\,
      O => \input_img_addr_reg_910[3]_i_3_n_0\
    );
\input_img_addr_reg_910[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(1),
      I1 => \input_img_addr_reg_910_reg[3]_i_6_n_0\,
      O => \input_img_addr_reg_910[3]_i_4_n_0\
    );
\input_img_addr_reg_910[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_3_cast_reg_827(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \input_img_addr_reg_910[3]_i_5_n_0\
    );
\input_img_addr_reg_910[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(1),
      O => \input_img_addr_reg_910[7]_i_10_n_0\
    );
\input_img_addr_reg_910[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(7),
      I1 => \input_img_addr_reg_910_reg[11]_i_6_n_5\,
      O => \input_img_addr_reg_910[7]_i_2_n_0\
    );
\input_img_addr_reg_910[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(6),
      I1 => \input_img_addr_reg_910_reg[11]_i_6_n_6\,
      O => \input_img_addr_reg_910[7]_i_3_n_0\
    );
\input_img_addr_reg_910[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(5),
      I1 => \input_img_addr_reg_910_reg[11]_i_6_n_7\,
      O => \input_img_addr_reg_910[7]_i_4_n_0\
    );
\input_img_addr_reg_910[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_3_cast_reg_827(4),
      I1 => \input_img_addr_reg_910_reg[7]_i_6_n_4\,
      O => \input_img_addr_reg_910[7]_i_5_n_0\
    );
\input_img_addr_reg_910[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(4),
      O => \input_img_addr_reg_910[7]_i_7_n_0\
    );
\input_img_addr_reg_910[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(3),
      O => \input_img_addr_reg_910[7]_i_8_n_0\
    );
\input_img_addr_reg_910[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_cast4_reg_899(2),
      O => \input_img_addr_reg_910[7]_i_9_n_0\
    );
\input_img_addr_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum9_fu_561_p2(0),
      Q => input_img_addr_reg_910(0),
      R => '0'
    );
\input_img_addr_reg_910_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(10),
      Q => input_img_addr_reg_910(10),
      R => '0'
    );
\input_img_addr_reg_910_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(11),
      Q => input_img_addr_reg_910(11),
      R => '0'
    );
\input_img_addr_reg_910_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[7]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[11]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[11]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(11 downto 8),
      O(3 downto 0) => input_img2_sum_fu_465_p2(11 downto 8),
      S(3) => \input_img_addr_reg_910[11]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[11]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[11]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[11]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[7]_i_6_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[11]_i_6_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[11]_i_6_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[11]_i_6_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(8 downto 5),
      O(3) => \input_img_addr_reg_910_reg[11]_i_6_n_4\,
      O(2) => \input_img_addr_reg_910_reg[11]_i_6_n_5\,
      O(1) => \input_img_addr_reg_910_reg[11]_i_6_n_6\,
      O(0) => \input_img_addr_reg_910_reg[11]_i_6_n_7\,
      S(3) => \input_img_addr_reg_910[11]_i_7_n_0\,
      S(2) => \input_img_addr_reg_910[11]_i_8_n_0\,
      S(1) => \input_img_addr_reg_910[11]_i_9_n_0\,
      S(0) => \input_img_addr_reg_910[11]_i_10_n_0\
    );
\input_img_addr_reg_910_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(12),
      Q => input_img_addr_reg_910(12),
      R => '0'
    );
\input_img_addr_reg_910_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(13),
      Q => input_img_addr_reg_910(13),
      R => '0'
    );
\input_img_addr_reg_910_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(14),
      Q => input_img_addr_reg_910(14),
      R => '0'
    );
\input_img_addr_reg_910_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(15),
      Q => input_img_addr_reg_910(15),
      R => '0'
    );
\input_img_addr_reg_910_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[11]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[15]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[15]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[15]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(15 downto 12),
      O(3 downto 0) => input_img2_sum_fu_465_p2(15 downto 12),
      S(3) => \input_img_addr_reg_910[15]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[15]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[15]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[15]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[11]_i_6_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[15]_i_6_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[15]_i_6_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[15]_i_6_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_101_cast_reg_875(12 downto 10),
      DI(0) => tmp_10_2_reg_894(9),
      O(3) => \input_img_addr_reg_910_reg[15]_i_6_n_4\,
      O(2) => \input_img_addr_reg_910_reg[15]_i_6_n_5\,
      O(1) => \input_img_addr_reg_910_reg[15]_i_6_n_6\,
      O(0) => \input_img_addr_reg_910_reg[15]_i_6_n_7\,
      S(3) => \input_img_addr_reg_910[15]_i_7_n_0\,
      S(2) => \input_img_addr_reg_910[15]_i_8_n_0\,
      S(1) => \input_img_addr_reg_910[15]_i_9_n_0\,
      S(0) => \input_img_addr_reg_910[15]_i_10_n_0\
    );
\input_img_addr_reg_910_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(16),
      Q => input_img_addr_reg_910(16),
      R => '0'
    );
\input_img_addr_reg_910_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(17),
      Q => input_img_addr_reg_910(17),
      R => '0'
    );
\input_img_addr_reg_910_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(18),
      Q => input_img_addr_reg_910(18),
      R => '0'
    );
\input_img_addr_reg_910_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(19),
      Q => input_img_addr_reg_910(19),
      R => '0'
    );
\input_img_addr_reg_910_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[15]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[19]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[19]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[19]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(19 downto 16),
      O(3 downto 0) => input_img2_sum_fu_465_p2(19 downto 16),
      S(3) => \input_img_addr_reg_910[19]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[19]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[19]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[19]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[19]_i_7_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_reg_910_reg[19]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_reg_910_reg[19]_i_6_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_101_cast_reg_875(18 downto 17),
      O(3) => \NLW_input_img_addr_reg_910_reg[19]_i_6_O_UNCONNECTED\(3),
      O(2) => \input_img_addr_reg_910_reg[19]_i_6_n_5\,
      O(1) => \input_img_addr_reg_910_reg[19]_i_6_n_6\,
      O(0) => \input_img_addr_reg_910_reg[19]_i_6_n_7\,
      S(3) => '0',
      S(2) => \input_img_addr_reg_910[19]_i_8_n_0\,
      S(1) => \input_img_addr_reg_910[19]_i_9_n_0\,
      S(0) => \input_img_addr_reg_910[19]_i_10_n_0\
    );
\input_img_addr_reg_910_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[15]_i_6_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[19]_i_7_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[19]_i_7_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[19]_i_7_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_101_cast_reg_875(16 downto 13),
      O(3) => \input_img_addr_reg_910_reg[19]_i_7_n_4\,
      O(2) => \input_img_addr_reg_910_reg[19]_i_7_n_5\,
      O(1) => \input_img_addr_reg_910_reg[19]_i_7_n_6\,
      O(0) => \input_img_addr_reg_910_reg[19]_i_7_n_7\,
      S(3) => \input_img_addr_reg_910[19]_i_11_n_0\,
      S(2) => \input_img_addr_reg_910[19]_i_12_n_0\,
      S(1) => \input_img_addr_reg_910[19]_i_13_n_0\,
      S(0) => \input_img_addr_reg_910[19]_i_14_n_0\
    );
\input_img_addr_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(1),
      Q => input_img_addr_reg_910(1),
      R => '0'
    );
\input_img_addr_reg_910_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(20),
      Q => input_img_addr_reg_910(20),
      R => '0'
    );
\input_img_addr_reg_910_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(21),
      Q => input_img_addr_reg_910(21),
      R => '0'
    );
\input_img_addr_reg_910_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(22),
      Q => input_img_addr_reg_910(22),
      R => '0'
    );
\input_img_addr_reg_910_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(23),
      Q => input_img_addr_reg_910(23),
      R => '0'
    );
\input_img_addr_reg_910_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[19]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[23]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[23]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[23]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum_fu_465_p2(23 downto 20),
      S(3) => \input_img_addr_reg_910[23]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[23]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[23]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[23]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(24),
      Q => input_img_addr_reg_910(24),
      R => '0'
    );
\input_img_addr_reg_910_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(25),
      Q => input_img_addr_reg_910(25),
      R => '0'
    );
\input_img_addr_reg_910_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(26),
      Q => input_img_addr_reg_910(26),
      R => '0'
    );
\input_img_addr_reg_910_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(27),
      Q => input_img_addr_reg_910(27),
      R => '0'
    );
\input_img_addr_reg_910_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[23]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[27]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[27]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[27]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum_fu_465_p2(27 downto 24),
      S(3) => \input_img_addr_reg_910[27]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[27]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[27]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[27]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(28),
      Q => input_img_addr_reg_910(28),
      R => '0'
    );
\input_img_addr_reg_910_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(29),
      Q => input_img_addr_reg_910(29),
      R => '0'
    );
\input_img_addr_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(2),
      Q => input_img_addr_reg_910(2),
      R => '0'
    );
\input_img_addr_reg_910_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(30),
      Q => input_img_addr_reg_910(30),
      R => '0'
    );
\input_img_addr_reg_910_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(31),
      Q => input_img_addr_reg_910(31),
      R => '0'
    );
\input_img_addr_reg_910_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[27]_i_1_n_0\,
      CO(3) => \NLW_input_img_addr_reg_910_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \input_img_addr_reg_910_reg[31]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[31]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => input_img2_sum_fu_465_p2(31 downto 28),
      S(3) => \input_img_addr_reg_910[31]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[31]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[31]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[31]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(3),
      Q => input_img_addr_reg_910(3),
      R => '0'
    );
\input_img_addr_reg_910_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_reg_910_reg[3]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[3]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[3]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(3 downto 0),
      O(3 downto 1) => input_img2_sum_fu_465_p2(3 downto 1),
      O(0) => \NLW_input_img_addr_reg_910_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_reg_910[3]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[3]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[3]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[3]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[3]_i_6_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 0) => \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \input_img_addr_reg_910_reg[3]_i_6_n_0\,
      S(3 downto 1) => \NLW_input_img_addr_reg_910_reg[3]_i_6_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \input_img_addr_5_reg_934[3]_i_7_n_0\
    );
\input_img_addr_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(4),
      Q => input_img_addr_reg_910(4),
      R => '0'
    );
\input_img_addr_reg_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(5),
      Q => input_img_addr_reg_910(5),
      R => '0'
    );
\input_img_addr_reg_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(6),
      Q => input_img_addr_reg_910(6),
      R => '0'
    );
\input_img_addr_reg_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(7),
      Q => input_img_addr_reg_910(7),
      R => '0'
    );
\input_img_addr_reg_910_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_910_reg[3]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_910_reg[7]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[7]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[7]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_3_cast_reg_827(7 downto 4),
      O(3 downto 0) => input_img2_sum_fu_465_p2(7 downto 4),
      S(3) => \input_img_addr_reg_910[7]_i_2_n_0\,
      S(2) => \input_img_addr_reg_910[7]_i_3_n_0\,
      S(1) => \input_img_addr_reg_910[7]_i_4_n_0\,
      S(0) => \input_img_addr_reg_910[7]_i_5_n_0\
    );
\input_img_addr_reg_910_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_reg_910_reg[7]_i_6_n_0\,
      CO(2) => \input_img_addr_reg_910_reg[7]_i_6_n_1\,
      CO(1) => \input_img_addr_reg_910_reg[7]_i_6_n_2\,
      CO(0) => \input_img_addr_reg_910_reg[7]_i_6_n_3\,
      CYINIT => tmp_10_2_cast4_reg_899(0),
      DI(3 downto 0) => tmp_10_2_cast4_reg_899(4 downto 1),
      O(3) => \input_img_addr_reg_910_reg[7]_i_6_n_4\,
      O(2) => \input_img_addr_reg_910_reg[7]_i_6_n_5\,
      O(1) => \input_img_addr_reg_910_reg[7]_i_6_n_6\,
      O(0) => \NLW_input_img_addr_reg_910_reg[7]_i_6_O_UNCONNECTED\(0),
      S(3) => \input_img_addr_reg_910[7]_i_7_n_0\,
      S(2) => \input_img_addr_reg_910[7]_i_8_n_0\,
      S(1) => \input_img_addr_reg_910[7]_i_9_n_0\,
      S(0) => \input_img_addr_reg_910[7]_i_10_n_0\
    );
\input_img_addr_reg_910_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(8),
      Q => input_img_addr_reg_910(8),
      R => '0'
    );
\input_img_addr_reg_910_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => input_img2_sum_fu_465_p2(9),
      Q => input_img_addr_reg_910(9),
      R => '0'
    );
ip_sobel_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_AXILiteS_s_axi
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => ap_NS_fsm1,
      Q(1) => ap_CS_fsm_state28,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ip_sobel_AXILiteS_s_axi_U_n_70,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      exitcond_flatten_fu_218_p2 => exitcond_flatten_fu_218_p2,
      input_img_offset(31 downto 0) => input_img_offset(31 downto 0),
      interrupt => interrupt,
      \out\(2) => s_axi_AXILiteS_BVALID,
      \out\(1) => s_axi_AXILiteS_WREADY,
      \out\(0) => s_axi_AXILiteS_AWREADY,
      output_img_offset(31 downto 0) => output_img_offset(31 downto 0),
      p_44_in => p_44_in,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
ip_sobel_input_img_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_input_img_m_axi
     port map (
      D(6 downto 4) => ap_NS_fsm(9 downto 7),
      D(3 downto 0) => ap_NS_fsm(4 downto 1),
      E(0) => \bus_write/rs_wreq/load_p2\,
      I_RREADY453_out => I_RREADY453_out,
      Q(8) => ap_CS_fsm_pp0_stage7,
      Q(7) => ap_CS_fsm_pp0_stage6,
      Q(6) => ap_CS_fsm_pp0_stage5,
      Q(5) => ap_CS_fsm_pp0_stage4,
      Q(4) => ap_CS_fsm_pp0_stage3,
      Q(3) => ap_CS_fsm_pp0_stage2,
      Q(2) => ap_CS_fsm_pp0_stage1,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => i_reg_156,
      WEA(0) => ip_sobel_input_img_m_axi_U_n_41,
      \abscond_reg_1008_reg[0]\(0) => abscond7_reg_10190,
      \ap_CS_fsm_reg[0]\(0) => ap_NS_fsm1,
      \ap_CS_fsm_reg[2]\ => ip_sobel_output_img_m_axi_U_n_52,
      \ap_CS_fsm_reg[4]\ => ip_sobel_output_img_m_axi_U_n_50,
      ap_block_pp0_stage0_flag00001001 => ap_block_pp0_stage0_flag00001001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ip_sobel_input_img_m_axi_U_n_36,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter1_reg_1 => ip_sobel_output_img_m_axi_U_n_46,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ip_sobel_input_img_m_axi_U_n_42,
      ap_enable_reg_pp0_iter31 => ap_enable_reg_pp0_iter31,
      ap_enable_reg_pp0_iter3_reg => ip_sobel_input_img_m_axi_U_n_37,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_n_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ip_sobel_input_img_m_axi_U_n_39,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_n_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => ip_sobel_input_img_m_axi_U_n_12,
      ap_reg_ioackin_output_img_AWREADY_reg_0 => ip_sobel_input_img_m_axi_U_n_38,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      ap_reg_pp0_iter1_output_img_addr_reg_9520 => ap_reg_pp0_iter1_output_img_addr_reg_9520,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => ip_sobel_output_img_m_axi_U_n_47,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \data_p2_reg[31]\ => ip_sobel_input_img_m_axi_U_n_27,
      exitcond_flatten_fu_218_p2 => exitcond_flatten_fu_218_p2,
      \exitcond_flatten_reg_843_reg[0]\ => ip_sobel_input_img_m_axi_U_n_44,
      \exitcond_flatten_reg_843_reg[0]_0\ => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      \exitcond_reg_852_reg[0]\ => ip_sobel_input_img_m_axi_U_n_40,
      \exitcond_reg_852_reg[0]_0\ => \exitcond_reg_852_reg_n_0_[0]\,
      \i_reg_156_reg[0]\(0) => i_reg_1560,
      \i_reg_156_reg[10]\(0) => \i_reg_156_reg_n_0_[10]\,
      indvar_flatten_next_reg_8470 => indvar_flatten_next_reg_8470,
      \indvar_flatten_next_reg_847_reg[10]\ => \tmp_s_reg_861[10]_i_8_n_0\,
      \indvar_flatten_next_reg_847_reg[16]\ => \tmp_s_reg_861[10]_i_7_n_0\,
      \indvar_flatten_next_reg_847_reg[20]\ => \tmp_s_reg_861[10]_i_4_n_0\,
      \indvar_flatten_next_reg_847_reg[2]\ => \tmp_s_reg_861[10]_i_5_n_0\,
      \indvar_flatten_next_reg_847_reg[4]\ => \tmp_s_reg_861[10]_i_6_n_0\,
      indvar_flatten_phi_fu_149_p41 => indvar_flatten_phi_fu_149_p41,
      input_img_ARADDR4 => input_img_ARADDR4,
      \input_img_addr_1_reg_881_reg[31]\(31 downto 0) => input_img_addr_1_reg_881(31 downto 0),
      \input_img_addr_2_reg_916_reg[31]\(30 downto 0) => input_img_addr_2_reg_916(31 downto 1),
      \input_img_addr_3_rea_reg_962_reg[0]\(0) => I_RREADY3,
      \input_img_addr_3_reg_922_reg[31]\(30 downto 0) => input_img_addr_3_reg_922(31 downto 1),
      \input_img_addr_4_rea_reg_967_reg[0]\(0) => I_RREADY2,
      \input_img_addr_4_rea_reg_967_reg[7]\(7 downto 0) => input_img_RDATA(7 downto 0),
      \input_img_addr_4_reg_928_reg[31]\(30 downto 0) => input_img_addr_4_reg_928(31 downto 1),
      \input_img_addr_5_rea_reg_972_reg[0]\(0) => I_RREADY1,
      \input_img_addr_5_reg_934_reg[31]\(30 downto 0) => input_img_addr_5_reg_934(31 downto 1),
      \input_img_addr_6_reg_940_reg[31]\(31 downto 0) => input_img_addr_6_reg_940(31 downto 0),
      \input_img_addr_7_reg_946_reg[31]\(31 downto 0) => input_img_addr_7_reg_946(31 downto 0),
      input_img_addr_reg_910(31 downto 0) => input_img_addr_reg_910(31 downto 0),
      \j_1_reg_905_reg[3]\ => \exitcond_reg_852[0]_i_3_n_0\,
      \j_1_reg_905_reg[4]\ => \exitcond_reg_852[0]_i_4_n_0\,
      \j_reg_168_reg[10]\ => \exitcond_reg_852[0]_i_2_n_0\,
      m_axi_input_img_ARADDR(29 downto 0) => \^m_axi_input_img_araddr\(31 downto 2),
      \m_axi_input_img_ARLEN[3]\(3 downto 0) => \^m_axi_input_img_arlen\(3 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_RLAST(32) => m_axi_input_img_RLAST,
      m_axi_input_img_RLAST(31 downto 0) => m_axi_input_img_RDATA(31 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      or_cond5_reg_871 => or_cond5_reg_871,
      output_img_AWREADY => output_img_AWREADY,
      output_img_AWVALID => output_img_AWVALID,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      \output_img_addr_reg_952_reg[0]\(0) => input_img_addr_2_reg_9160,
      p_2_in => p_2_in,
      p_44_in => p_44_in,
      p_5_in => p_5_in,
      p_90_in => p_90_in,
      push => \bus_write/buff_wdata/push\,
      \reg_180_reg[0]\(0) => p_4_in,
      \reg_184_reg[0]\ => ip_sobel_input_img_m_axi_U_n_21,
      \reg_184_reg[0]_0\(0) => reg_1840,
      s_ready_t_reg(0) => ip_sobel_input_img_m_axi_U_n_17,
      tmp1_reg_838 => tmp1_reg_838,
      \tmp1_reg_838_reg[0]\ => ip_sobel_input_img_m_axi_U_n_43,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[10]\(0) => tmp_2_mid2_v_v_reg_866(10),
      \tmp_2_mid2_v_v_reg_866_reg[5]\ => \tmp1_reg_838[0]_i_2_n_0\,
      \tmp_s_reg_861_reg[0]\(0) => exitcond_reg_8520,
      \waddr_reg[7]\ => ip_sobel_input_img_m_axi_U_n_1,
      \x_dir_2_0_2_reg_977_reg[0]\(0) => tmp3_reg_9820
    );
ip_sobel_output_img_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel_output_img_m_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => tmp_6_reg_10240,
      Q(7 downto 0) => tmp_6_reg_1024(7 downto 0),
      WEA(0) => ip_sobel_input_img_m_axi_U_n_41,
      \ap_CS_fsm_reg[4]\ => ip_sobel_input_img_m_axi_U_n_21,
      \ap_CS_fsm_reg[4]_0\(0) => \bus_write/rs_wreq/load_p2\,
      \ap_CS_fsm_reg[6]\(5) => ap_CS_fsm_pp0_stage5,
      \ap_CS_fsm_reg[6]\(4) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[6]\(3) => ap_CS_fsm_pp0_stage3,
      \ap_CS_fsm_reg[6]\(2) => ap_CS_fsm_pp0_stage2,
      \ap_CS_fsm_reg[6]\(1) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[6]\(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_flag00001001 => ap_block_pp0_stage0_flag00001001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ip_sobel_input_img_m_axi_U_n_27,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter1_reg_0 => ip_sobel_input_img_m_axi_U_n_1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter31 => ap_enable_reg_pp0_iter31,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_n_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ip_sobel_output_img_m_axi_U_n_50,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ip_sobel_output_img_m_axi_U_n_52,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ip_sobel_output_img_m_axi_U_n_59,
      ap_reg_pp0_iter1_or_cond5_reg_871 => ap_reg_pp0_iter1_or_cond5_reg_871,
      \ap_reg_pp0_iter1_or_cond5_reg_871_reg[0]\ => ip_sobel_output_img_m_axi_U_n_61,
      ap_reg_pp0_iter2_or_cond5_reg_871 => ap_reg_pp0_iter2_or_cond5_reg_871,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]\ => ip_sobel_output_img_m_axi_U_n_60,
      \ap_reg_pp0_iter2_or_cond5_reg_871_reg[0]_0\ => ip_sobel_input_img_m_axi_U_n_12,
      \ap_reg_pp0_iter2_output_img_addr_reg_952_reg[31]\(31 downto 0) => ap_reg_pp0_iter2_output_img_addr_reg_952(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[0]\ => ip_sobel_output_img_m_axi_U_n_46,
      \data_p2_reg[0]_0\ => ip_sobel_output_img_m_axi_U_n_47,
      \exitcond_flatten_reg_843_reg[0]\ => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      \exitcond_reg_852_reg[0]\ => \exitcond_reg_852_reg_n_0_[0]\,
      \exitcond_reg_852_reg[0]_0\ => \or_cond5_reg_871[0]_i_4_n_0\,
      \i_reg_156_reg[7]\ => \tmp_10_2_cast4_reg_899[19]_i_4_n_0\,
      i_s_fu_249_p2(0) => i_s_fu_249_p2(10),
      input_img_ARADDR4 => input_img_ARADDR4,
      \input_img_addr_1_reg_881_reg[0]\(0) => input_img_addr_1_reg_8810,
      \j_reg_168_reg[1]\ => \or_cond5_reg_871[0]_i_3_n_0\,
      \j_reg_168_reg[4]\ => \tmp_10_2_cast4_reg_899[19]_i_5_n_0\,
      m_axi_output_img_AWADDR(29 downto 0) => \^m_axi_output_img_awaddr\(31 downto 2),
      \m_axi_output_img_AWLEN[3]\(3 downto 0) => \^m_axi_output_img_awlen\(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWVALID => m_axi_output_img_AWVALID,
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      or_cond5_reg_871 => or_cond5_reg_871,
      \or_cond5_reg_871_reg[0]\ => ip_sobel_output_img_m_axi_U_n_58,
      output_img_AWREADY => output_img_AWREADY,
      output_img_AWVALID => output_img_AWVALID,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      p_0_in(0) => \p_0_in__0\(10),
      p_2_in => p_2_in,
      p_5_in => p_5_in,
      p_86_in => p_86_in,
      p_90_in => p_90_in,
      push => \bus_write/buff_wdata/push\,
      \state_reg[0]\(0) => ip_sobel_input_img_m_axi_U_n_17,
      tmp1_reg_838 => tmp1_reg_838,
      tmp_18_reg_9970 => tmp_18_reg_9970,
      \tmp_2_mid2_v_v_reg_866_reg[0]\(0) => j_1_reg_9050
    );
\j_1_reg_905[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \exitcond_reg_852_reg_n_0_[0]\,
      I1 => j_reg_168(0),
      O => j_1_fu_450_p2(0)
    );
\j_1_reg_905[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_1_reg_905[10]_i_4_n_0\,
      I1 => j_reg_168(9),
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => j_reg_168(10),
      O => j_1_fu_450_p2(10)
    );
\j_1_reg_905[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => j_reg_168(8),
      I1 => j_reg_168(6),
      I2 => \j_1_reg_905[8]_i_2_n_0\,
      I3 => j_reg_168(5),
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => j_reg_168(7),
      O => \j_1_reg_905[10]_i_4_n_0\
    );
\j_1_reg_905[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_reg_168(0),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(1),
      O => j_1_fu_450_p2(1)
    );
\j_1_reg_905[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => j_reg_168(0),
      I1 => j_reg_168(1),
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => j_reg_168(2),
      O => j_1_fu_450_p2(2)
    );
\j_1_reg_905[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_reg_168(1),
      I1 => j_reg_168(0),
      I2 => j_reg_168(2),
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => j_reg_168(3),
      O => j_1_fu_450_p2(3)
    );
\j_1_reg_905[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_reg_168(2),
      I1 => j_reg_168(0),
      I2 => j_reg_168(1),
      I3 => j_reg_168(3),
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => j_reg_168(4),
      O => j_1_fu_450_p2(4)
    );
\j_1_reg_905[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_1_reg_905[8]_i_2_n_0\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(5),
      O => j_1_fu_450_p2(5)
    );
\j_1_reg_905[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_1_reg_905[8]_i_2_n_0\,
      I1 => j_reg_168(5),
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => j_reg_168(6),
      O => j_1_fu_450_p2(6)
    );
\j_1_reg_905[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_reg_168(5),
      I1 => \j_1_reg_905[8]_i_2_n_0\,
      I2 => j_reg_168(6),
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => j_reg_168(7),
      O => j_1_fu_450_p2(7)
    );
\j_1_reg_905[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_reg_168(6),
      I1 => \j_1_reg_905[8]_i_2_n_0\,
      I2 => j_reg_168(5),
      I3 => j_reg_168(7),
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => j_reg_168(8),
      O => j_1_fu_450_p2(8)
    );
\j_1_reg_905[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => j_reg_168(4),
      I1 => j_reg_168(2),
      I2 => j_reg_168(0),
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => j_reg_168(1),
      I5 => j_reg_168(3),
      O => \j_1_reg_905[8]_i_2_n_0\
    );
\j_1_reg_905[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_1_reg_905[10]_i_4_n_0\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(9),
      O => j_1_fu_450_p2(9)
    );
\j_1_reg_905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(0),
      Q => j_1_reg_905(0),
      R => '0'
    );
\j_1_reg_905_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(10),
      Q => j_1_reg_905(10),
      R => '0'
    );
\j_1_reg_905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(1),
      Q => j_1_reg_905(1),
      R => '0'
    );
\j_1_reg_905_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(2),
      Q => j_1_reg_905(2),
      R => '0'
    );
\j_1_reg_905_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(3),
      Q => j_1_reg_905(3),
      R => '0'
    );
\j_1_reg_905_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(4),
      Q => j_1_reg_905(4),
      R => '0'
    );
\j_1_reg_905_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(5),
      Q => j_1_reg_905(5),
      R => '0'
    );
\j_1_reg_905_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(6),
      Q => j_1_reg_905(6),
      R => '0'
    );
\j_1_reg_905_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(7),
      Q => j_1_reg_905(7),
      R => '0'
    );
\j_1_reg_905_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(8),
      Q => j_1_reg_905(8),
      R => '0'
    );
\j_1_reg_905_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => j_1_fu_450_p2(9),
      Q => j_1_reg_905(9),
      R => '0'
    );
\j_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(0),
      Q => j_reg_168(0),
      R => i_reg_156
    );
\j_reg_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(10),
      Q => j_reg_168(10),
      R => i_reg_156
    );
\j_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(1),
      Q => j_reg_168(1),
      R => i_reg_156
    );
\j_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(2),
      Q => j_reg_168(2),
      R => i_reg_156
    );
\j_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(3),
      Q => j_reg_168(3),
      R => i_reg_156
    );
\j_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(4),
      Q => j_reg_168(4),
      R => i_reg_156
    );
\j_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(5),
      Q => j_reg_168(5),
      R => i_reg_156
    );
\j_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(6),
      Q => j_reg_168(6),
      R => i_reg_156
    );
\j_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(7),
      Q => j_reg_168(7),
      R => i_reg_156
    );
\j_reg_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(8),
      Q => j_reg_168(8),
      R => i_reg_156
    );
\j_reg_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1560,
      D => j_1_reg_905(9),
      Q => j_reg_168(9),
      R => i_reg_156
    );
\or_cond5_reg_871[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \p_0_in__0\(10)
    );
\or_cond5_reg_871[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF070E"
    )
        port map (
      I0 => j_reg_168(1),
      I1 => j_reg_168(6),
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => j_reg_168(2),
      I4 => \tmp_10_2_cast4_reg_899[19]_i_13_n_0\,
      I5 => \tmp_10_2_cast4_reg_899[19]_i_12_n_0\,
      O => \or_cond5_reg_871[0]_i_3_n_0\
    );
\or_cond5_reg_871[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \tmp_10_2_cast4_reg_899[19]_i_9_n_0\,
      I1 => \or_cond5_reg_871[0]_i_5_n_0\,
      I2 => i_s_fu_249_p2(10),
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => tmp1_reg_838,
      O => \or_cond5_reg_871[0]_i_4_n_0\
    );
\or_cond5_reg_871[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFE"
    )
        port map (
      I0 => \tmp_10_2_cast4_reg_899[19]_i_11_n_0\,
      I1 => \i_reg_156_reg_n_0_[5]\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_10_n_0\,
      I3 => \i_reg_156_reg_n_0_[6]\,
      I4 => \i_reg_156_reg_n_0_[7]\,
      O => \or_cond5_reg_871[0]_i_5_n_0\
    );
\or_cond5_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_output_img_m_axi_U_n_58,
      Q => or_cond5_reg_871,
      R => '0'
    );
\output_img_addr_reg_952[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(11),
      I1 => tmp_10_1_reg_887(11),
      O => \output_img_addr_reg_952[11]_i_2_n_0\
    );
\output_img_addr_reg_952[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(10),
      I1 => tmp_10_1_reg_887(10),
      O => \output_img_addr_reg_952[11]_i_3_n_0\
    );
\output_img_addr_reg_952[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(9),
      I1 => tmp_10_2_reg_894(9),
      O => \output_img_addr_reg_952[11]_i_4_n_0\
    );
\output_img_addr_reg_952[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(8),
      I1 => tmp_10_2_cast4_reg_899(8),
      O => \output_img_addr_reg_952[11]_i_5_n_0\
    );
\output_img_addr_reg_952[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(15),
      I1 => tmp_10_1_reg_887(15),
      O => \output_img_addr_reg_952[15]_i_2_n_0\
    );
\output_img_addr_reg_952[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(14),
      I1 => tmp_10_1_reg_887(14),
      O => \output_img_addr_reg_952[15]_i_3_n_0\
    );
\output_img_addr_reg_952[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(13),
      I1 => tmp_10_1_reg_887(13),
      O => \output_img_addr_reg_952[15]_i_4_n_0\
    );
\output_img_addr_reg_952[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(12),
      I1 => tmp_10_1_reg_887(12),
      O => \output_img_addr_reg_952[15]_i_5_n_0\
    );
\output_img_addr_reg_952[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(19),
      I1 => tmp_10_1_reg_887(19),
      O => \output_img_addr_reg_952[19]_i_2_n_0\
    );
\output_img_addr_reg_952[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(18),
      I1 => tmp_10_1_reg_887(18),
      O => \output_img_addr_reg_952[19]_i_3_n_0\
    );
\output_img_addr_reg_952[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(17),
      I1 => tmp_10_1_reg_887(17),
      O => \output_img_addr_reg_952[19]_i_4_n_0\
    );
\output_img_addr_reg_952[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(16),
      I1 => tmp_10_1_reg_887(16),
      O => \output_img_addr_reg_952[19]_i_5_n_0\
    );
\output_img_addr_reg_952[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(23),
      O => \output_img_addr_reg_952[23]_i_2_n_0\
    );
\output_img_addr_reg_952[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(22),
      O => \output_img_addr_reg_952[23]_i_3_n_0\
    );
\output_img_addr_reg_952[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(21),
      O => \output_img_addr_reg_952[23]_i_4_n_0\
    );
\output_img_addr_reg_952[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(20),
      O => \output_img_addr_reg_952[23]_i_5_n_0\
    );
\output_img_addr_reg_952[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(27),
      O => \output_img_addr_reg_952[27]_i_2_n_0\
    );
\output_img_addr_reg_952[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(26),
      O => \output_img_addr_reg_952[27]_i_3_n_0\
    );
\output_img_addr_reg_952[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(25),
      O => \output_img_addr_reg_952[27]_i_4_n_0\
    );
\output_img_addr_reg_952[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(24),
      O => \output_img_addr_reg_952[27]_i_5_n_0\
    );
\output_img_addr_reg_952[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(31),
      O => \output_img_addr_reg_952[31]_i_2_n_0\
    );
\output_img_addr_reg_952[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(30),
      O => \output_img_addr_reg_952[31]_i_3_n_0\
    );
\output_img_addr_reg_952[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(29),
      O => \output_img_addr_reg_952[31]_i_4_n_0\
    );
\output_img_addr_reg_952[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_cast_reg_817(28),
      O => \output_img_addr_reg_952[31]_i_5_n_0\
    );
\output_img_addr_reg_952[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(3),
      I1 => tmp_10_2_cast4_reg_899(3),
      O => \output_img_addr_reg_952[3]_i_2_n_0\
    );
\output_img_addr_reg_952[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(2),
      I1 => tmp_10_2_cast4_reg_899(2),
      O => \output_img_addr_reg_952[3]_i_3_n_0\
    );
\output_img_addr_reg_952[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(1),
      I1 => tmp_10_2_cast4_reg_899(1),
      O => \output_img_addr_reg_952[3]_i_4_n_0\
    );
\output_img_addr_reg_952[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(0),
      I1 => tmp_10_2_cast4_reg_899(0),
      O => \output_img_addr_reg_952[3]_i_5_n_0\
    );
\output_img_addr_reg_952[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(7),
      I1 => tmp_10_2_cast4_reg_899(7),
      O => \output_img_addr_reg_952[7]_i_2_n_0\
    );
\output_img_addr_reg_952[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(6),
      I1 => tmp_10_2_cast4_reg_899(6),
      O => \output_img_addr_reg_952[7]_i_3_n_0\
    );
\output_img_addr_reg_952[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(5),
      I1 => tmp_10_2_cast4_reg_899(5),
      O => \output_img_addr_reg_952[7]_i_4_n_0\
    );
\output_img_addr_reg_952[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_cast_reg_817(4),
      I1 => tmp_10_2_cast4_reg_899(4),
      O => \output_img_addr_reg_952[7]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(0),
      Q => output_img_addr_reg_952(0),
      R => '0'
    );
\output_img_addr_reg_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(10),
      Q => output_img_addr_reg_952(10),
      R => '0'
    );
\output_img_addr_reg_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(11),
      Q => output_img_addr_reg_952(11),
      R => '0'
    );
\output_img_addr_reg_952_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[7]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[11]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[11]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[11]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_817(11 downto 8),
      O(3 downto 0) => output_img4_sum_fu_621_p2(11 downto 8),
      S(3) => \output_img_addr_reg_952[11]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[11]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[11]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[11]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(12),
      Q => output_img_addr_reg_952(12),
      R => '0'
    );
\output_img_addr_reg_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(13),
      Q => output_img_addr_reg_952(13),
      R => '0'
    );
\output_img_addr_reg_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(14),
      Q => output_img_addr_reg_952(14),
      R => '0'
    );
\output_img_addr_reg_952_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(15),
      Q => output_img_addr_reg_952(15),
      R => '0'
    );
\output_img_addr_reg_952_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[11]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[15]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[15]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[15]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_817(15 downto 12),
      O(3 downto 0) => output_img4_sum_fu_621_p2(15 downto 12),
      S(3) => \output_img_addr_reg_952[15]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[15]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[15]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[15]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(16),
      Q => output_img_addr_reg_952(16),
      R => '0'
    );
\output_img_addr_reg_952_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(17),
      Q => output_img_addr_reg_952(17),
      R => '0'
    );
\output_img_addr_reg_952_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(18),
      Q => output_img_addr_reg_952(18),
      R => '0'
    );
\output_img_addr_reg_952_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(19),
      Q => output_img_addr_reg_952(19),
      R => '0'
    );
\output_img_addr_reg_952_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[15]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[19]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[19]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[19]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_817(19 downto 16),
      O(3 downto 0) => output_img4_sum_fu_621_p2(19 downto 16),
      S(3) => \output_img_addr_reg_952[19]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[19]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[19]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[19]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(1),
      Q => output_img_addr_reg_952(1),
      R => '0'
    );
\output_img_addr_reg_952_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(20),
      Q => output_img_addr_reg_952(20),
      R => '0'
    );
\output_img_addr_reg_952_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(21),
      Q => output_img_addr_reg_952(21),
      R => '0'
    );
\output_img_addr_reg_952_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(22),
      Q => output_img_addr_reg_952(22),
      R => '0'
    );
\output_img_addr_reg_952_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(23),
      Q => output_img_addr_reg_952(23),
      R => '0'
    );
\output_img_addr_reg_952_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[19]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[23]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[23]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[23]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output_img4_sum_fu_621_p2(23 downto 20),
      S(3) => \output_img_addr_reg_952[23]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[23]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[23]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[23]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(24),
      Q => output_img_addr_reg_952(24),
      R => '0'
    );
\output_img_addr_reg_952_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(25),
      Q => output_img_addr_reg_952(25),
      R => '0'
    );
\output_img_addr_reg_952_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(26),
      Q => output_img_addr_reg_952(26),
      R => '0'
    );
\output_img_addr_reg_952_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(27),
      Q => output_img_addr_reg_952(27),
      R => '0'
    );
\output_img_addr_reg_952_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[23]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[27]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[27]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[27]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output_img4_sum_fu_621_p2(27 downto 24),
      S(3) => \output_img_addr_reg_952[27]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[27]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[27]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[27]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(28),
      Q => output_img_addr_reg_952(28),
      R => '0'
    );
\output_img_addr_reg_952_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(29),
      Q => output_img_addr_reg_952(29),
      R => '0'
    );
\output_img_addr_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(2),
      Q => output_img_addr_reg_952(2),
      R => '0'
    );
\output_img_addr_reg_952_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(30),
      Q => output_img_addr_reg_952(30),
      R => '0'
    );
\output_img_addr_reg_952_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(31),
      Q => output_img_addr_reg_952(31),
      R => '0'
    );
\output_img_addr_reg_952_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[27]_i_1_n_0\,
      CO(3) => \NLW_output_img_addr_reg_952_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \output_img_addr_reg_952_reg[31]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[31]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => output_img4_sum_fu_621_p2(31 downto 28),
      S(3) => \output_img_addr_reg_952[31]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[31]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[31]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[31]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(3),
      Q => output_img_addr_reg_952(3),
      R => '0'
    );
\output_img_addr_reg_952_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_img_addr_reg_952_reg[3]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[3]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[3]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_817(3 downto 0),
      O(3 downto 0) => output_img4_sum_fu_621_p2(3 downto 0),
      S(3) => \output_img_addr_reg_952[3]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[3]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[3]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[3]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(4),
      Q => output_img_addr_reg_952(4),
      R => '0'
    );
\output_img_addr_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(5),
      Q => output_img_addr_reg_952(5),
      R => '0'
    );
\output_img_addr_reg_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(6),
      Q => output_img_addr_reg_952(6),
      R => '0'
    );
\output_img_addr_reg_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(7),
      Q => output_img_addr_reg_952(7),
      R => '0'
    );
\output_img_addr_reg_952_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_img_addr_reg_952_reg[3]_i_1_n_0\,
      CO(3) => \output_img_addr_reg_952_reg[7]_i_1_n_0\,
      CO(2) => \output_img_addr_reg_952_reg[7]_i_1_n_1\,
      CO(1) => \output_img_addr_reg_952_reg[7]_i_1_n_2\,
      CO(0) => \output_img_addr_reg_952_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_cast_reg_817(7 downto 4),
      O(3 downto 0) => output_img4_sum_fu_621_p2(7 downto 4),
      S(3) => \output_img_addr_reg_952[7]_i_2_n_0\,
      S(2) => \output_img_addr_reg_952[7]_i_3_n_0\,
      S(1) => \output_img_addr_reg_952[7]_i_4_n_0\,
      S(0) => \output_img_addr_reg_952[7]_i_5_n_0\
    );
\output_img_addr_reg_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(8),
      Q => output_img_addr_reg_952(8),
      R => '0'
    );
\output_img_addr_reg_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_9160,
      D => output_img4_sum_fu_621_p2(9),
      Q => output_img_addr_reg_952(9),
      R => '0'
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(0),
      Q => reg_180(0),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(1),
      Q => reg_180(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(2),
      Q => reg_180(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(3),
      Q => reg_180(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(4),
      Q => reg_180(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(5),
      Q => reg_180(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(6),
      Q => reg_180(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(7),
      Q => reg_180(7),
      R => '0'
    );
\reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(0),
      Q => reg_184(0),
      R => '0'
    );
\reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(1),
      Q => reg_184(1),
      R => '0'
    );
\reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(2),
      Q => reg_184(2),
      R => '0'
    );
\reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(3),
      Q => reg_184(3),
      R => '0'
    );
\reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(4),
      Q => reg_184(4),
      R => '0'
    );
\reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(5),
      Q => reg_184(5),
      R => '0'
    );
\reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(6),
      Q => reg_184(6),
      R => '0'
    );
\reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1840,
      D => input_img_RDATA(7),
      Q => reg_184(7),
      R => '0'
    );
\tmp1_reg_838[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => tmp_2_mid2_v_v_reg_866(0),
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => tmp_2_mid2_v_v_reg_866(1),
      O => \tmp1_reg_838[0]_i_10_n_0\
    );
\tmp1_reg_838[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => i_phi_fu_160_p4(5),
      I1 => i_phi_fu_160_p4(6),
      I2 => i_phi_fu_160_p4(3),
      I3 => i_phi_fu_160_p4(1),
      I4 => \tmp1_reg_838[0]_i_7_n_0\,
      I5 => \tmp1_reg_838[0]_i_8_n_0\,
      O => \tmp1_reg_838[0]_i_2_n_0\
    );
\tmp1_reg_838[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[5]\,
      O => i_phi_fu_160_p4(5)
    );
\tmp1_reg_838[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[6]\,
      O => i_phi_fu_160_p4(6)
    );
\tmp1_reg_838[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => i_phi_fu_160_p4(3)
    );
\tmp1_reg_838[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[1]\,
      O => i_phi_fu_160_p4(1)
    );
\tmp1_reg_838[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => i_phi_fu_160_p4(8),
      I1 => i_phi_fu_160_p4(9),
      I2 => i_phi_fu_160_p4(3),
      I3 => i_phi_fu_160_p4(4),
      I4 => i_phi_fu_160_p4(7),
      I5 => i_phi_fu_160_p4(5),
      O => \tmp1_reg_838[0]_i_7_n_0\
    );
\tmp1_reg_838[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7DFFFFFFFFFFBE"
    )
        port map (
      I0 => i_phi_fu_160_p4(4),
      I1 => i_phi_fu_160_p4(2),
      I2 => i_phi_fu_160_p4(3),
      I3 => \tmp1_reg_838[0]_i_10_n_0\,
      I4 => i_phi_fu_160_p4(5),
      I5 => i_phi_fu_160_p4(8),
      O => \tmp1_reg_838[0]_i_8_n_0\
    );
\tmp1_reg_838[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[4]\,
      O => i_phi_fu_160_p4(4)
    );
\tmp1_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_43,
      Q => tmp1_reg_838,
      R => '0'
    );
\tmp3_reg_982[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(3),
      I1 => input_img_addr_2_rea_reg_957(3),
      O => \tmp3_reg_982[3]_i_2_n_0\
    );
\tmp3_reg_982[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(2),
      I1 => input_img_addr_2_rea_reg_957(2),
      O => \tmp3_reg_982[3]_i_3_n_0\
    );
\tmp3_reg_982[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(1),
      I1 => input_img_addr_2_rea_reg_957(1),
      O => \tmp3_reg_982[3]_i_4_n_0\
    );
\tmp3_reg_982[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(0),
      I1 => input_img_addr_2_rea_reg_957(0),
      O => \tmp3_reg_982[3]_i_5_n_0\
    );
\tmp3_reg_982[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(7),
      I1 => input_img_addr_2_rea_reg_957(7),
      O => \tmp3_reg_982[7]_i_2_n_0\
    );
\tmp3_reg_982[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(6),
      I1 => input_img_addr_2_rea_reg_957(6),
      O => \tmp3_reg_982[7]_i_3_n_0\
    );
\tmp3_reg_982[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(5),
      I1 => input_img_addr_2_rea_reg_957(5),
      O => \tmp3_reg_982[7]_i_4_n_0\
    );
\tmp3_reg_982[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_180(4),
      I1 => input_img_addr_2_rea_reg_957(4),
      O => \tmp3_reg_982[7]_i_5_n_0\
    );
\tmp3_reg_982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(0),
      Q => tmp3_reg_982(0),
      R => '0'
    );
\tmp3_reg_982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(1),
      Q => tmp3_reg_982(1),
      R => '0'
    );
\tmp3_reg_982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(2),
      Q => tmp3_reg_982(2),
      R => '0'
    );
\tmp3_reg_982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(3),
      Q => tmp3_reg_982(3),
      R => '0'
    );
\tmp3_reg_982_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_982_reg[3]_i_1_n_0\,
      CO(2) => \tmp3_reg_982_reg[3]_i_1_n_1\,
      CO(1) => \tmp3_reg_982_reg[3]_i_1_n_2\,
      CO(0) => \tmp3_reg_982_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_180(3 downto 0),
      O(3 downto 0) => tmp3_fu_649_p2(3 downto 0),
      S(3) => \tmp3_reg_982[3]_i_2_n_0\,
      S(2) => \tmp3_reg_982[3]_i_3_n_0\,
      S(1) => \tmp3_reg_982[3]_i_4_n_0\,
      S(0) => \tmp3_reg_982[3]_i_5_n_0\
    );
\tmp3_reg_982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(4),
      Q => tmp3_reg_982(4),
      R => '0'
    );
\tmp3_reg_982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(5),
      Q => tmp3_reg_982(5),
      R => '0'
    );
\tmp3_reg_982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(6),
      Q => tmp3_reg_982(6),
      R => '0'
    );
\tmp3_reg_982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(7),
      Q => tmp3_reg_982(7),
      R => '0'
    );
\tmp3_reg_982_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_982_reg[3]_i_1_n_0\,
      CO(3) => \tmp3_reg_982_reg[7]_i_1_n_0\,
      CO(2) => \tmp3_reg_982_reg[7]_i_1_n_1\,
      CO(1) => \tmp3_reg_982_reg[7]_i_1_n_2\,
      CO(0) => \tmp3_reg_982_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_180(7 downto 4),
      O(3 downto 0) => tmp3_fu_649_p2(7 downto 4),
      S(3) => \tmp3_reg_982[7]_i_2_n_0\,
      S(2) => \tmp3_reg_982[7]_i_3_n_0\,
      S(1) => \tmp3_reg_982[7]_i_4_n_0\,
      S(0) => \tmp3_reg_982[7]_i_5_n_0\
    );
\tmp3_reg_982_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => tmp3_fu_649_p2(8),
      Q => tmp3_reg_982(8),
      R => '0'
    );
\tmp3_reg_982_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_982_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp3_reg_982_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp3_fu_649_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp3_reg_982_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_101_cast_reg_875[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_101_cast_reg_875[12]_i_2_n_0\
    );
\tmp_101_cast_reg_875[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[2]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(2),
      O => \tmp_101_cast_reg_875[12]_i_3_n_0\
    );
\tmp_101_cast_reg_875[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[1]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(1),
      O => \tmp_101_cast_reg_875[12]_i_4_n_0\
    );
\tmp_101_cast_reg_875[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => tmp_s_reg_861(0),
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => j_reg_168(10),
      O => \tmp_101_cast_reg_875[12]_i_5_n_0\
    );
\tmp_101_cast_reg_875[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_101_cast_reg_875[12]_i_6_n_0\
    );
\tmp_101_cast_reg_875[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(6),
      O => \tmp_101_cast_reg_875[16]_i_2_n_0\
    );
\tmp_101_cast_reg_875[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[5]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(5),
      O => \tmp_101_cast_reg_875[16]_i_3_n_0\
    );
\tmp_101_cast_reg_875[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[4]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(4),
      O => \tmp_101_cast_reg_875[16]_i_4_n_0\
    );
\tmp_101_cast_reg_875[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[3]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(3),
      O => \tmp_101_cast_reg_875[16]_i_5_n_0\
    );
\tmp_101_cast_reg_875[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[9]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(9),
      O => \tmp_101_cast_reg_875[19]_i_2_n_0\
    );
\tmp_101_cast_reg_875[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[8]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(8),
      O => \tmp_101_cast_reg_875[19]_i_3_n_0\
    );
\tmp_101_cast_reg_875[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[7]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => tmp_s_reg_861(7),
      O => \tmp_101_cast_reg_875[19]_i_4_n_0\
    );
\tmp_101_cast_reg_875_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(10),
      Q => tmp_101_cast_reg_875(10),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(11),
      Q => tmp_101_cast_reg_875(11),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(12),
      Q => tmp_101_cast_reg_875(12),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_101_cast_reg_875_reg[12]_i_1_n_0\,
      CO(2) => \tmp_101_cast_reg_875_reg[12]_i_1_n_1\,
      CO(1) => \tmp_101_cast_reg_875_reg[12]_i_1_n_2\,
      CO(0) => \tmp_101_cast_reg_875_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_101_cast_reg_875[12]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_101_cast_fu_407_p2(12 downto 10),
      O(0) => \NLW_tmp_101_cast_reg_875_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_101_cast_reg_875[12]_i_3_n_0\,
      S(2) => \tmp_101_cast_reg_875[12]_i_4_n_0\,
      S(1) => \tmp_101_cast_reg_875[12]_i_5_n_0\,
      S(0) => \tmp_101_cast_reg_875[12]_i_6_n_0\
    );
\tmp_101_cast_reg_875_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(13),
      Q => tmp_101_cast_reg_875(13),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(14),
      Q => tmp_101_cast_reg_875(14),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(15),
      Q => tmp_101_cast_reg_875(15),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(16),
      Q => tmp_101_cast_reg_875(16),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_101_cast_reg_875_reg[12]_i_1_n_0\,
      CO(3) => \tmp_101_cast_reg_875_reg[16]_i_1_n_0\,
      CO(2) => \tmp_101_cast_reg_875_reg[16]_i_1_n_1\,
      CO(1) => \tmp_101_cast_reg_875_reg[16]_i_1_n_2\,
      CO(0) => \tmp_101_cast_reg_875_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_101_cast_fu_407_p2(16 downto 13),
      S(3) => \tmp_101_cast_reg_875[16]_i_2_n_0\,
      S(2) => \tmp_101_cast_reg_875[16]_i_3_n_0\,
      S(1) => \tmp_101_cast_reg_875[16]_i_4_n_0\,
      S(0) => \tmp_101_cast_reg_875[16]_i_5_n_0\
    );
\tmp_101_cast_reg_875_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(17),
      Q => tmp_101_cast_reg_875(17),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(18),
      Q => tmp_101_cast_reg_875(18),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_101_cast_fu_407_p2(19),
      Q => tmp_101_cast_reg_875(19),
      R => '0'
    );
\tmp_101_cast_reg_875_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_101_cast_reg_875_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_101_cast_reg_875_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_101_cast_reg_875_reg[19]_i_1_n_2\,
      CO(0) => \tmp_101_cast_reg_875_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_101_cast_reg_875_reg[19]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_101_cast_fu_407_p2(19 downto 17),
      S(3) => '0',
      S(2) => \tmp_101_cast_reg_875[19]_i_2_n_0\,
      S(1) => \tmp_101_cast_reg_875[19]_i_3_n_0\,
      S(0) => \tmp_101_cast_reg_875[19]_i_4_n_0\
    );
\tmp_10_1_reg_887[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_1_reg_887[12]_i_2_n_0\
    );
\tmp_10_1_reg_887[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[1]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      O => \tmp_10_1_reg_887[12]_i_3_n_0\
    );
\tmp_10_1_reg_887[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      O => \tmp_10_1_reg_887[12]_i_4_n_0\
    );
\tmp_10_1_reg_887[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \exitcond_reg_852_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => j_reg_168(10),
      O => \tmp_10_1_reg_887[12]_i_5_n_0\
    );
\tmp_10_1_reg_887[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_1_reg_887[12]_i_6_n_0\
    );
\tmp_10_1_reg_887[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      O => \tmp_10_1_reg_887[16]_i_2_n_0\
    );
\tmp_10_1_reg_887[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_s_fu_249_p2(5),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[5]\,
      O => \tmp_10_1_reg_887[16]_i_3_n_0\
    );
\tmp_10_1_reg_887[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[2]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[3]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[4]\,
      O => \tmp_10_1_reg_887[16]_i_4_n_0\
    );
\tmp_10_1_reg_887[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[1]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[2]\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => \tmp_10_1_reg_887[16]_i_5_n_0\
    );
\tmp_10_1_reg_887[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[7]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      I3 => \i_reg_156_reg_n_0_[8]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[9]\,
      O => \tmp_10_1_reg_887[19]_i_2_n_0\
    );
\tmp_10_1_reg_887[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_s_fu_249_p2(8),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[8]\,
      O => \tmp_10_1_reg_887[19]_i_3_n_0\
    );
\tmp_10_1_reg_887[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \i_reg_156_reg_n_0_[6]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      O => \tmp_10_1_reg_887[19]_i_4_n_0\
    );
\tmp_10_1_reg_887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(10),
      Q => tmp_10_1_reg_887(10),
      R => '0'
    );
\tmp_10_1_reg_887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(11),
      Q => tmp_10_1_reg_887(11),
      R => '0'
    );
\tmp_10_1_reg_887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(12),
      Q => tmp_10_1_reg_887(12),
      R => '0'
    );
\tmp_10_1_reg_887_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_1_reg_887_reg[12]_i_1_n_0\,
      CO(2) => \tmp_10_1_reg_887_reg[12]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_887_reg[12]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_887_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_10_1_reg_887[12]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_10_1_fu_432_p2(12 downto 10),
      O(0) => \NLW_tmp_10_1_reg_887_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_10_1_reg_887[12]_i_3_n_0\,
      S(2) => \tmp_10_1_reg_887[12]_i_4_n_0\,
      S(1) => \tmp_10_1_reg_887[12]_i_5_n_0\,
      S(0) => \tmp_10_1_reg_887[12]_i_6_n_0\
    );
\tmp_10_1_reg_887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(13),
      Q => tmp_10_1_reg_887(13),
      R => '0'
    );
\tmp_10_1_reg_887_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(14),
      Q => tmp_10_1_reg_887(14),
      R => '0'
    );
\tmp_10_1_reg_887_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(15),
      Q => tmp_10_1_reg_887(15),
      R => '0'
    );
\tmp_10_1_reg_887_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(16),
      Q => tmp_10_1_reg_887(16),
      R => '0'
    );
\tmp_10_1_reg_887_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_887_reg[12]_i_1_n_0\,
      CO(3) => \tmp_10_1_reg_887_reg[16]_i_1_n_0\,
      CO(2) => \tmp_10_1_reg_887_reg[16]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_887_reg[16]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_887_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_1_fu_432_p2(16 downto 13),
      S(3) => \tmp_10_1_reg_887[16]_i_2_n_0\,
      S(2) => \tmp_10_1_reg_887[16]_i_3_n_0\,
      S(1) => \tmp_10_1_reg_887[16]_i_4_n_0\,
      S(0) => \tmp_10_1_reg_887[16]_i_5_n_0\
    );
\tmp_10_1_reg_887_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(17),
      Q => tmp_10_1_reg_887(17),
      R => '0'
    );
\tmp_10_1_reg_887_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(18),
      Q => tmp_10_1_reg_887(18),
      R => '0'
    );
\tmp_10_1_reg_887_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_1_fu_432_p2(19),
      Q => tmp_10_1_reg_887(19),
      R => '0'
    );
\tmp_10_1_reg_887_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_887_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_10_1_reg_887_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_10_1_reg_887_reg[19]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_887_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_10_1_reg_887_reg[19]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_10_1_fu_432_p2(19 downto 17),
      S(3) => '0',
      S(2) => \tmp_10_1_reg_887[19]_i_2_n_0\,
      S(1) => \tmp_10_1_reg_887[19]_i_3_n_0\,
      S(0) => \tmp_10_1_reg_887[19]_i_4_n_0\
    );
\tmp_10_2_cast4_reg_899[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(0),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\tmp_10_2_cast4_reg_899[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_2_cast4_reg_899[12]_i_2_n_0\
    );
\tmp_10_2_cast4_reg_899[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[2]\,
      I3 => \i_reg_156_reg_n_0_[1]\,
      O => \tmp_10_2_cast4_reg_899[12]_i_3_n_0\
    );
\tmp_10_2_cast4_reg_899[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \exitcond_reg_852_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      O => \tmp_10_2_cast4_reg_899[12]_i_4_n_0\
    );
\tmp_10_2_cast4_reg_899[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => j_reg_168(10),
      O => \tmp_10_2_cast4_reg_899[12]_i_5_n_0\
    );
\tmp_10_2_cast4_reg_899[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_2_cast4_reg_899[12]_i_6_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35CA"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \tmp_10_2_cast4_reg_899[16]_i_6_n_0\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[6]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_2_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => i_s_fu_249_p2(5),
      I1 => \tmp_10_2_cast4_reg_899[16]_i_7_n_0\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[5]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_3_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF7FFFC0008000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[4]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_4_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7FC080"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_5_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[5]\,
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      I4 => \i_reg_156_reg_n_0_[4]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_6_n_0\
    );
\tmp_10_2_cast4_reg_899[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[4]\,
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[3]\,
      O => \tmp_10_2_cast4_reg_899[16]_i_7_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[4]\,
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \i_reg_156_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[1]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_10_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[1]\,
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \i_reg_156_reg_n_0_[3]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_11_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00FF00FE"
    )
        port map (
      I0 => j_reg_168(4),
      I1 => j_reg_168(3),
      I2 => j_reg_168(6),
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => j_reg_168(9),
      I5 => j_reg_168(5),
      O => \tmp_10_2_cast4_reg_899[19]_i_12_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006FFF0000FFF6"
    )
        port map (
      I0 => j_reg_168(0),
      I1 => j_reg_168(1),
      I2 => j_reg_168(7),
      I3 => j_reg_168(8),
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => j_reg_168(6),
      O => \tmp_10_2_cast4_reg_899[19]_i_13_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[7]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      I3 => \i_reg_156_reg_n_0_[8]\,
      I4 => \i_reg_156_reg_n_0_[9]\,
      O => i_s_fu_249_p2(9)
    );
\tmp_10_2_cast4_reg_899[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \i_reg_156_reg_n_0_[4]\,
      I2 => \i_reg_156_reg_n_0_[2]\,
      I3 => \i_reg_156_reg_n_0_[1]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      I5 => \i_reg_156_reg_n_0_[5]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[2]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_16_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFBFBFFE"
    )
        port map (
      I0 => \tmp_10_2_cast4_reg_899[19]_i_9_n_0\,
      I1 => \i_reg_156_reg_n_0_[7]\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      I3 => \tmp_10_2_cast4_reg_899[19]_i_10_n_0\,
      I4 => \i_reg_156_reg_n_0_[5]\,
      I5 => \tmp_10_2_cast4_reg_899[19]_i_11_n_0\,
      O => \tmp_10_2_cast4_reg_899[19]_i_4_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFFFFE"
    )
        port map (
      I0 => \tmp_10_2_cast4_reg_899[19]_i_12_n_0\,
      I1 => \tmp_10_2_cast4_reg_899[19]_i_13_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(6),
      I4 => p_0_in(1),
      I5 => \p_0_in__0\(10),
      O => \tmp_10_2_cast4_reg_899[19]_i_5_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAAC000AAAA"
    )
        port map (
      I0 => i_s_fu_249_p2(9),
      I1 => \i_reg_156_reg_n_0_[8]\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[9]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_6_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FAAC0AA"
    )
        port map (
      I0 => i_s_fu_249_p2(8),
      I1 => \i_reg_156_reg_n_0_[7]\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[8]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_7_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F77F088"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[7]\,
      O => \tmp_10_2_cast4_reg_899[19]_i_8_n_0\
    );
\tmp_10_2_cast4_reg_899[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF7FFF7FFFFFFE"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[5]\,
      I1 => i_s_fu_249_p2(8),
      I2 => i_s_fu_249_p2(9),
      I3 => \i_reg_156_reg_n_0_[4]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      I5 => \tmp_10_2_cast4_reg_899[19]_i_16_n_0\,
      O => \tmp_10_2_cast4_reg_899[19]_i_9_n_0\
    );
\tmp_10_2_cast4_reg_899[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(1),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(1)
    );
\tmp_10_2_cast4_reg_899[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(2),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(2)
    );
\tmp_10_2_cast4_reg_899[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(3),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(3)
    );
\tmp_10_2_cast4_reg_899[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(4),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(4)
    );
\tmp_10_2_cast4_reg_899[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(5),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(5)
    );
\tmp_10_2_cast4_reg_899[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(6),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(6)
    );
\tmp_10_2_cast4_reg_899[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(7),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(7)
    );
\tmp_10_2_cast4_reg_899[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(8),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => p_0_in(8)
    );
\tmp_10_2_cast4_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(0),
      Q => tmp_10_2_cast4_reg_899(0),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(10),
      Q => tmp_10_2_cast4_reg_899(10),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(11),
      Q => tmp_10_2_cast4_reg_899(11),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(12),
      Q => tmp_10_2_cast4_reg_899(12),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_0\,
      CO(2) => \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_1\,
      CO(1) => \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_2\,
      CO(0) => \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_10_2_cast4_reg_899[12]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp_10_2_cast4_fu_444_p2(12 downto 9),
      S(3) => \tmp_10_2_cast4_reg_899[12]_i_3_n_0\,
      S(2) => \tmp_10_2_cast4_reg_899[12]_i_4_n_0\,
      S(1) => \tmp_10_2_cast4_reg_899[12]_i_5_n_0\,
      S(0) => \tmp_10_2_cast4_reg_899[12]_i_6_n_0\
    );
\tmp_10_2_cast4_reg_899_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(13),
      Q => tmp_10_2_cast4_reg_899(13),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(14),
      Q => tmp_10_2_cast4_reg_899(14),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(15),
      Q => tmp_10_2_cast4_reg_899(15),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(16),
      Q => tmp_10_2_cast4_reg_899(16),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_cast4_reg_899_reg[12]_i_1_n_0\,
      CO(3) => \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_0\,
      CO(2) => \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_1\,
      CO(1) => \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_2\,
      CO(0) => \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_2_cast4_fu_444_p2(16 downto 13),
      S(3) => \tmp_10_2_cast4_reg_899[16]_i_2_n_0\,
      S(2) => \tmp_10_2_cast4_reg_899[16]_i_3_n_0\,
      S(1) => \tmp_10_2_cast4_reg_899[16]_i_4_n_0\,
      S(0) => \tmp_10_2_cast4_reg_899[16]_i_5_n_0\
    );
\tmp_10_2_cast4_reg_899_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(17),
      Q => tmp_10_2_cast4_reg_899(17),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(18),
      Q => tmp_10_2_cast4_reg_899(18),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(19),
      Q => tmp_10_2_cast4_reg_899(19),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_cast4_reg_899_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_10_2_cast4_reg_899_reg[19]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_10_2_cast4_reg_899_reg[19]_i_2_n_2\,
      CO(0) => \tmp_10_2_cast4_reg_899_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_10_2_cast4_reg_899_reg[19]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_10_2_cast4_fu_444_p2(19 downto 17),
      S(3) => '0',
      S(2) => \tmp_10_2_cast4_reg_899[19]_i_6_n_0\,
      S(1) => \tmp_10_2_cast4_reg_899[19]_i_7_n_0\,
      S(0) => \tmp_10_2_cast4_reg_899[19]_i_8_n_0\
    );
\tmp_10_2_cast4_reg_899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(1),
      Q => tmp_10_2_cast4_reg_899(1),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(2),
      Q => tmp_10_2_cast4_reg_899(2),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(3),
      Q => tmp_10_2_cast4_reg_899(3),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(4),
      Q => tmp_10_2_cast4_reg_899(4),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(5),
      Q => tmp_10_2_cast4_reg_899(5),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(6),
      Q => tmp_10_2_cast4_reg_899(6),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(7),
      Q => tmp_10_2_cast4_reg_899(7),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => p_0_in(8),
      Q => tmp_10_2_cast4_reg_899(8),
      R => '0'
    );
\tmp_10_2_cast4_reg_899_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_cast4_fu_444_p2(9),
      Q => tmp_10_2_cast4_reg_899(9),
      R => '0'
    );
\tmp_10_2_reg_894[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_2_reg_894[12]_i_2_n_0\
    );
\tmp_10_2_reg_894[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[2]\,
      I3 => \i_reg_156_reg_n_0_[1]\,
      O => tmp_10_fu_349_p1(2)
    );
\tmp_10_2_reg_894[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \exitcond_reg_852_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      O => tmp_10_fu_349_p1(1)
    );
\tmp_10_2_reg_894[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => j_reg_168(10),
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_2_reg_894[12]_i_5_n_0\
    );
\tmp_10_2_reg_894[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \tmp_10_2_reg_894[12]_i_6_n_0\
    );
\tmp_10_2_reg_894[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35CA"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \tmp_10_2_cast4_reg_899[16]_i_6_n_0\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[6]\,
      O => tmp_10_fu_349_p1(6)
    );
\tmp_10_2_reg_894[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => i_s_fu_249_p2(5),
      I1 => \tmp_10_2_cast4_reg_899[16]_i_7_n_0\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[5]\,
      O => tmp_10_fu_349_p1(5)
    );
\tmp_10_2_reg_894[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF7FFFC0008000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[4]\,
      O => tmp_10_fu_349_p1(4)
    );
\tmp_10_2_reg_894[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7FC080"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => tmp_10_fu_349_p1(3)
    );
\tmp_10_2_reg_894[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FAAC0AA"
    )
        port map (
      I0 => i_s_fu_249_p2(10),
      I1 => \i_reg_156_reg_n_0_[9]\,
      I2 => \tmp_10_2_reg_894[20]_i_6_n_0\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[10]\,
      O => tmp_10_fu_349_p1(10)
    );
\tmp_10_2_reg_894[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAAC000AAAA"
    )
        port map (
      I0 => i_s_fu_249_p2(9),
      I1 => \i_reg_156_reg_n_0_[8]\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[9]\,
      O => tmp_10_fu_349_p1(9)
    );
\tmp_10_2_reg_894[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FAAC0AA"
    )
        port map (
      I0 => i_s_fu_249_p2(8),
      I1 => \i_reg_156_reg_n_0_[7]\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[8]\,
      O => tmp_10_fu_349_p1(8)
    );
\tmp_10_2_reg_894[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F77F088"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[7]\,
      O => tmp_10_fu_349_p1(7)
    );
\tmp_10_2_reg_894[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[8]\,
      I1 => \tmp_10_2_cast4_reg_899[19]_i_15_n_0\,
      I2 => \i_reg_156_reg_n_0_[7]\,
      O => \tmp_10_2_reg_894[20]_i_6_n_0\
    );
\tmp_10_2_reg_894[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_168(9),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      O => \p_0_in__0\(9)
    );
\tmp_10_2_reg_894_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(10),
      Q => tmp_10_2_reg_894(10),
      R => '0'
    );
\tmp_10_2_reg_894_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(11),
      Q => tmp_10_2_reg_894(11),
      R => '0'
    );
\tmp_10_2_reg_894_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(12),
      Q => tmp_10_2_reg_894(12),
      R => '0'
    );
\tmp_10_2_reg_894_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_2_reg_894_reg[12]_i_1_n_0\,
      CO(2) => \tmp_10_2_reg_894_reg[12]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_894_reg[12]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_894_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_10_2_reg_894[12]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_10_2_fu_438_p2(12 downto 10),
      O(0) => \NLW_tmp_10_2_reg_894_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => tmp_10_fu_349_p1(2 downto 1),
      S(1) => \tmp_10_2_reg_894[12]_i_5_n_0\,
      S(0) => \tmp_10_2_reg_894[12]_i_6_n_0\
    );
\tmp_10_2_reg_894_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(13),
      Q => tmp_10_2_reg_894(13),
      R => '0'
    );
\tmp_10_2_reg_894_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(14),
      Q => tmp_10_2_reg_894(14),
      R => '0'
    );
\tmp_10_2_reg_894_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(15),
      Q => tmp_10_2_reg_894(15),
      R => '0'
    );
\tmp_10_2_reg_894_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(16),
      Q => tmp_10_2_reg_894(16),
      R => '0'
    );
\tmp_10_2_reg_894_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_894_reg[12]_i_1_n_0\,
      CO(3) => \tmp_10_2_reg_894_reg[16]_i_1_n_0\,
      CO(2) => \tmp_10_2_reg_894_reg[16]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_894_reg[16]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_894_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_2_fu_438_p2(16 downto 13),
      S(3 downto 0) => tmp_10_fu_349_p1(6 downto 3)
    );
\tmp_10_2_reg_894_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(17),
      Q => tmp_10_2_reg_894(17),
      R => '0'
    );
\tmp_10_2_reg_894_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(18),
      Q => tmp_10_2_reg_894(18),
      R => '0'
    );
\tmp_10_2_reg_894_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(19),
      Q => tmp_10_2_reg_894(19),
      R => '0'
    );
\tmp_10_2_reg_894_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => tmp_10_2_fu_438_p2(20),
      Q => tmp_10_2_reg_894(20),
      R => '0'
    );
\tmp_10_2_reg_894_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_894_reg[16]_i_1_n_0\,
      CO(3) => \NLW_tmp_10_2_reg_894_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_10_2_reg_894_reg[20]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_894_reg[20]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_894_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_2_fu_438_p2(20 downto 17),
      S(3 downto 0) => tmp_10_fu_349_p1(10 downto 7)
    );
\tmp_10_2_reg_894_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_1_reg_8810,
      D => \p_0_in__0\(9),
      Q => tmp_10_2_reg_894(9),
      R => '0'
    );
\tmp_12_reg_1002[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(3),
      I1 => x_dir_2_2_reg_987(3),
      O => \tmp_12_reg_1002[3]_i_2_n_0\
    );
\tmp_12_reg_1002[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(2),
      I1 => x_dir_2_2_reg_987(2),
      O => \tmp_12_reg_1002[3]_i_3_n_0\
    );
\tmp_12_reg_1002[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(1),
      I1 => x_dir_2_2_reg_987(1),
      O => \tmp_12_reg_1002[3]_i_4_n_0\
    );
\tmp_12_reg_1002[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(0),
      I1 => x_dir_2_2_reg_987(0),
      O => \tmp_12_reg_1002[3]_i_5_n_0\
    );
\tmp_12_reg_1002[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(7),
      I1 => x_dir_2_2_reg_987(7),
      O => \tmp_12_reg_1002[7]_i_2_n_0\
    );
\tmp_12_reg_1002[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(6),
      I1 => x_dir_2_2_reg_987(6),
      O => \tmp_12_reg_1002[7]_i_3_n_0\
    );
\tmp_12_reg_1002[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(5),
      I1 => x_dir_2_2_reg_987(5),
      O => \tmp_12_reg_1002[7]_i_4_n_0\
    );
\tmp_12_reg_1002[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(4),
      I1 => x_dir_2_2_reg_987(4),
      O => \tmp_12_reg_1002[7]_i_5_n_0\
    );
\tmp_12_reg_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(0),
      Q => tmp_12_reg_1002(0),
      R => '0'
    );
\tmp_12_reg_1002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(1),
      Q => tmp_12_reg_1002(1),
      R => '0'
    );
\tmp_12_reg_1002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(2),
      Q => tmp_12_reg_1002(2),
      R => '0'
    );
\tmp_12_reg_1002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(3),
      Q => tmp_12_reg_1002(3),
      R => '0'
    );
\tmp_12_reg_1002_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1002_reg[3]_i_1_n_0\,
      CO(2) => \tmp_12_reg_1002_reg[3]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1002_reg[3]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1002_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_184(3 downto 0),
      O(3 downto 0) => tmp_12_fu_768_p2(3 downto 0),
      S(3) => \tmp_12_reg_1002[3]_i_2_n_0\,
      S(2) => \tmp_12_reg_1002[3]_i_3_n_0\,
      S(1) => \tmp_12_reg_1002[3]_i_4_n_0\,
      S(0) => \tmp_12_reg_1002[3]_i_5_n_0\
    );
\tmp_12_reg_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(4),
      Q => tmp_12_reg_1002(4),
      R => '0'
    );
\tmp_12_reg_1002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(5),
      Q => tmp_12_reg_1002(5),
      R => '0'
    );
\tmp_12_reg_1002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(6),
      Q => tmp_12_reg_1002(6),
      R => '0'
    );
\tmp_12_reg_1002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => tmp_12_fu_768_p2(7),
      Q => tmp_12_reg_1002(7),
      R => '0'
    );
\tmp_12_reg_1002_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1002_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_12_reg_1002_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_12_reg_1002_reg[7]_i_1_n_1\,
      CO(1) => \tmp_12_reg_1002_reg[7]_i_1_n_2\,
      CO(0) => \tmp_12_reg_1002_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => reg_184(6 downto 4),
      O(3 downto 0) => tmp_12_fu_768_p2(7 downto 4),
      S(3) => \tmp_12_reg_1002[7]_i_2_n_0\,
      S(2) => \tmp_12_reg_1002[7]_i_3_n_0\,
      S(1) => \tmp_12_reg_1002[7]_i_4_n_0\,
      S(0) => \tmp_12_reg_1002[7]_i_5_n_0\
    );
\tmp_19_reg_1013[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(1),
      I1 => reg_184(2),
      I2 => y_dir_2_2_reg_992(2),
      O => \tmp_19_reg_1013[3]_i_2_n_0\
    );
\tmp_19_reg_1013[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(0),
      I1 => reg_184(1),
      I2 => y_dir_2_2_reg_992(1),
      O => \tmp_19_reg_1013[3]_i_3_n_0\
    );
\tmp_19_reg_1013[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_dir_2_2_reg_992(0),
      I1 => reg_184(0),
      O => \tmp_19_reg_1013[3]_i_4_n_0\
    );
\tmp_19_reg_1013[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_184(0),
      I1 => y_dir_2_2_reg_992(0),
      O => \tmp_19_reg_1013[3]_i_5_n_0\
    );
\tmp_19_reg_1013[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(2),
      I1 => reg_184(3),
      I2 => y_dir_2_2_reg_992(3),
      I3 => \tmp_19_reg_1013[3]_i_2_n_0\,
      O => \tmp_19_reg_1013[3]_i_6_n_0\
    );
\tmp_19_reg_1013[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(1),
      I1 => reg_184(2),
      I2 => y_dir_2_2_reg_992(2),
      I3 => \tmp_19_reg_1013[3]_i_3_n_0\,
      O => \tmp_19_reg_1013[3]_i_7_n_0\
    );
\tmp_19_reg_1013[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(0),
      I1 => reg_184(1),
      I2 => y_dir_2_2_reg_992(1),
      I3 => \tmp_19_reg_1013[3]_i_4_n_0\,
      O => \tmp_19_reg_1013[3]_i_8_n_0\
    );
\tmp_19_reg_1013[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_dir_2_2_reg_992(0),
      I1 => reg_184(0),
      O => \tmp_19_reg_1013[3]_i_9_n_0\
    );
\tmp_19_reg_1013[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(3),
      I1 => reg_184(4),
      I2 => y_dir_2_2_reg_992(4),
      I3 => \tmp_19_reg_1013[7]_i_6_n_0\,
      O => \tmp_19_reg_1013[7]_i_10_n_0\
    );
\tmp_19_reg_1013[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(5),
      I1 => reg_184(6),
      I2 => y_dir_2_2_reg_992(6),
      O => \tmp_19_reg_1013[7]_i_3_n_0\
    );
\tmp_19_reg_1013[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(4),
      I1 => reg_184(5),
      I2 => y_dir_2_2_reg_992(5),
      O => \tmp_19_reg_1013[7]_i_4_n_0\
    );
\tmp_19_reg_1013[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(3),
      I1 => reg_184(4),
      I2 => y_dir_2_2_reg_992(4),
      O => \tmp_19_reg_1013[7]_i_5_n_0\
    );
\tmp_19_reg_1013[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_180(2),
      I1 => reg_184(3),
      I2 => y_dir_2_2_reg_992(3),
      O => \tmp_19_reg_1013[7]_i_6_n_0\
    );
\tmp_19_reg_1013[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_19_reg_1013[7]_i_3_n_0\,
      I1 => reg_184(7),
      I2 => reg_180(6),
      I3 => y_dir_2_2_reg_992(7),
      O => \tmp_19_reg_1013[7]_i_7_n_0\
    );
\tmp_19_reg_1013[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(5),
      I1 => reg_184(6),
      I2 => y_dir_2_2_reg_992(6),
      I3 => \tmp_19_reg_1013[7]_i_4_n_0\,
      O => \tmp_19_reg_1013[7]_i_8_n_0\
    );
\tmp_19_reg_1013[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_180(4),
      I1 => reg_184(5),
      I2 => y_dir_2_2_reg_992(5),
      I3 => \tmp_19_reg_1013[7]_i_5_n_0\,
      O => \tmp_19_reg_1013[7]_i_9_n_0\
    );
\tmp_19_reg_1013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(0),
      Q => tmp_19_reg_1013(0),
      R => '0'
    );
\tmp_19_reg_1013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(1),
      Q => tmp_19_reg_1013(1),
      R => '0'
    );
\tmp_19_reg_1013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(2),
      Q => tmp_19_reg_1013(2),
      R => '0'
    );
\tmp_19_reg_1013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(3),
      Q => tmp_19_reg_1013(3),
      R => '0'
    );
\tmp_19_reg_1013_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_reg_1013_reg[3]_i_1_n_0\,
      CO(2) => \tmp_19_reg_1013_reg[3]_i_1_n_1\,
      CO(1) => \tmp_19_reg_1013_reg[3]_i_1_n_2\,
      CO(0) => \tmp_19_reg_1013_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \tmp_19_reg_1013[3]_i_2_n_0\,
      DI(2) => \tmp_19_reg_1013[3]_i_3_n_0\,
      DI(1) => \tmp_19_reg_1013[3]_i_4_n_0\,
      DI(0) => \tmp_19_reg_1013[3]_i_5_n_0\,
      O(3 downto 0) => y_dir_2_2_2_fu_762_p2(3 downto 0),
      S(3) => \tmp_19_reg_1013[3]_i_6_n_0\,
      S(2) => \tmp_19_reg_1013[3]_i_7_n_0\,
      S(1) => \tmp_19_reg_1013[3]_i_8_n_0\,
      S(0) => \tmp_19_reg_1013[3]_i_9_n_0\
    );
\tmp_19_reg_1013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(4),
      Q => tmp_19_reg_1013(4),
      R => '0'
    );
\tmp_19_reg_1013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(5),
      Q => tmp_19_reg_1013(5),
      R => '0'
    );
\tmp_19_reg_1013_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(6),
      Q => tmp_19_reg_1013(6),
      R => '0'
    );
\tmp_19_reg_1013_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_10190,
      D => y_dir_2_2_2_fu_762_p2(7),
      Q => tmp_19_reg_1013(7),
      R => '0'
    );
\tmp_19_reg_1013_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_1013_reg[3]_i_1_n_0\,
      CO(3) => \tmp_19_reg_1013_reg[7]_i_2_n_0\,
      CO(2) => \tmp_19_reg_1013_reg[7]_i_2_n_1\,
      CO(1) => \tmp_19_reg_1013_reg[7]_i_2_n_2\,
      CO(0) => \tmp_19_reg_1013_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_reg_1013[7]_i_3_n_0\,
      DI(2) => \tmp_19_reg_1013[7]_i_4_n_0\,
      DI(1) => \tmp_19_reg_1013[7]_i_5_n_0\,
      DI(0) => \tmp_19_reg_1013[7]_i_6_n_0\,
      O(3 downto 0) => y_dir_2_2_2_fu_762_p2(7 downto 4),
      S(3) => \tmp_19_reg_1013[7]_i_7_n_0\,
      S(2) => \tmp_19_reg_1013[7]_i_8_n_0\,
      S(1) => \tmp_19_reg_1013[7]_i_9_n_0\,
      S(0) => \tmp_19_reg_1013[7]_i_10_n_0\
    );
\tmp_2_cast_reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(0),
      Q => tmp_2_cast_reg_817(0),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(10),
      Q => tmp_2_cast_reg_817(10),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(11),
      Q => tmp_2_cast_reg_817(11),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(12),
      Q => tmp_2_cast_reg_817(12),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(13),
      Q => tmp_2_cast_reg_817(13),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(14),
      Q => tmp_2_cast_reg_817(14),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(15),
      Q => tmp_2_cast_reg_817(15),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(16),
      Q => tmp_2_cast_reg_817(16),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(17),
      Q => tmp_2_cast_reg_817(17),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(18),
      Q => tmp_2_cast_reg_817(18),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(19),
      Q => tmp_2_cast_reg_817(19),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(1),
      Q => tmp_2_cast_reg_817(1),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(20),
      Q => tmp_2_cast_reg_817(20),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(21),
      Q => tmp_2_cast_reg_817(21),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(22),
      Q => tmp_2_cast_reg_817(22),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(23),
      Q => tmp_2_cast_reg_817(23),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(24),
      Q => tmp_2_cast_reg_817(24),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(25),
      Q => tmp_2_cast_reg_817(25),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(26),
      Q => tmp_2_cast_reg_817(26),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(27),
      Q => tmp_2_cast_reg_817(27),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(28),
      Q => tmp_2_cast_reg_817(28),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(29),
      Q => tmp_2_cast_reg_817(29),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(2),
      Q => tmp_2_cast_reg_817(2),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(30),
      Q => tmp_2_cast_reg_817(30),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(31),
      Q => tmp_2_cast_reg_817(31),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(3),
      Q => tmp_2_cast_reg_817(3),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(4),
      Q => tmp_2_cast_reg_817(4),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(5),
      Q => tmp_2_cast_reg_817(5),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(6),
      Q => tmp_2_cast_reg_817(6),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(7),
      Q => tmp_2_cast_reg_817(7),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(8),
      Q => tmp_2_cast_reg_817(8),
      R => '0'
    );
\tmp_2_cast_reg_817_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => output_img_offset(9),
      Q => tmp_2_cast_reg_817(9),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \exitcond_reg_852_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      O => tmp_2_fu_274_p1(0)
    );
\tmp_2_mid2_v_v_reg_866[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_s_fu_249_p2(10),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[10]\,
      O => tmp_2_fu_274_p1(10)
    );
\tmp_2_mid2_v_v_reg_866[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[8]\,
      I1 => \i_reg_156_reg_n_0_[6]\,
      I2 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      I4 => \i_reg_156_reg_n_0_[9]\,
      I5 => \i_reg_156_reg_n_0_[10]\,
      O => i_s_fu_249_p2(10)
    );
\tmp_2_mid2_v_v_reg_866[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      O => tmp_2_fu_274_p1(1)
    );
\tmp_2_mid2_v_v_reg_866[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \i_reg_156_reg_n_0_[1]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      O => tmp_2_fu_274_p1(2)
    );
\tmp_2_mid2_v_v_reg_866[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[1]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[2]\,
      I3 => \exitcond_reg_852_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[3]\,
      O => tmp_2_fu_274_p1(3)
    );
\tmp_2_mid2_v_v_reg_866[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[2]\,
      I1 => \i_reg_156_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[3]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[4]\,
      O => tmp_2_fu_274_p1(4)
    );
\tmp_2_mid2_v_v_reg_866[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_s_fu_249_p2(5),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[5]\,
      O => tmp_2_fu_274_p1(5)
    );
\tmp_2_mid2_v_v_reg_866[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[3]\,
      I1 => \i_reg_156_reg_n_0_[1]\,
      I2 => \i_reg_156_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[2]\,
      I4 => \i_reg_156_reg_n_0_[4]\,
      I5 => \i_reg_156_reg_n_0_[5]\,
      O => i_s_fu_249_p2(5)
    );
\tmp_2_mid2_v_v_reg_866[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      O => tmp_2_fu_274_p1(6)
    );
\tmp_2_mid2_v_v_reg_866[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I1 => \i_reg_156_reg_n_0_[6]\,
      I2 => \exitcond_reg_852_reg_n_0_[0]\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      O => tmp_2_fu_274_p1(7)
    );
\tmp_2_mid2_v_v_reg_866[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_s_fu_249_p2(8),
      I1 => \exitcond_reg_852_reg_n_0_[0]\,
      I2 => \i_reg_156_reg_n_0_[8]\,
      O => tmp_2_fu_274_p1(8)
    );
\tmp_2_mid2_v_v_reg_866[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[6]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \i_reg_156_reg_n_0_[7]\,
      I3 => \i_reg_156_reg_n_0_[8]\,
      O => i_s_fu_249_p2(8)
    );
\tmp_2_mid2_v_v_reg_866[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[7]\,
      I1 => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\,
      I2 => \i_reg_156_reg_n_0_[6]\,
      I3 => \i_reg_156_reg_n_0_[8]\,
      I4 => \exitcond_reg_852_reg_n_0_[0]\,
      I5 => \i_reg_156_reg_n_0_[9]\,
      O => tmp_2_fu_274_p1(9)
    );
\tmp_2_mid2_v_v_reg_866[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[5]\,
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => \i_reg_156_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[2]\,
      I5 => \i_reg_156_reg_n_0_[4]\,
      O => \tmp_2_mid2_v_v_reg_866[9]_i_2_n_0\
    );
\tmp_2_mid2_v_v_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(0),
      Q => tmp_2_mid2_v_v_reg_866(0),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(10),
      Q => tmp_2_mid2_v_v_reg_866(10),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(1),
      Q => tmp_2_mid2_v_v_reg_866(1),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(2),
      Q => tmp_2_mid2_v_v_reg_866(2),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(3),
      Q => tmp_2_mid2_v_v_reg_866(3),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(4),
      Q => tmp_2_mid2_v_v_reg_866(4),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(5),
      Q => tmp_2_mid2_v_v_reg_866(5),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(6),
      Q => tmp_2_mid2_v_v_reg_866(6),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(7),
      Q => tmp_2_mid2_v_v_reg_866(7),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(8),
      Q => tmp_2_mid2_v_v_reg_866(8),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_9050,
      D => tmp_2_fu_274_p1(9),
      Q => tmp_2_mid2_v_v_reg_866(9),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(0),
      Q => tmp_3_cast_reg_827(0),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(10),
      Q => tmp_3_cast_reg_827(10),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(11),
      Q => tmp_3_cast_reg_827(11),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(12),
      Q => tmp_3_cast_reg_827(12),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(13),
      Q => tmp_3_cast_reg_827(13),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(14),
      Q => tmp_3_cast_reg_827(14),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(15),
      Q => tmp_3_cast_reg_827(15),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(16),
      Q => tmp_3_cast_reg_827(16),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(17),
      Q => tmp_3_cast_reg_827(17),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(18),
      Q => tmp_3_cast_reg_827(18),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(19),
      Q => tmp_3_cast_reg_827(19),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(1),
      Q => tmp_3_cast_reg_827(1),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(20),
      Q => tmp_3_cast_reg_827(20),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(21),
      Q => tmp_3_cast_reg_827(21),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(22),
      Q => tmp_3_cast_reg_827(22),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(23),
      Q => tmp_3_cast_reg_827(23),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(24),
      Q => tmp_3_cast_reg_827(24),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(25),
      Q => tmp_3_cast_reg_827(25),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(26),
      Q => tmp_3_cast_reg_827(26),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(27),
      Q => tmp_3_cast_reg_827(27),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(28),
      Q => tmp_3_cast_reg_827(28),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(29),
      Q => tmp_3_cast_reg_827(29),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(2),
      Q => tmp_3_cast_reg_827(2),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(30),
      Q => tmp_3_cast_reg_827(30),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(31),
      Q => tmp_3_cast_reg_827(31),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(3),
      Q => tmp_3_cast_reg_827(3),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(4),
      Q => tmp_3_cast_reg_827(4),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(5),
      Q => tmp_3_cast_reg_827(5),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(6),
      Q => tmp_3_cast_reg_827(6),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(7),
      Q => tmp_3_cast_reg_827(7),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(8),
      Q => tmp_3_cast_reg_827(8),
      R => '0'
    );
\tmp_3_cast_reg_827_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => input_img_offset(9),
      Q => tmp_3_cast_reg_827(9),
      R => '0'
    );
\tmp_6_reg_1024[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_19_reg_1013(2),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(2),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[3]_i_2_n_0\
    );
\tmp_6_reg_1024[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_19_reg_1013(1),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(1),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[3]_i_3_n_0\
    );
\tmp_6_reg_1024[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B11B"
    )
        port map (
      I0 => tmp_19_reg_1013(0),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(0),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[3]_i_4_n_0\
    );
\tmp_6_reg_1024[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_19_reg_1013(0),
      I1 => abscond_reg_1008,
      I2 => tmp_12_reg_1002(0),
      O => \tmp_6_reg_1024[3]_i_5_n_0\
    );
\tmp_6_reg_1024[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_19_reg_1013(3),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(3),
      I3 => abscond_reg_1008,
      I4 => \tmp_6_reg_1024[3]_i_2_n_0\,
      O => \tmp_6_reg_1024[3]_i_6_n_0\
    );
\tmp_6_reg_1024[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_19_reg_1013(2),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(2),
      I3 => abscond_reg_1008,
      I4 => \tmp_6_reg_1024[3]_i_3_n_0\,
      O => \tmp_6_reg_1024[3]_i_7_n_0\
    );
\tmp_6_reg_1024[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_19_reg_1013(1),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(1),
      I3 => abscond_reg_1008,
      I4 => \tmp_6_reg_1024[3]_i_4_n_0\,
      O => \tmp_6_reg_1024[3]_i_8_n_0\
    );
\tmp_6_reg_1024[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1013(0),
      I1 => tmp_12_reg_1002(0),
      O => \tmp_6_reg_1024[3]_i_9_n_0\
    );
\tmp_6_reg_1024[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_19_reg_1013(5),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(5),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[7]_i_3_n_0\
    );
\tmp_6_reg_1024[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_19_reg_1013(4),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(4),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[7]_i_4_n_0\
    );
\tmp_6_reg_1024[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_19_reg_1013(3),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(3),
      I3 => abscond_reg_1008,
      O => \tmp_6_reg_1024[7]_i_5_n_0\
    );
\tmp_6_reg_1024[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D72B14E728D4EB1"
    )
        port map (
      I0 => tmp_12_reg_1002(6),
      I1 => tmp_19_reg_1013(6),
      I2 => abscond7_reg_1019,
      I3 => tmp_19_reg_1013(7),
      I4 => abscond_reg_1008,
      I5 => tmp_12_reg_1002(7),
      O => \tmp_6_reg_1024[7]_i_6_n_0\
    );
\tmp_6_reg_1024[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_6_reg_1024[7]_i_3_n_0\,
      I1 => abscond7_reg_1019,
      I2 => tmp_19_reg_1013(6),
      I3 => abscond_reg_1008,
      I4 => tmp_12_reg_1002(6),
      O => \tmp_6_reg_1024[7]_i_7_n_0\
    );
\tmp_6_reg_1024[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_19_reg_1013(5),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(5),
      I3 => abscond_reg_1008,
      I4 => \tmp_6_reg_1024[7]_i_4_n_0\,
      O => \tmp_6_reg_1024[7]_i_8_n_0\
    );
\tmp_6_reg_1024[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_19_reg_1013(4),
      I1 => abscond7_reg_1019,
      I2 => tmp_12_reg_1002(4),
      I3 => abscond_reg_1008,
      I4 => \tmp_6_reg_1024[7]_i_5_n_0\,
      O => \tmp_6_reg_1024[7]_i_9_n_0\
    );
\tmp_6_reg_1024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(0),
      Q => tmp_6_reg_1024(0),
      R => '0'
    );
\tmp_6_reg_1024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(1),
      Q => tmp_6_reg_1024(1),
      R => '0'
    );
\tmp_6_reg_1024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(2),
      Q => tmp_6_reg_1024(2),
      R => '0'
    );
\tmp_6_reg_1024_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(3),
      Q => tmp_6_reg_1024(3),
      R => '0'
    );
\tmp_6_reg_1024_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_6_reg_1024_reg[3]_i_1_n_0\,
      CO(2) => \tmp_6_reg_1024_reg[3]_i_1_n_1\,
      CO(1) => \tmp_6_reg_1024_reg[3]_i_1_n_2\,
      CO(0) => \tmp_6_reg_1024_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_1024[3]_i_2_n_0\,
      DI(2) => \tmp_6_reg_1024[3]_i_3_n_0\,
      DI(1) => \tmp_6_reg_1024[3]_i_4_n_0\,
      DI(0) => \tmp_6_reg_1024[3]_i_5_n_0\,
      O(3 downto 0) => tmp_6_fu_811_p2(3 downto 0),
      S(3) => \tmp_6_reg_1024[3]_i_6_n_0\,
      S(2) => \tmp_6_reg_1024[3]_i_7_n_0\,
      S(1) => \tmp_6_reg_1024[3]_i_8_n_0\,
      S(0) => \tmp_6_reg_1024[3]_i_9_n_0\
    );
\tmp_6_reg_1024_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(4),
      Q => tmp_6_reg_1024(4),
      R => '0'
    );
\tmp_6_reg_1024_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(5),
      Q => tmp_6_reg_1024(5),
      R => '0'
    );
\tmp_6_reg_1024_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(6),
      Q => tmp_6_reg_1024(6),
      R => '0'
    );
\tmp_6_reg_1024_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_10240,
      D => tmp_6_fu_811_p2(7),
      Q => tmp_6_reg_1024(7),
      R => '0'
    );
\tmp_6_reg_1024_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_1024_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_6_reg_1024_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_6_reg_1024_reg[7]_i_2_n_1\,
      CO(1) => \tmp_6_reg_1024_reg[7]_i_2_n_2\,
      CO(0) => \tmp_6_reg_1024_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_6_reg_1024[7]_i_3_n_0\,
      DI(1) => \tmp_6_reg_1024[7]_i_4_n_0\,
      DI(0) => \tmp_6_reg_1024[7]_i_5_n_0\,
      O(3 downto 0) => tmp_6_fu_811_p2(7 downto 4),
      S(3) => \tmp_6_reg_1024[7]_i_6_n_0\,
      S(2) => \tmp_6_reg_1024[7]_i_7_n_0\,
      S(1) => \tmp_6_reg_1024[7]_i_8_n_0\,
      S(0) => \tmp_6_reg_1024[7]_i_9_n_0\
    );
\tmp_s_reg_861[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_866(0),
      O => tmp_s_fu_236_p2(0)
    );
\tmp_s_reg_861[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[7]\,
      O => i_phi_fu_160_p4(7)
    );
\tmp_s_reg_861[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(5),
      I1 => \i_reg_156_reg_n_0_[5]\,
      I2 => \tmp_s_reg_861[6]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[6]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(6),
      O => \tmp_s_reg_861[10]_i_11_n_0\
    );
\tmp_s_reg_861[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[8]\,
      O => i_phi_fu_160_p4(8)
    );
\tmp_s_reg_861[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[10]\,
      O => i_phi_fu_160_p4(10)
    );
\tmp_s_reg_861[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(19),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => indvar_flatten_reg_145(19),
      I3 => indvar_flatten_next_reg_847_reg(0),
      I4 => indvar_flatten_reg_145(0),
      I5 => \tmp_s_reg_861[10]_i_19_n_0\,
      O => \tmp_s_reg_861[10]_i_14_n_0\
    );
\tmp_s_reg_861[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_145(2),
      I1 => indvar_flatten_reg_145(1),
      I2 => indvar_flatten_reg_145(6),
      I3 => indvar_flatten_reg_145(5),
      O => \tmp_s_reg_861[10]_i_15_n_0\
    );
\tmp_s_reg_861[10]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten_reg_145(7),
      I1 => indvar_flatten_next_reg_847_reg(7),
      I2 => indvar_flatten_reg_145(8),
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => indvar_flatten_next_reg_847_reg(8),
      O => \tmp_s_reg_861[10]_i_16_n_0\
    );
\tmp_s_reg_861[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten_reg_145(11),
      I1 => indvar_flatten_next_reg_847_reg(11),
      I2 => indvar_flatten_reg_145(12),
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => indvar_flatten_next_reg_847_reg(12),
      O => \tmp_s_reg_861[10]_i_17_n_0\
    );
\tmp_s_reg_861[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => indvar_flatten_reg_145(13),
      I1 => indvar_flatten_next_reg_847_reg(13),
      I2 => indvar_flatten_reg_145(14),
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => indvar_flatten_next_reg_847_reg(14),
      O => \tmp_s_reg_861[10]_i_18_n_0\
    );
\tmp_s_reg_861[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_145(17),
      O => \tmp_s_reg_861[10]_i_19_n_0\
    );
\tmp_s_reg_861[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => i_phi_fu_160_p4(9),
      I1 => i_phi_fu_160_p4(7),
      I2 => \tmp_s_reg_861[10]_i_11_n_0\,
      I3 => i_phi_fu_160_p4(8),
      I4 => i_phi_fu_160_p4(10),
      O => tmp_s_fu_236_p2(10)
    );
\tmp_s_reg_861[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \tmp_s_reg_861[10]_i_14_n_0\,
      I1 => indvar_flatten_next_reg_847_reg(20),
      I2 => indvar_flatten_phi_fu_149_p41,
      I3 => indvar_flatten_reg_145(20),
      I4 => indvar_flatten_next_reg_847_reg(18),
      I5 => indvar_flatten_reg_145(18),
      O => \tmp_s_reg_861[10]_i_4_n_0\
    );
\tmp_s_reg_861[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(2),
      I1 => indvar_flatten_next_reg_847_reg(1),
      I2 => indvar_flatten_next_reg_847_reg(6),
      I3 => indvar_flatten_next_reg_847_reg(5),
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => \tmp_s_reg_861[10]_i_15_n_0\,
      O => \tmp_s_reg_861[10]_i_5_n_0\
    );
\tmp_s_reg_861[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(4),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => indvar_flatten_reg_145(4),
      I3 => indvar_flatten_next_reg_847_reg(3),
      I4 => indvar_flatten_reg_145(3),
      I5 => \tmp_s_reg_861[10]_i_16_n_0\,
      O => \tmp_s_reg_861[10]_i_6_n_0\
    );
\tmp_s_reg_861[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(16),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => indvar_flatten_reg_145(16),
      I3 => indvar_flatten_next_reg_847_reg(15),
      I4 => indvar_flatten_reg_145(15),
      I5 => \tmp_s_reg_861[10]_i_17_n_0\,
      O => \tmp_s_reg_861[10]_i_7_n_0\
    );
\tmp_s_reg_861[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => indvar_flatten_next_reg_847_reg(10),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => indvar_flatten_reg_145(10),
      I3 => indvar_flatten_next_reg_847_reg(9),
      I4 => indvar_flatten_reg_145(9),
      I5 => \tmp_s_reg_861[10]_i_18_n_0\,
      O => \tmp_s_reg_861[10]_i_8_n_0\
    );
\tmp_s_reg_861[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[9]\,
      O => i_phi_fu_160_p4(9)
    );
\tmp_s_reg_861[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8748B47"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(1),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => tmp_2_mid2_v_v_reg_866(0),
      I4 => \i_reg_156_reg_n_0_[0]\,
      O => tmp_s_fu_236_p2(1)
    );
\tmp_s_reg_861[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB800440347"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(1),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => tmp_2_mid2_v_v_reg_866(0),
      I4 => \i_reg_156_reg_n_0_[0]\,
      I5 => i_phi_fu_160_p4(2),
      O => tmp_s_fu_236_p2(2)
    );
\tmp_s_reg_861[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      I4 => \i_reg_156_reg_n_0_[2]\,
      O => i_phi_fu_160_p4(2)
    );
\tmp_s_reg_861[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(2),
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \tmp_s_reg_861[3]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[3]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(3),
      O => tmp_s_fu_236_p2(3)
    );
\tmp_s_reg_861[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \i_reg_156_reg_n_0_[0]\,
      I1 => tmp_2_mid2_v_v_reg_866(0),
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => tmp_2_mid2_v_v_reg_866(1),
      O => \tmp_s_reg_861[3]_i_2_n_0\
    );
\tmp_s_reg_861[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(3),
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \tmp_s_reg_861[4]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[4]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(4),
      O => tmp_s_fu_236_p2(4)
    );
\tmp_s_reg_861[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(1),
      I1 => indvar_flatten_phi_fu_149_p41,
      I2 => \i_reg_156_reg_n_0_[1]\,
      I3 => tmp_2_mid2_v_v_reg_866(0),
      I4 => \i_reg_156_reg_n_0_[0]\,
      I5 => i_phi_fu_160_p4(2),
      O => \tmp_s_reg_861[4]_i_2_n_0\
    );
\tmp_s_reg_861[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(4),
      I1 => \i_reg_156_reg_n_0_[4]\,
      I2 => \tmp_s_reg_861[5]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[5]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(5),
      O => tmp_s_fu_236_p2(5)
    );
\tmp_s_reg_861[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(2),
      I1 => \i_reg_156_reg_n_0_[2]\,
      I2 => \tmp_s_reg_861[3]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[3]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(3),
      O => \tmp_s_reg_861[5]_i_2_n_0\
    );
\tmp_s_reg_861[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(5),
      I1 => \i_reg_156_reg_n_0_[5]\,
      I2 => \tmp_s_reg_861[6]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[6]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(6),
      O => tmp_s_fu_236_p2(6)
    );
\tmp_s_reg_861[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(3),
      I1 => \i_reg_156_reg_n_0_[3]\,
      I2 => \tmp_s_reg_861[4]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[4]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(4),
      O => \tmp_s_reg_861[6]_i_2_n_0\
    );
\tmp_s_reg_861[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(6),
      I1 => \i_reg_156_reg_n_0_[6]\,
      I2 => \tmp_s_reg_861[7]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[7]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(7),
      O => tmp_s_fu_236_p2(7)
    );
\tmp_s_reg_861[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(4),
      I1 => \i_reg_156_reg_n_0_[4]\,
      I2 => \tmp_s_reg_861[5]_i_2_n_0\,
      I3 => \i_reg_156_reg_n_0_[5]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(5),
      O => \tmp_s_reg_861[7]_i_2_n_0\
    );
\tmp_s_reg_861[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_866(7),
      I1 => \i_reg_156_reg_n_0_[7]\,
      I2 => \tmp_s_reg_861[10]_i_11_n_0\,
      I3 => \i_reg_156_reg_n_0_[8]\,
      I4 => indvar_flatten_phi_fu_149_p41,
      I5 => tmp_2_mid2_v_v_reg_866(8),
      O => tmp_s_fu_236_p2(8)
    );
\tmp_s_reg_861[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFE00011101"
    )
        port map (
      I0 => i_phi_fu_160_p4(8),
      I1 => \tmp_s_reg_861[10]_i_11_n_0\,
      I2 => \i_reg_156_reg_n_0_[7]\,
      I3 => indvar_flatten_phi_fu_149_p41,
      I4 => tmp_2_mid2_v_v_reg_866(7),
      I5 => i_phi_fu_160_p4(9),
      O => tmp_s_fu_236_p2(9)
    );
\tmp_s_reg_861[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_843_reg_n_0_[0]\,
      O => indvar_flatten_phi_fu_149_p41
    );
\tmp_s_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(0),
      Q => tmp_s_reg_861(0),
      R => '0'
    );
\tmp_s_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(10),
      Q => tmp_s_reg_861(10),
      R => '0'
    );
\tmp_s_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(1),
      Q => tmp_s_reg_861(1),
      R => '0'
    );
\tmp_s_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(2),
      Q => tmp_s_reg_861(2),
      R => '0'
    );
\tmp_s_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(3),
      Q => tmp_s_reg_861(3),
      R => '0'
    );
\tmp_s_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(4),
      Q => tmp_s_reg_861(4),
      R => '0'
    );
\tmp_s_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(5),
      Q => tmp_s_reg_861(5),
      R => '0'
    );
\tmp_s_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(6),
      Q => tmp_s_reg_861(6),
      R => '0'
    );
\tmp_s_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(7),
      Q => tmp_s_reg_861(7),
      R => '0'
    );
\tmp_s_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(8),
      Q => tmp_s_reg_861(8),
      R => '0'
    );
\tmp_s_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_8520,
      D => tmp_s_fu_236_p2(9),
      Q => tmp_s_reg_861(9),
      R => '0'
    );
\x_dir_2_0_2_reg_977[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(3),
      I1 => reg_180(3),
      O => \x_dir_2_0_2_reg_977[3]_i_2_n_0\
    );
\x_dir_2_0_2_reg_977[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(2),
      I1 => reg_180(2),
      O => \x_dir_2_0_2_reg_977[3]_i_3_n_0\
    );
\x_dir_2_0_2_reg_977[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(1),
      I1 => reg_180(1),
      O => \x_dir_2_0_2_reg_977[3]_i_4_n_0\
    );
\x_dir_2_0_2_reg_977[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(0),
      I1 => reg_180(0),
      O => \x_dir_2_0_2_reg_977[3]_i_5_n_0\
    );
\x_dir_2_0_2_reg_977[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(7),
      I1 => reg_180(7),
      O => \x_dir_2_0_2_reg_977[7]_i_2_n_0\
    );
\x_dir_2_0_2_reg_977[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(6),
      I1 => reg_180(6),
      O => \x_dir_2_0_2_reg_977[7]_i_3_n_0\
    );
\x_dir_2_0_2_reg_977[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(5),
      I1 => reg_180(5),
      O => \x_dir_2_0_2_reg_977[7]_i_4_n_0\
    );
\x_dir_2_0_2_reg_977[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_957(4),
      I1 => reg_180(4),
      O => \x_dir_2_0_2_reg_977[7]_i_5_n_0\
    );
\x_dir_2_0_2_reg_977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(0),
      Q => x_dir_2_0_2_reg_977(0),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(1),
      Q => x_dir_2_0_2_reg_977(1),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(2),
      Q => x_dir_2_0_2_reg_977(2),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(3),
      Q => x_dir_2_0_2_reg_977(3),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_dir_2_0_2_reg_977_reg[3]_i_1_n_0\,
      CO(2) => \x_dir_2_0_2_reg_977_reg[3]_i_1_n_1\,
      CO(1) => \x_dir_2_0_2_reg_977_reg[3]_i_1_n_2\,
      CO(0) => \x_dir_2_0_2_reg_977_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => input_img_addr_2_rea_reg_957(3 downto 0),
      O(3 downto 0) => x_dir_2_0_2_fu_643_p2(3 downto 0),
      S(3) => \x_dir_2_0_2_reg_977[3]_i_2_n_0\,
      S(2) => \x_dir_2_0_2_reg_977[3]_i_3_n_0\,
      S(1) => \x_dir_2_0_2_reg_977[3]_i_4_n_0\,
      S(0) => \x_dir_2_0_2_reg_977[3]_i_5_n_0\
    );
\x_dir_2_0_2_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(4),
      Q => x_dir_2_0_2_reg_977(4),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(5),
      Q => x_dir_2_0_2_reg_977(5),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(6),
      Q => x_dir_2_0_2_reg_977(6),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(7),
      Q => x_dir_2_0_2_reg_977(7),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_0_2_reg_977_reg[3]_i_1_n_0\,
      CO(3) => \x_dir_2_0_2_reg_977_reg[7]_i_1_n_0\,
      CO(2) => \x_dir_2_0_2_reg_977_reg[7]_i_1_n_1\,
      CO(1) => \x_dir_2_0_2_reg_977_reg[7]_i_1_n_2\,
      CO(0) => \x_dir_2_0_2_reg_977_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_img_addr_2_rea_reg_957(7 downto 4),
      O(3 downto 0) => x_dir_2_0_2_fu_643_p2(7 downto 4),
      S(3) => \x_dir_2_0_2_reg_977[7]_i_2_n_0\,
      S(2) => \x_dir_2_0_2_reg_977[7]_i_3_n_0\,
      S(1) => \x_dir_2_0_2_reg_977[7]_i_4_n_0\,
      S(0) => \x_dir_2_0_2_reg_977[7]_i_5_n_0\
    );
\x_dir_2_0_2_reg_977_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp3_reg_9820,
      D => x_dir_2_0_2_fu_643_p2(8),
      Q => x_dir_2_0_2_reg_977(8),
      R => '0'
    );
\x_dir_2_0_2_reg_977_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_0_2_reg_977_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_x_dir_2_0_2_reg_977_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_dir_2_0_2_reg_977_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => x_dir_2_0_2_fu_643_p2(8),
      S(3 downto 0) => B"0001"
    );
\x_dir_2_2_reg_987[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(3),
      I1 => input_img_addr_3_rea_reg_962(2),
      I2 => input_img_addr_4_rea_reg_967(2),
      O => \x_dir_2_2_reg_987[0]_i_10_n_0\
    );
\x_dir_2_2_reg_987[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(2),
      I1 => \x_dir_2_2_reg_987[0]_i_9_n_0\,
      I2 => input_img_addr_5_rea_reg_972(1),
      I3 => input_img_addr_4_rea_reg_967(0),
      I4 => input_img_addr_3_rea_reg_962(0),
      O => \x_dir_2_2_reg_987[0]_i_2_n_0\
    );
\x_dir_2_2_reg_987[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEEBBE8228EBBE"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(1),
      I1 => input_img_addr_4_rea_reg_967(0),
      I2 => input_img_addr_3_rea_reg_962(0),
      I3 => input_img_addr_5_rea_reg_972(1),
      I4 => input_img_addr_5_rea_reg_972(0),
      I5 => x_dir_2_0_2_reg_977(0),
      O => \x_dir_2_2_reg_987[0]_i_3_n_0\
    );
\x_dir_2_2_reg_987[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(0),
      I1 => x_dir_2_0_2_reg_977(0),
      O => \x_dir_2_2_reg_987[0]_i_4_n_0\
    );
\x_dir_2_2_reg_987[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[0]_i_2_n_0\,
      I1 => \x_dir_2_2_reg_987[0]_i_10_n_0\,
      I2 => x_dir_2_0_2_reg_977(3),
      I3 => input_img_addr_3_rea_reg_962(1),
      I4 => input_img_addr_4_rea_reg_967(1),
      I5 => input_img_addr_5_rea_reg_972(2),
      O => \x_dir_2_2_reg_987[0]_i_5_n_0\
    );
\x_dir_2_2_reg_987[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[0]_i_3_n_0\,
      I1 => \x_dir_2_2_reg_987[0]_i_9_n_0\,
      I2 => x_dir_2_0_2_reg_977(2),
      I3 => input_img_addr_3_rea_reg_962(0),
      I4 => input_img_addr_4_rea_reg_967(0),
      I5 => input_img_addr_5_rea_reg_972(1),
      O => \x_dir_2_2_reg_987[0]_i_6_n_0\
    );
\x_dir_2_2_reg_987[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22D2DD22DD2D22D"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(0),
      I1 => x_dir_2_0_2_reg_977(0),
      I2 => x_dir_2_0_2_reg_977(1),
      I3 => input_img_addr_5_rea_reg_972(1),
      I4 => input_img_addr_3_rea_reg_962(0),
      I5 => input_img_addr_4_rea_reg_967(0),
      O => \x_dir_2_2_reg_987[0]_i_7_n_0\
    );
\x_dir_2_2_reg_987[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(0),
      I1 => input_img_addr_5_rea_reg_972(0),
      O => \x_dir_2_2_reg_987[0]_i_8_n_0\
    );
\x_dir_2_2_reg_987[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(2),
      I1 => input_img_addr_3_rea_reg_962(1),
      I2 => input_img_addr_4_rea_reg_967(1),
      O => \x_dir_2_2_reg_987[0]_i_9_n_0\
    );
\x_dir_2_2_reg_987[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D00004D004D4D00"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(7),
      I1 => input_img_addr_4_rea_reg_967(6),
      I2 => input_img_addr_3_rea_reg_962(6),
      I3 => input_img_addr_4_rea_reg_967(7),
      I4 => input_img_addr_3_rea_reg_962(7),
      I5 => x_dir_2_0_2_reg_977(8),
      O => \x_dir_2_2_reg_987[10]_i_2_n_0\
    );
\x_dir_2_2_reg_987[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(7),
      I1 => \x_dir_2_2_reg_987[10]_i_6_n_0\,
      I2 => input_img_addr_5_rea_reg_972(6),
      I3 => input_img_addr_4_rea_reg_967(5),
      I4 => input_img_addr_3_rea_reg_962(5),
      O => \x_dir_2_2_reg_987[10]_i_3_n_0\
    );
\x_dir_2_2_reg_987[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFF004DFFB24DFF"
    )
        port map (
      I0 => input_img_addr_3_rea_reg_962(6),
      I1 => input_img_addr_4_rea_reg_967(6),
      I2 => input_img_addr_5_rea_reg_972(7),
      I3 => x_dir_2_0_2_reg_977(8),
      I4 => input_img_addr_4_rea_reg_967(7),
      I5 => input_img_addr_3_rea_reg_962(7),
      O => \x_dir_2_2_reg_987[10]_i_4_n_0\
    );
\x_dir_2_2_reg_987[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E17887E1781EE178"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[10]_i_7_n_0\,
      I1 => x_dir_2_0_2_reg_977(7),
      I2 => \x_dir_2_2_reg_987[10]_i_8_n_0\,
      I3 => input_img_addr_3_rea_reg_962(6),
      I4 => input_img_addr_4_rea_reg_967(6),
      I5 => input_img_addr_5_rea_reg_972(7),
      O => \x_dir_2_2_reg_987[10]_i_5_n_0\
    );
\x_dir_2_2_reg_987[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(7),
      I1 => input_img_addr_3_rea_reg_962(6),
      I2 => input_img_addr_4_rea_reg_967(6),
      O => \x_dir_2_2_reg_987[10]_i_6_n_0\
    );
\x_dir_2_2_reg_987[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => input_img_addr_3_rea_reg_962(5),
      I1 => input_img_addr_4_rea_reg_967(5),
      I2 => input_img_addr_5_rea_reg_972(6),
      O => \x_dir_2_2_reg_987[10]_i_7_n_0\
    );
\x_dir_2_2_reg_987[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(8),
      I1 => input_img_addr_3_rea_reg_962(7),
      I2 => input_img_addr_4_rea_reg_967(7),
      O => \x_dir_2_2_reg_987[10]_i_8_n_0\
    );
\x_dir_2_2_reg_987[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(6),
      I1 => input_img_addr_3_rea_reg_962(5),
      I2 => input_img_addr_4_rea_reg_967(5),
      O => \x_dir_2_2_reg_987[4]_i_10_n_0\
    );
\x_dir_2_2_reg_987[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(5),
      I1 => input_img_addr_3_rea_reg_962(4),
      I2 => input_img_addr_4_rea_reg_967(4),
      O => \x_dir_2_2_reg_987[4]_i_11_n_0\
    );
\x_dir_2_2_reg_987[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(4),
      I1 => input_img_addr_3_rea_reg_962(3),
      I2 => input_img_addr_4_rea_reg_967(3),
      O => \x_dir_2_2_reg_987[4]_i_12_n_0\
    );
\x_dir_2_2_reg_987[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(6),
      I1 => \x_dir_2_2_reg_987[4]_i_10_n_0\,
      I2 => input_img_addr_5_rea_reg_972(5),
      I3 => input_img_addr_4_rea_reg_967(4),
      I4 => input_img_addr_3_rea_reg_962(4),
      O => \x_dir_2_2_reg_987[4]_i_2_n_0\
    );
\x_dir_2_2_reg_987[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(5),
      I1 => \x_dir_2_2_reg_987[4]_i_11_n_0\,
      I2 => input_img_addr_5_rea_reg_972(4),
      I3 => input_img_addr_4_rea_reg_967(3),
      I4 => input_img_addr_3_rea_reg_962(3),
      O => \x_dir_2_2_reg_987[4]_i_3_n_0\
    );
\x_dir_2_2_reg_987[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(4),
      I1 => \x_dir_2_2_reg_987[4]_i_12_n_0\,
      I2 => input_img_addr_5_rea_reg_972(3),
      I3 => input_img_addr_4_rea_reg_967(2),
      I4 => input_img_addr_3_rea_reg_962(2),
      O => \x_dir_2_2_reg_987[4]_i_4_n_0\
    );
\x_dir_2_2_reg_987[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_977(3),
      I1 => \x_dir_2_2_reg_987[0]_i_10_n_0\,
      I2 => input_img_addr_5_rea_reg_972(2),
      I3 => input_img_addr_4_rea_reg_967(1),
      I4 => input_img_addr_3_rea_reg_962(1),
      O => \x_dir_2_2_reg_987[4]_i_5_n_0\
    );
\x_dir_2_2_reg_987[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[4]_i_2_n_0\,
      I1 => \x_dir_2_2_reg_987[10]_i_6_n_0\,
      I2 => x_dir_2_0_2_reg_977(7),
      I3 => input_img_addr_3_rea_reg_962(5),
      I4 => input_img_addr_4_rea_reg_967(5),
      I5 => input_img_addr_5_rea_reg_972(6),
      O => \x_dir_2_2_reg_987[4]_i_6_n_0\
    );
\x_dir_2_2_reg_987[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[4]_i_3_n_0\,
      I1 => \x_dir_2_2_reg_987[4]_i_10_n_0\,
      I2 => x_dir_2_0_2_reg_977(6),
      I3 => input_img_addr_3_rea_reg_962(4),
      I4 => input_img_addr_4_rea_reg_967(4),
      I5 => input_img_addr_5_rea_reg_972(5),
      O => \x_dir_2_2_reg_987[4]_i_7_n_0\
    );
\x_dir_2_2_reg_987[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[4]_i_4_n_0\,
      I1 => \x_dir_2_2_reg_987[4]_i_11_n_0\,
      I2 => x_dir_2_0_2_reg_977(5),
      I3 => input_img_addr_3_rea_reg_962(3),
      I4 => input_img_addr_4_rea_reg_967(3),
      I5 => input_img_addr_5_rea_reg_972(4),
      O => \x_dir_2_2_reg_987[4]_i_8_n_0\
    );
\x_dir_2_2_reg_987[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_987[4]_i_5_n_0\,
      I1 => \x_dir_2_2_reg_987[4]_i_12_n_0\,
      I2 => x_dir_2_0_2_reg_977(4),
      I3 => input_img_addr_3_rea_reg_962(2),
      I4 => input_img_addr_4_rea_reg_967(2),
      I5 => input_img_addr_5_rea_reg_972(3),
      O => \x_dir_2_2_reg_987[4]_i_9_n_0\
    );
\x_dir_2_2_reg_987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(0),
      Q => x_dir_2_2_reg_987(0),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_dir_2_2_reg_987_reg[0]_i_1_n_0\,
      CO(2) => \x_dir_2_2_reg_987_reg[0]_i_1_n_1\,
      CO(1) => \x_dir_2_2_reg_987_reg[0]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_987_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \x_dir_2_2_reg_987[0]_i_2_n_0\,
      DI(2) => \x_dir_2_2_reg_987[0]_i_3_n_0\,
      DI(1) => '0',
      DI(0) => \x_dir_2_2_reg_987[0]_i_4_n_0\,
      O(3 downto 0) => x_dir_2_2_fu_720_p2(3 downto 0),
      S(3) => \x_dir_2_2_reg_987[0]_i_5_n_0\,
      S(2) => \x_dir_2_2_reg_987[0]_i_6_n_0\,
      S(1) => \x_dir_2_2_reg_987[0]_i_7_n_0\,
      S(0) => \x_dir_2_2_reg_987[0]_i_8_n_0\
    );
\x_dir_2_2_reg_987_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(10),
      Q => x_dir_2_2_reg_987(10),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_2_reg_987_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_x_dir_2_2_reg_987_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_dir_2_2_reg_987_reg[10]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_987_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \x_dir_2_2_reg_987[10]_i_2_n_0\,
      DI(0) => \x_dir_2_2_reg_987[10]_i_3_n_0\,
      O(3) => \NLW_x_dir_2_2_reg_987_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_dir_2_2_fu_720_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \x_dir_2_2_reg_987[10]_i_4_n_0\,
      S(0) => \x_dir_2_2_reg_987[10]_i_5_n_0\
    );
\x_dir_2_2_reg_987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(1),
      Q => x_dir_2_2_reg_987(1),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(2),
      Q => x_dir_2_2_reg_987(2),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(3),
      Q => x_dir_2_2_reg_987(3),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(4),
      Q => x_dir_2_2_reg_987(4),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_2_reg_987_reg[0]_i_1_n_0\,
      CO(3) => \x_dir_2_2_reg_987_reg[4]_i_1_n_0\,
      CO(2) => \x_dir_2_2_reg_987_reg[4]_i_1_n_1\,
      CO(1) => \x_dir_2_2_reg_987_reg[4]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_987_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_dir_2_2_reg_987[4]_i_2_n_0\,
      DI(2) => \x_dir_2_2_reg_987[4]_i_3_n_0\,
      DI(1) => \x_dir_2_2_reg_987[4]_i_4_n_0\,
      DI(0) => \x_dir_2_2_reg_987[4]_i_5_n_0\,
      O(3 downto 0) => x_dir_2_2_fu_720_p2(7 downto 4),
      S(3) => \x_dir_2_2_reg_987[4]_i_6_n_0\,
      S(2) => \x_dir_2_2_reg_987[4]_i_7_n_0\,
      S(1) => \x_dir_2_2_reg_987[4]_i_8_n_0\,
      S(0) => \x_dir_2_2_reg_987[4]_i_9_n_0\
    );
\x_dir_2_2_reg_987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(5),
      Q => x_dir_2_2_reg_987(5),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(6),
      Q => x_dir_2_2_reg_987(6),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(7),
      Q => x_dir_2_2_reg_987(7),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(8),
      Q => x_dir_2_2_reg_987(8),
      R => '0'
    );
\x_dir_2_2_reg_987_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => x_dir_2_2_fu_720_p2(9),
      Q => x_dir_2_2_reg_987(9),
      R => '0'
    );
\y_dir_2_2_reg_992[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(7),
      I1 => reg_184(6),
      I2 => tmp3_reg_982(7),
      O => \y_dir_2_2_reg_992[10]_i_3_n_0\
    );
\y_dir_2_2_reg_992[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp3_reg_982(8),
      I1 => reg_184(7),
      O => \y_dir_2_2_reg_992[10]_i_4_n_0\
    );
\y_dir_2_2_reg_992[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp3_reg_982(7),
      I1 => reg_184(6),
      I2 => input_img_addr_5_rea_reg_972(7),
      I3 => reg_184(7),
      I4 => tmp3_reg_982(8),
      O => \y_dir_2_2_reg_992[10]_i_5_n_0\
    );
\y_dir_2_2_reg_992[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(2),
      I1 => reg_184(1),
      I2 => tmp3_reg_982(2),
      O => \y_dir_2_2_reg_992[3]_i_2_n_0\
    );
\y_dir_2_2_reg_992[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(1),
      I1 => reg_184(0),
      I2 => tmp3_reg_982(1),
      O => \y_dir_2_2_reg_992[3]_i_3_n_0\
    );
\y_dir_2_2_reg_992[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp3_reg_982(0),
      I1 => input_img_addr_5_rea_reg_972(0),
      O => \y_dir_2_2_reg_992[3]_i_4_n_0\
    );
\y_dir_2_2_reg_992[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(3),
      I1 => reg_184(2),
      I2 => tmp3_reg_982(3),
      I3 => \y_dir_2_2_reg_992[3]_i_2_n_0\,
      O => \y_dir_2_2_reg_992[3]_i_5_n_0\
    );
\y_dir_2_2_reg_992[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(2),
      I1 => reg_184(1),
      I2 => tmp3_reg_982(2),
      I3 => \y_dir_2_2_reg_992[3]_i_3_n_0\,
      O => \y_dir_2_2_reg_992[3]_i_6_n_0\
    );
\y_dir_2_2_reg_992[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(1),
      I1 => reg_184(0),
      I2 => tmp3_reg_982(1),
      I3 => \y_dir_2_2_reg_992[3]_i_4_n_0\,
      O => \y_dir_2_2_reg_992[3]_i_7_n_0\
    );
\y_dir_2_2_reg_992[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_982(0),
      I1 => input_img_addr_5_rea_reg_972(0),
      O => \y_dir_2_2_reg_992[3]_i_8_n_0\
    );
\y_dir_2_2_reg_992[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(6),
      I1 => reg_184(5),
      I2 => tmp3_reg_982(6),
      O => \y_dir_2_2_reg_992[7]_i_2_n_0\
    );
\y_dir_2_2_reg_992[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(5),
      I1 => reg_184(4),
      I2 => tmp3_reg_982(5),
      O => \y_dir_2_2_reg_992[7]_i_3_n_0\
    );
\y_dir_2_2_reg_992[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(4),
      I1 => reg_184(3),
      I2 => tmp3_reg_982(4),
      O => \y_dir_2_2_reg_992[7]_i_4_n_0\
    );
\y_dir_2_2_reg_992[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(3),
      I1 => reg_184(2),
      I2 => tmp3_reg_982(3),
      O => \y_dir_2_2_reg_992[7]_i_5_n_0\
    );
\y_dir_2_2_reg_992[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_dir_2_2_reg_992[7]_i_2_n_0\,
      I1 => input_img_addr_5_rea_reg_972(7),
      I2 => reg_184(6),
      I3 => tmp3_reg_982(7),
      O => \y_dir_2_2_reg_992[7]_i_6_n_0\
    );
\y_dir_2_2_reg_992[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(6),
      I1 => reg_184(5),
      I2 => tmp3_reg_982(6),
      I3 => \y_dir_2_2_reg_992[7]_i_3_n_0\,
      O => \y_dir_2_2_reg_992[7]_i_7_n_0\
    );
\y_dir_2_2_reg_992[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(5),
      I1 => reg_184(4),
      I2 => tmp3_reg_982(5),
      I3 => \y_dir_2_2_reg_992[7]_i_4_n_0\,
      O => \y_dir_2_2_reg_992[7]_i_8_n_0\
    );
\y_dir_2_2_reg_992[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_972(4),
      I1 => reg_184(3),
      I2 => tmp3_reg_982(4),
      I3 => \y_dir_2_2_reg_992[7]_i_5_n_0\,
      O => \y_dir_2_2_reg_992[7]_i_9_n_0\
    );
\y_dir_2_2_reg_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(0),
      Q => y_dir_2_2_reg_992(0),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(10),
      Q => y_dir_2_2_reg_992(10),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_dir_2_2_reg_992_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_dir_2_2_reg_992_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_dir_2_2_reg_992_reg[10]_i_2_n_2\,
      CO(0) => \y_dir_2_2_reg_992_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => \y_dir_2_2_reg_992[10]_i_3_n_0\,
      O(3) => \NLW_y_dir_2_2_reg_992_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_dir_2_2_fu_726_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \y_dir_2_2_reg_992[10]_i_4_n_0\,
      S(0) => \y_dir_2_2_reg_992[10]_i_5_n_0\
    );
\y_dir_2_2_reg_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(1),
      Q => y_dir_2_2_reg_992(1),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(2),
      Q => y_dir_2_2_reg_992(2),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(3),
      Q => y_dir_2_2_reg_992(3),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_dir_2_2_reg_992_reg[3]_i_1_n_0\,
      CO(2) => \y_dir_2_2_reg_992_reg[3]_i_1_n_1\,
      CO(1) => \y_dir_2_2_reg_992_reg[3]_i_1_n_2\,
      CO(0) => \y_dir_2_2_reg_992_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_dir_2_2_reg_992[3]_i_2_n_0\,
      DI(2) => \y_dir_2_2_reg_992[3]_i_3_n_0\,
      DI(1) => \y_dir_2_2_reg_992[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y_dir_2_2_fu_726_p2(3 downto 0),
      S(3) => \y_dir_2_2_reg_992[3]_i_5_n_0\,
      S(2) => \y_dir_2_2_reg_992[3]_i_6_n_0\,
      S(1) => \y_dir_2_2_reg_992[3]_i_7_n_0\,
      S(0) => \y_dir_2_2_reg_992[3]_i_8_n_0\
    );
\y_dir_2_2_reg_992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(4),
      Q => y_dir_2_2_reg_992(4),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(5),
      Q => y_dir_2_2_reg_992(5),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(6),
      Q => y_dir_2_2_reg_992(6),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(7),
      Q => y_dir_2_2_reg_992(7),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_dir_2_2_reg_992_reg[3]_i_1_n_0\,
      CO(3) => \y_dir_2_2_reg_992_reg[7]_i_1_n_0\,
      CO(2) => \y_dir_2_2_reg_992_reg[7]_i_1_n_1\,
      CO(1) => \y_dir_2_2_reg_992_reg[7]_i_1_n_2\,
      CO(0) => \y_dir_2_2_reg_992_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_dir_2_2_reg_992[7]_i_2_n_0\,
      DI(2) => \y_dir_2_2_reg_992[7]_i_3_n_0\,
      DI(1) => \y_dir_2_2_reg_992[7]_i_4_n_0\,
      DI(0) => \y_dir_2_2_reg_992[7]_i_5_n_0\,
      O(3 downto 0) => y_dir_2_2_fu_726_p2(7 downto 4),
      S(3) => \y_dir_2_2_reg_992[7]_i_6_n_0\,
      S(2) => \y_dir_2_2_reg_992[7]_i_7_n_0\,
      S(1) => \y_dir_2_2_reg_992[7]_i_8_n_0\,
      S(0) => \y_dir_2_2_reg_992[7]_i_9_n_0\
    );
\y_dir_2_2_reg_992_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(8),
      Q => y_dir_2_2_reg_992(8),
      R => '0'
    );
\y_dir_2_2_reg_992_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_9970,
      D => y_dir_2_2_fu_726_p2(9),
      Q => y_dir_2_2_reg_992(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_input_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWVALID : out STD_LOGIC;
    m_axi_input_img_AWREADY : in STD_LOGIC;
    m_axi_input_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_WLAST : out STD_LOGIC;
    m_axi_input_img_WVALID : out STD_LOGIC;
    m_axi_input_img_WREADY : in STD_LOGIC;
    m_axi_input_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BVALID : in STD_LOGIC;
    m_axi_input_img_BREADY : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    m_axi_input_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_RLAST : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    m_axi_input_img_RREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BVALID : in STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARVALID : out STD_LOGIC;
    m_axi_output_img_ARREADY : in STD_LOGIC;
    m_axi_output_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_RLAST : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "project_5_ip_sobel_0_1,ip_sobel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ip_sobel,Vivado 2017.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_input_img_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "10'b0000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "10'b0000000100";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "10'b0000001000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "10'b0000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "10'b0000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "10'b0001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of inst : label is "10'b0010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of inst : label is "10'b0100000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "10'b0000000001";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "10'b1000000000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ip_sobel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_input_img_ARADDR(31 downto 0) => m_axi_input_img_ARADDR(31 downto 0),
      m_axi_input_img_ARBURST(1 downto 0) => m_axi_input_img_ARBURST(1 downto 0),
      m_axi_input_img_ARCACHE(3 downto 0) => m_axi_input_img_ARCACHE(3 downto 0),
      m_axi_input_img_ARID(0) => NLW_inst_m_axi_input_img_ARID_UNCONNECTED(0),
      m_axi_input_img_ARLEN(7 downto 0) => m_axi_input_img_ARLEN(7 downto 0),
      m_axi_input_img_ARLOCK(1 downto 0) => m_axi_input_img_ARLOCK(1 downto 0),
      m_axi_input_img_ARPROT(2 downto 0) => m_axi_input_img_ARPROT(2 downto 0),
      m_axi_input_img_ARQOS(3 downto 0) => m_axi_input_img_ARQOS(3 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARREGION(3 downto 0) => m_axi_input_img_ARREGION(3 downto 0),
      m_axi_input_img_ARSIZE(2 downto 0) => m_axi_input_img_ARSIZE(2 downto 0),
      m_axi_input_img_ARUSER(0) => NLW_inst_m_axi_input_img_ARUSER_UNCONNECTED(0),
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_AWADDR(31 downto 0) => m_axi_input_img_AWADDR(31 downto 0),
      m_axi_input_img_AWBURST(1 downto 0) => m_axi_input_img_AWBURST(1 downto 0),
      m_axi_input_img_AWCACHE(3 downto 0) => m_axi_input_img_AWCACHE(3 downto 0),
      m_axi_input_img_AWID(0) => NLW_inst_m_axi_input_img_AWID_UNCONNECTED(0),
      m_axi_input_img_AWLEN(7 downto 0) => m_axi_input_img_AWLEN(7 downto 0),
      m_axi_input_img_AWLOCK(1 downto 0) => m_axi_input_img_AWLOCK(1 downto 0),
      m_axi_input_img_AWPROT(2 downto 0) => m_axi_input_img_AWPROT(2 downto 0),
      m_axi_input_img_AWQOS(3 downto 0) => m_axi_input_img_AWQOS(3 downto 0),
      m_axi_input_img_AWREADY => m_axi_input_img_AWREADY,
      m_axi_input_img_AWREGION(3 downto 0) => m_axi_input_img_AWREGION(3 downto 0),
      m_axi_input_img_AWSIZE(2 downto 0) => m_axi_input_img_AWSIZE(2 downto 0),
      m_axi_input_img_AWUSER(0) => NLW_inst_m_axi_input_img_AWUSER_UNCONNECTED(0),
      m_axi_input_img_AWVALID => m_axi_input_img_AWVALID,
      m_axi_input_img_BID(0) => '0',
      m_axi_input_img_BREADY => m_axi_input_img_BREADY,
      m_axi_input_img_BRESP(1 downto 0) => m_axi_input_img_BRESP(1 downto 0),
      m_axi_input_img_BUSER(0) => '0',
      m_axi_input_img_BVALID => m_axi_input_img_BVALID,
      m_axi_input_img_RDATA(31 downto 0) => m_axi_input_img_RDATA(31 downto 0),
      m_axi_input_img_RID(0) => '0',
      m_axi_input_img_RLAST => m_axi_input_img_RLAST,
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RUSER(0) => '0',
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      m_axi_input_img_WDATA(31 downto 0) => m_axi_input_img_WDATA(31 downto 0),
      m_axi_input_img_WID(0) => NLW_inst_m_axi_input_img_WID_UNCONNECTED(0),
      m_axi_input_img_WLAST => m_axi_input_img_WLAST,
      m_axi_input_img_WREADY => m_axi_input_img_WREADY,
      m_axi_input_img_WSTRB(3 downto 0) => m_axi_input_img_WSTRB(3 downto 0),
      m_axi_input_img_WUSER(0) => NLW_inst_m_axi_input_img_WUSER_UNCONNECTED(0),
      m_axi_input_img_WVALID => m_axi_input_img_WVALID,
      m_axi_output_img_ARADDR(31 downto 0) => m_axi_output_img_ARADDR(31 downto 0),
      m_axi_output_img_ARBURST(1 downto 0) => m_axi_output_img_ARBURST(1 downto 0),
      m_axi_output_img_ARCACHE(3 downto 0) => m_axi_output_img_ARCACHE(3 downto 0),
      m_axi_output_img_ARID(0) => NLW_inst_m_axi_output_img_ARID_UNCONNECTED(0),
      m_axi_output_img_ARLEN(7 downto 0) => m_axi_output_img_ARLEN(7 downto 0),
      m_axi_output_img_ARLOCK(1 downto 0) => m_axi_output_img_ARLOCK(1 downto 0),
      m_axi_output_img_ARPROT(2 downto 0) => m_axi_output_img_ARPROT(2 downto 0),
      m_axi_output_img_ARQOS(3 downto 0) => m_axi_output_img_ARQOS(3 downto 0),
      m_axi_output_img_ARREADY => m_axi_output_img_ARREADY,
      m_axi_output_img_ARREGION(3 downto 0) => m_axi_output_img_ARREGION(3 downto 0),
      m_axi_output_img_ARSIZE(2 downto 0) => m_axi_output_img_ARSIZE(2 downto 0),
      m_axi_output_img_ARUSER(0) => NLW_inst_m_axi_output_img_ARUSER_UNCONNECTED(0),
      m_axi_output_img_ARVALID => m_axi_output_img_ARVALID,
      m_axi_output_img_AWADDR(31 downto 0) => m_axi_output_img_AWADDR(31 downto 0),
      m_axi_output_img_AWBURST(1 downto 0) => m_axi_output_img_AWBURST(1 downto 0),
      m_axi_output_img_AWCACHE(3 downto 0) => m_axi_output_img_AWCACHE(3 downto 0),
      m_axi_output_img_AWID(0) => NLW_inst_m_axi_output_img_AWID_UNCONNECTED(0),
      m_axi_output_img_AWLEN(7 downto 0) => m_axi_output_img_AWLEN(7 downto 0),
      m_axi_output_img_AWLOCK(1 downto 0) => m_axi_output_img_AWLOCK(1 downto 0),
      m_axi_output_img_AWPROT(2 downto 0) => m_axi_output_img_AWPROT(2 downto 0),
      m_axi_output_img_AWQOS(3 downto 0) => m_axi_output_img_AWQOS(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWREGION(3 downto 0) => m_axi_output_img_AWREGION(3 downto 0),
      m_axi_output_img_AWSIZE(2 downto 0) => m_axi_output_img_AWSIZE(2 downto 0),
      m_axi_output_img_AWUSER(0) => NLW_inst_m_axi_output_img_AWUSER_UNCONNECTED(0),
      m_axi_output_img_AWVALID => m_axi_output_img_AWVALID,
      m_axi_output_img_BID(0) => '0',
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BRESP(1 downto 0) => m_axi_output_img_BRESP(1 downto 0),
      m_axi_output_img_BUSER(0) => '0',
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_RDATA(31 downto 0) => m_axi_output_img_RDATA(31 downto 0),
      m_axi_output_img_RID(0) => '0',
      m_axi_output_img_RLAST => m_axi_output_img_RLAST,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RRESP(1 downto 0) => m_axi_output_img_RRESP(1 downto 0),
      m_axi_output_img_RUSER(0) => '0',
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WID(0) => NLW_inst_m_axi_output_img_WID_UNCONNECTED(0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WUSER(0) => NLW_inst_m_axi_output_img_WUSER_UNCONNECTED(0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
