*****************************************************************

  Operator  [gopHSST_LANE]

  Author    [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopHSST_LANE
{
    parameter
    (
        int MUX_BIAS = 2,
        int PD_CLK = 0,
        int REG_SYNC = 0,
        int REG_SYNC_OW = 0,
        int PLL_LOCK_OW = 0,
        int PLL_LOCK_OW_EN = 0,
        int PCS_SLAVE = 0,
        string PCS_BYPASS_WORD_ALIGN = "FALSE" ,
        string PCS_BYPASS_DENC = "FALSE" ,
        string PCS_BYPASS_BONDING = "FALSE" ,
        string PCS_BYPASS_CTC = "FALSE" ,
        string PCS_BYPASS_GEAR = "FALSE" ,
        string PCS_BYPASS_BRIDGE = "FALSE" ,
        string PCS_BYPASS_BRIDGE_FIFO = "FALSE" ,
        string PCS_DATA_MODE = "X8",
        string PCS_RX_POLARITY_INV = "DELAY",
        string PCS_ALIGN_MODE = "1GB",
        string PCS_SAMP_16B = "X20",
        string PCS_FARLP_PWR_REDUCTION = "FALSE" ,
        int PCS_COMMA_REG0 = 0,
        int PCS_COMMA_MASK = 0,
        string PCS_CEB_MODE = "10GB",
        string PCS_CTC_MODE = "1SKIP",
        int PCS_A_REG = 0,
        string PCS_GE_AUTO_EN = "FALSE" ,
        int PCS_SKIP_REG0 = 0,
        int PCS_SKIP_REG1 = 0,
        int PCS_SKIP_REG2 = 0,
        int PCS_SKIP_REG3 = 0,
        string PCS_DEC_DUAL = "FALSE" ,
        string PCS_SPLIT = "FALSE" ,
        string PCS_FIFOFLAG_CTC = "FALSE" ,
        string PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        string PCS_ERRDETECT_SILENCE = "FALSE" ,
        string PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        string PCS_PCS_RCLK_SEL = "PMA_RCLK",
        string PCS_CB_RCLK_SEL = "PMA_RCLK",
        string PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        string PCS_RCLK_POLINV = "RCLK",
        string PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        string PCS_PCS_RCLK_EN = "FALSE" ,
        string PCS_CB_RCLK_EN = "FALSE" ,
        string PCS_AFTER_CTC_RCLK_EN = "FALSE" ,
        string PCS_AFTER_CTC_RCLK_EN_GB = "FALSE" ,
        string PCS_PCS_RX_RSTN = "FALSE" ,
        string PCS_PCIE_SLAVE = "MASTER",
        string PCS_RX_64B66B_67B = "NORMAL",
        string PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        string PCS_PCS_CB_RSTN = "FALSE" ,
        string PCS_TX_BRIDGE_GEAR_SEL = "FALSE" ,
        string PCS_TX_BYPASS_BRIDGE_UINT = "FALSE" ,
        string PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE" ,
        string PCS_TX_BYPASS_GEAR = "FALSE" ,
        string PCS_TX_BYPASS_ENC = "FALSE" ,
        string PCS_TX_BYPASS_BIT_SLIP = "FALSE" ,
        string PCS_TX_GEAR_SPLIT = "FALSE" ,
        string PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        int PCS_TX_BIT_SLIP_CYCLES = 0,
        string PCS_INT_TX_MASK_0 = "FALSE" ,
        string PCS_INT_TX_MASK_1 = "FALSE" ,
        string PCS_INT_TX_MASK_2 = "FALSE" ,
        string PCS_INT_TX_CLR_0 = "FALSE" ,
        string PCS_INT_TX_CLR_1 = "FALSE" ,
        string PCS_INT_TX_CLR_2 = "FALSE" ,
        string PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        string PCS_TX_PCS_CLK_EN_SEL = "FALSE" ,
        string PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        string PCS_TX_TCLK_POLINV = "TCLK",
        string PCS_PCS_TCLK_SEL = "PMA_TCLK",
        string PCS_TX_PCS_TX_RSTN = "FALSE" ,
        string PCS_TX_SLAVE = "MASTER",
        string PCS_TX_GEAR_CLK_EN_SEL = "FALSE" ,
        string PCS_DATA_WIDTH_MODE = "X20",
        string PCS_TX_64B66B_67B = "NORMAL",
        string PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        string PCS_TX_TCLK2FABRIC_SEL = "FALSE" ,
        string PCS_TX_OUTZZ = "FALSE" ,
        string PCS_ENC_DUAL = "FALSE" ,
        string PCS_TX_BITSLIP_DATA_MODE = "X10",
        string PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        int PCS_COMMA_REG1 = 0,
        int PCS_RAPID_IMAX = 0,
        int PCS_RAPID_VMIN_1 = 0,
        int PCS_RAPID_VMIN_2 = 0,
        string PCS_RX_PRBS_MODE = "DISABLE" ,
        string PCS_RX_ERRCNT_CLR = "FALSE" ,
        string PCS_PRBS_ERR_LPBK = "FALSE" ,
        string PCS_TX_PRBS_MODE = "DISABLE" ,
        string PCS_TX_INSERT_ER = "FALSE" ,
        string PCS_ENABLE_PRBS_GEN = "FALSE" ,
        int PCS_DEFAULT_RADDR = 0,
        int PCS_MASTER_CHECK_OFFSET = 0,
        int PCS_DELAY_SET = 0,
        string PCS_SEACH_OFFSET = "20BIT",
        int PCS_CEB_RAPIDLS_MMAX = 0,
        int PCS_CTC_AFULL = 20,
        int PCS_CTC_AEMPTY = 12,
        int PCS_CTC_CONTI_SKP_SET = 0,
        string PCS_FAR_LOOP = "FALSE" ,
        string PCS_NEAR_LOOP = "FALSE" ,
        string PCS_PMA_TX2RX_PLOOP_EN = "FALSE" ,
        string PCS_PMA_TX2RX_SLOOP_EN = "FALSE" ,
        string PCS_PMA_RX2TX_PLOOP_EN = "FALSE" ,
        string PCS_INT_RX_MASK_0 = "FALSE" ,
        string PCS_INT_RX_MASK_1 = "FALSE" ,
        string PCS_INT_RX_MASK_2 = "FALSE" ,
        string PCS_INT_RX_MASK_3 = "FALSE" ,
        string PCS_INT_RX_MASK_4 = "FALSE" ,
        string PCS_INT_RX_MASK_5 = "FALSE" ,
        string PCS_INT_RX_MASK_6 = "FALSE" ,
        string PCS_INT_RX_MASK_7 = "FALSE" ,
        string PCS_INT_RX_CLR_0 = "FALSE" ,
        string PCS_INT_RX_CLR_1 = "FALSE" ,
        string PCS_INT_RX_CLR_2 = "FALSE" ,
        string PCS_INT_RX_CLR_3 = "FALSE" ,
        string PCS_INT_RX_CLR_4 = "FALSE" ,
        string PCS_INT_RX_CLR_5 = "FALSE" ,
        string PCS_INT_RX_CLR_6 = "FALSE" ,
        string PCS_INT_RX_CLR_7 = "FALSE" ,
        string PCS_CA_RSTN_RX = "FALSE" ,
        string PCS_CA_DYN_DLY_EN_RX = "FALSE" ,
        string PCS_CA_DYN_DLY_SEL_RX = "FALSE" ,
        int PCS_CA_RX = 0,
        string PCS_CA_RSTN_TX = "FALSE" ,
        string PCS_CA_DYN_DLY_EN_TX = "FALSE" ,
        string PCS_CA_DYN_DLY_SEL_TX = "FALSE" ,
        int PCS_CA_TX = 0,
        string PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        string PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        string PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        string PCS_RXCB_PWR_REDUCTION = "NORMAL",
        string PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        string PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        string PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        string PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        string PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        string PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        string PCS_TXENC_PWR_REDUCTION = "NORMAL",
        string PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        string PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        string PMA_REG_RX_PD = "ON",
        string PMA_REG_RX_PD_EN = "FALSE" ,
        string PMA_REG_RX_RESERVED_2 = "FALSE" ,
        string PMA_REG_RX_RESERVED_3 = "FALSE" ,
        string PMA_REG_RX_DATAPATH_PD = "ON",
        string PMA_REG_RX_DATAPATH_PD_EN = "FALSE" ,
        string PMA_REG_RX_SIGDET_PD = "ON",
        string PMA_REG_RX_SIGDET_PD_EN = "FALSE" ,
        string PMA_REG_RX_DCC_RST_N = "TRUE" ,
        string PMA_REG_RX_DCC_RST_N_EN = "FALSE" ,
        string PMA_REG_RX_CDR_RST_N = "TRUE" ,
        string PMA_REG_RX_CDR_RST_N_EN = "FALSE" ,
        string PMA_REG_RX_SIGDET_RST_N = "TRUE" ,
        string PMA_REG_RX_SIGDET_RST_N_EN = "FALSE" ,
        string PMA_REG_RXPCLK_SLIP = "FALSE" ,
        string PMA_REG_RXPCLK_SLIP_OW = "FALSE" ,
        string PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE" ,
        string PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE" ,
        string PMA_REG_RX_PCLKSWITCH = "FALSE" ,
        string PMA_REG_RX_PCLKSWITCH_EN = "FALSE" ,
        string PMA_REG_RX_HIGHZ = "FALSE" ,
        string PMA_REG_RX_HIGHZ_EN = "FALSE" ,
        string PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE" ,
        string PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE" ,
        string PMA_REG_RX_PD_BIAS_RX = "FALSE" ,
        string PMA_REG_RX_PD_BIAS_RX_OW = "FALSE" ,
        string PMA_REG_RX_RESET_N = "FALSE" ,
        string PMA_REG_RX_RESET_N_OW = "FALSE" ,
        int PMA_REG_RX_RESERVED_29_28 = 0,
        string PMA_REG_RX_BUSWIDTH = "20BIT",
        string PMA_REG_RX_BUSWIDTH_EN = "FALSE" ,
        string PMA_REG_RX_RATE = "DIV1",
        string PMA_REG_RX_RESERVED_36 = "FALSE" ,
        string PMA_REG_RX_RATE_EN = "FALSE" ,
        int PMA_REG_RX_RES_TRIM = 46,
        string PMA_REG_RX_RESERVED_44 = "FALSE" ,
        string PMA_REG_RX_RESERVED_45 = "FALSE" ,
        string PMA_REG_RX_SIGDET_STATUS_EN = "FALSE" ,
        int PMA_REG_RX_RESERVED_48_47 = 0,
        int PMA_REG_RX_ICTRL_SIGDET = 5,
        int PMA_REG_CDR_READY_THD = 2734,
        string PMA_REG_RX_RESERVED_65 = "FALSE" ,
        string PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        int PMA_REG_RX_PIBUF_IC = 2,
        string PMA_REG_RX_RESERVED_69 = "FALSE" ,
        int PMA_REG_RX_DCC_IC_RX = 1,
        int PMA_REG_CDR_READY_CHECK_CTRL = 0,
        string PMA_REG_RX_ICTRL_TRX = "100PCT",
        int PMA_REG_RX_RESERVED_77_76 = 0,
        int PMA_REG_RX_RESERVED_79_78 = 1,
        int PMA_REG_RX_RESERVED_81_80 = 1,
        string PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        string PMA_REG_RX_ICTRL_PI = "100PCT",
        string PMA_REG_RX_ICTRL_DCC = "100PCT",
        int PMA_REG_RX_RESERVED_89_88 = 1,
        string PMA_REG_TX_RATE = "DIV1",
        string PMA_REG_RX_RESERVED_92 = "FALSE" ,
        string PMA_REG_TX_RATE_EN = "FALSE" ,
        string PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE" ,
        string PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE" ,
        string PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE" ,
        string PMA_REG_TXCLK_SEL = "PLL",
        string PMA_REG_RX_DATA_POLARITY = "NORMAL",
        string PMA_REG_RX_ERR_INSERT = "FALSE" ,
        string PMA_REG_UDP_CHK_EN = "FALSE" ,
        string PMA_REG_PRBS_SEL = "PRBS7",
        string PMA_REG_PRBS_CHK_EN = "FALSE" ,
        string PMA_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        string PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        string PMA_REG_LOAD_ERR_CNT = "FALSE" ,
        string PMA_REG_CHK_COUNTER_EN = "FALSE" ,
        int PMA_REG_CDR_PROP_GAIN = 7,
        int PMA_REG_CDR_PROP_TURBO_GAIN = 5,
        int PMA_REG_CDR_INT_GAIN = 7,
        int PMA_REG_CDR_INT_TURBO_GAIN = 5,
        int PMA_REG_CDR_INT_SAT_MAX = 768,
        int PMA_REG_CDR_INT_SAT_MIN = 255,
        string PMA_REG_CDR_INT_RST = "FALSE" ,
        string PMA_REG_CDR_INT_RST_OW = "FALSE" ,
        string PMA_REG_CDR_PROP_RST = "FALSE" ,
        string PMA_REG_CDR_PROP_RST_OW = "FALSE" ,
        string PMA_REG_CDR_LOCK_RST = "FALSE" ,
        string PMA_REG_CDR_LOCK_RST_OW = "FALSE" ,
        int PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        int PMA_REG_CDR_RX_PI_FORCE_D = 0,
        string PMA_REG_CDR_LOCK_TIMER = "1_2U",
        int PMA_REG_CDR_TURBO_MODE_TIMER = 1,
        string PMA_REG_CDR_LOCK_VAL = "FALSE" ,
        string PMA_REG_CDR_LOCK_OW = "FALSE" ,
        string PMA_REG_CDR_INT_SAT_DET_EN = "TRUE" ,
        string PMA_REG_CDR_SAT_AUTO_DIS = "TRUE" ,
        string PMA_REG_CDR_GAIN_AUTO = "FALSE" ,
        string PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE" ,
        int PMA_REG_RX_RESERVED_171_167 = 0,
        int PMA_REG_RX_RESERVED_175_172 = 0,
        string PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE" ,
        string PMA_REG_CDR_PI_CTRL_RST = "FALSE" ,
        string PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_RST = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_RST_OW = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE" ,
        string PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE" ,
        int PMA_REG_CDR_SAT_DET_TIMER = 2,
        string PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE" ,
        string PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE" ,
        string PMA_REG_CDR_TURBO_MODE_EN = "TRUE" ,
        string PMA_REG_RX_RESERVED_190 = "FALSE" ,
        int PMA_REG_RX_RESERVED_193_191 = 0,
        string PMA_REG_CDR_STATUS_FIFO_EN = "TRUE" ,
        int PMA_REG_PMA_TEST_SEL = 0,
        int PMA_REG_OOB_COMWAKE_GAP_MIN = 3,
        int PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        int PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        int PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        int PMA_REG_RX_RESERVED_227_226 = 1,
        int PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        int PMA_REG_COMINIT_STATUS_CLEAR = 0,
        string PMA_REG_RX_SYNC_RST_N_EN = "FALSE" ,
        string PMA_REG_RX_SYNC_RST_N = "TRUE" ,
        int PMA_REG_RX_RESERVED_233_232 = 0,
        int PMA_REG_RX_RESERVED_235_234 = 0,
        string PMA_REG_RX_SATA_COMINIT_OW = "FALSE" ,
        string PMA_REG_RX_SATA_COMINIT = "FALSE" ,
        string PMA_REG_RX_SATA_COMWAKE_OW = "FALSE" ,
        string PMA_REG_RX_SATA_COMWAKE = "FALSE" ,
        int PMA_REG_RX_RESERVED_241_240 = 0,
        string PMA_REG_RX_DCC_DISABLE = "FALSE" ,
        string PMA_REG_RX_RESERVED_243 = "FALSE" ,
        string PMA_REG_RX_SLIP_SEL_EN = "FALSE" ,
        int PMA_REG_RX_SLIP_SEL = 0,
        string PMA_REG_RX_SLIP_EN = "FALSE" ,
        int PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        string PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE" ,
        string PMA_REG_RX_RESERVED_254 = "FALSE" ,
        string PMA_REG_RX_SIGDET_STATUS = "FALSE" ,
        string PMA_REG_RX_SIGDET_VTH = "27MV",
        int PMA_REG_RX_SIGDET_GRM = 0,
        string PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE" ,
        int PMA_REG_RX_SIGDET_CH2_SEL = 0,
        int PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        string PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE" ,
        int PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        string PMA_REG_SLIP_FIFO_INV_EN = "FALSE" ,
        string PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        int PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        int PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        int PMA_REG_RX_RESERVED_285_283 = 0,
        string PMA_REG_RX_RESERVED_286 = "FALSE" ,
        int PMA_REG_RX_SIGDET_IC_I = 10,
        string PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE" ,
        string PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE" ,
        string PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE" ,
        string PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        string PMA_REG_RX_LS_MODE_EN = "FALSE" ,
        string PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE" ,
        string PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE" ,
        int PMA_REG_RX_EQ1_R_SET_TOP = 0,
        int PMA_REG_RX_EQ1_R_SET_FB = 0,
        int PMA_REG_RX_EQ1_C_SET_FB = 0,
        string PMA_REG_RX_EQ1_OFF = "FALSE" ,
        int PMA_REG_RX_EQ2_R_SET_TOP = 0,
        int PMA_REG_RX_EQ2_R_SET_FB = 0,
        int PMA_REG_RX_EQ2_C_SET_FB = 0,
        string PMA_REG_RX_EQ2_OFF = "FALSE" ,
        int PMA_REG_EQ_DAC = 0,
        int PMA_REG_RX_ICTRL_EQ = 2,
        string PMA_REG_EQ_DC_CALIB_EN = "FALSE" ,
        string PMA_REG_EQ_DC_CALIB_SEL = "FALSE" ,
        int PMA_REG_RX_RESERVED_337_330 = 0,
        int PMA_REG_RX_RESERVED_345_338 = 0,
        int PMA_REG_RX_RESERVED_353_346 = 0,
        int PMA_REG_RX_RESERVED_361_354 = 0,
        int PMA_CTLE_CTRL_REG_I = 0,
        string PMA_CTLE_REG_FORCE_SEL_I = "FALSE" ,
        string PMA_CTLE_REG_HOLD_I = "FALSE" ,
        int PMA_CTLE_REG_INIT_DAC_I = 0,
        string PMA_CTLE_REG_POLARITY_I = "FALSE" ,
        int PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        int PMA_CTLE_REG_THRESHOLD_I = 0,
        string PMA_REG_RX_RES_TRIM_EN = "FALSE" ,
        int PMA_REG_RX_RESERVED_393_389 = 0,
        string PMA_CFG_RX_LANE_POWERUP = "OFF",
        string PMA_CFG_RX_PMA_RSTN = "FALSE" ,
        string PMA_INT_PMA_RX_MASK_0 = "FALSE" ,
        string PMA_INT_PMA_RX_CLR_0 = "FALSE" ,
        string PMA_CFG_CTLE_ADP_RSTN = "TRUE" ,
        string PMA_REG_TX_PD = "ON",
        string PMA_REG_TX_PD_OW = "TRUE" ,
        string PMA_REG_TX_MAIN_PRE_Z = "FALSE" ,
        string PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE" ,
        int PMA_REG_TX_BEACON_TIMER_SEL = 0,
        string PMA_REG_TX_RXDET_REQ_OW = "FALSE" ,
        string PMA_REG_TX_RXDET_REQ = "FALSE" ,
        string PMA_REG_TX_BEACON_EN_OW = "FALSE" ,
        string PMA_REG_TX_BEACON_EN = "FALSE" ,
        string PMA_REG_TX_EI_EN_OW = "FALSE" ,
        string PMA_REG_TX_EI_EN = "FALSE" ,
        string PMA_REG_TX_BIT_CONV = "FALSE" ,
        int PMA_REG_TX_RES_CAL = 50,
        string PMA_REG_TX_RESERVED_19 = "FALSE" ,
        int PMA_REG_TX_RESERVED_25_20 = 32,
        int PMA_REG_TX_RESERVED_33_26 = 0,
        int PMA_REG_TX_RESERVED_41_34 = 0,
        int PMA_REG_TX_RESERVED_49_42 = 0,
        int PMA_REG_TX_RESERVED_57_50 = 0,
        string PMA_REG_TX_SYNC_OW = "FALSE" ,
        string PMA_REG_TX_SYNC = "FALSE" ,
        string PMA_REG_TX_PD_POST = "OFF",
        string PMA_REG_TX_PD_POST_OW = "TRUE" ,
        string PMA_REG_TX_RESET_N_OW = "FALSE" ,
        string PMA_REG_TX_RESET_N = "TRUE" ,
        string PMA_REG_TX_RESERVED_64 = "FALSE" ,
        string PMA_REG_TX_RESERVED_65 = "TRUE" ,
        string PMA_REG_TX_BUSWIDTH_OW = "FALSE" ,
        string PMA_REG_TX_BUSWIDTH = "20BIT",
        string PMA_REG_PLL_READY_OW = "FALSE" ,
        string PMA_REG_PLL_READY = "TRUE" ,
        string PMA_REG_TX_RESERVED_72 = "FALSE" ,
        string PMA_REG_TX_RESERVED_73 = "FALSE" ,
        string PMA_REG_TX_RESERVED_74 = "FALSE" ,
        int PMA_REG_EI_PCLK_DELAY_SEL = 0,
        string PMA_REG_TX_RESERVED_77 = "FALSE" ,
        int PMA_REG_TX_RESERVED_83_78 = 0,
        int PMA_REG_TX_RESERVED_89_84 = 0,
        int PMA_REG_TX_RESERVED_95_90 = 0,
        int PMA_REG_TX_RESERVED_101_96 = 0,
        int PMA_REG_TX_RESERVED_107_102 = 0,
        int PMA_REG_TX_RESERVED_113_108 = 0,
        int PMA_REG_TX_AMP_DAC0 = 25,
        int PMA_REG_TX_AMP_DAC1 = 19,
        int PMA_REG_TX_AMP_DAC2 = 14,
        int PMA_REG_TX_AMP_DAC3 = 9,
        int PMA_REG_TX_RESERVED_143_138 = 5,
        int PMA_REG_TX_MARGIN = 0,
        string PMA_REG_TX_MARGIN_OW = "FALSE" ,
        int PMA_REG_TX_RESERVED_149_148 = 0,
        string PMA_REG_TX_RESERVED_150 = "FALSE" ,
        string PMA_REG_TX_SWING = "FALSE" ,
        string PMA_REG_TX_SWING_OW = "FALSE" ,
        string PMA_REG_TX_RESERVED_153 = "FALSE" ,
        string PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        int PMA_REG_TX_RESERVED_157_156 = 0,
        string PMA_REG_TX_BEACON_OSC_CTRL = "FALSE" ,
        int PMA_REG_TX_RESERVED_160_159 = 0,
        int PMA_REG_TX_RESERVED_162_161 = 0,
        string PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE" ,
        string PMA_REG_TX_PCLK_EDGE_SEL = "FALSE" ,
        string PMA_REG_TX_RXDET_STATUS_OW = "FALSE" ,
        string PMA_REG_TX_RXDET_STATUS = "TRUE" ,
        string PMA_REG_TX_PRBS_GEN_EN = "FALSE" ,
        string PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        string PMA_REG_TX_PRBS_SEL = "PRBS7",
        int PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        int PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        int PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        string PMA_REG_TX_RESERVED_192 = "FALSE" ,
        int PMA_REG_TX_FIFO_WP_CTRL = 4,
        string PMA_REG_TX_FIFO_EN = "FALSE" ,
        int PMA_REG_TX_DATA_MUX_SEL = 0,
        string PMA_REG_TX_ERR_INSERT = "FALSE" ,
        int PMA_REG_TX_RESERVED_203_200 = 0,
        string PMA_REG_TX_RESERVED_204 = "FALSE" ,
        string PMA_REG_TX_SATA_EN = "FALSE" ,
        int PMA_REG_TX_RESERVED_207_206 = 0,
        string PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE" ,
        string PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE" ,
        int PMA_REG_TX_CFG_POST1 = 0,
        int PMA_REG_TX_CFG_POST2 = 0,
        int PMA_REG_TX_DEEMP = 0,
        string PMA_REG_TX_DEEMP_OW = "FALSE" ,
        int PMA_REG_TX_RESERVED_224_223 = 0,
        string PMA_REG_TX_RESERVED_225 = "FALSE" ,
        int PMA_REG_TX_RESERVED_229_226 = 0,
        int PMA_REG_TX_OOB_DELAY_SEL = 0,
        string PMA_REG_TX_POLARITY = "NORMAL",
        string PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE" ,
        string PMA_REG_TX_RESERVED_236 = "FALSE" ,
        string PMA_REG_TX_LS_MODE_EN = "FALSE" ,
        string PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE" ,
        string PMA_REG_TX_JTAG_MODE_EN = "FALSE" ,
        string PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE" ,
        string PMA_REG_RX_JTAG_MODE_EN = "FALSE" ,
        string PMA_REG_RX_JTAG_OE = "TRUE" ,
        int PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        string PMA_REG_TX_RES_CAL_EN = "FALSE" ,
        int PMA_REG_RX_TERM_MODE_CTRL = 4,
        int PMA_REG_TX_RESERVED_251_250 = 0,
        string PMA_REG_PLPBK_TXPCLK_EN = "FALSE" ,
        string PMA_REG_TX_RESERVED_253 = "FALSE" ,
        string PMA_REG_TX_RESERVED_254 = "FALSE" ,
        string PMA_REG_TX_RESERVED_255 = "FALSE" ,
        string PMA_REG_TX_RESERVED_256 = "FALSE" ,
        string PMA_REG_TX_RESERVED_257 = "FALSE" ,
        int PMA_REG_TX_PH_SEL = 1,
        int PMA_REG_TX_CFG_PRE = 0,
        int PMA_REG_TX_CFG_MAIN = 0,
        int PMA_REG_CFG_POST = 0,
        string PMA_REG_PD_MAIN = "TRUE" ,
        string PMA_REG_PD_PRE = "TRUE" ,
        string PMA_REG_TX_LS_DATA = "FALSE" ,
        int PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        int PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        string PMA_REG_TX_DCC_CAL_EN = "FALSE" ,
        int PMA_REG_TX_DCC_CUR_SS = 0,
        string PMA_REG_TX_DCC_FA_CTRL = "FALSE" ,
        string PMA_REG_TX_DCC_RI_CTRL = "FALSE" ,
        int PMA_REG_ATB_SEL_2_TO_0 = 0,
        int PMA_REG_ATB_SEL_9_TO_3 = 0,
        int PMA_REG_TX_CFG_7_TO_0 = 0,
        int PMA_REG_TX_CFG_15_TO_8 = 0,
        int PMA_REG_TX_CFG_23_TO_16 = 0,
        int PMA_REG_TX_CFG_31_TO_24 = 0,
        string PMA_REG_TX_OOB_EI_EN = "FALSE" ,
        string PMA_REG_TX_OOB_EI_EN_OW = "FALSE" ,
        string PMA_REG_TX_BEACON_EN_DELAYED = "FALSE" ,
        string PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE" ,
        string PMA_REG_TX_JTAG_DATA = "FALSE" ,
        int PMA_REG_TX_RXDET_TIMER_SEL = 87,
        int PMA_REG_TX_CFG1_7_0 = 0,
        int PMA_REG_TX_CFG1_15_8 = 0,
        int PMA_REG_TX_CFG1_23_16 = 0,
        int PMA_REG_TX_CFG1_31_24 = 0,
        string PMA_REG_CFG_LANE_POWERUP = "OFF" ,
        string PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE" ,
        string PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE" ,
        string PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE" 
    );

    port
    (
        output P_TX_SDN,
        output P_TX_SDP,
        output P_PCS_RX_MCB_STATUS,
        output P_PCS_LSM_SYNCED,
        output P_CFG_READY,
        output P_CFG_RDATA[7:0],
        output P_CFG_INT,
        output P_RDATA[46:0],
        output P_RCLK2FABRIC,
        output P_TCLK2FABRIC,
        output P_RX_SIGDET_STATUS,
        output P_RX_SATA_COMINIT,
        output P_RX_SATA_COMWAKE,
        output P_RX_LS_DATA,
        output P_RX_READY,
        output P_TEST_STATUS[19:0],
        output P_TX_RXDET_STATUS,
        output P_CA_ALIGN_RX,
        output P_CA_ALIGN_TX,
        //output PMA_RCLK,
        output LANE_COUT_BUS_FORWARD[18:0],
        output APATTERN_STATUS_COUT,
        output TXPCLK_PLL,
        input P_RX_SDN,
        input P_RX_SDP,
        input P_RX_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_RCLK2_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TX_CLK_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_TCLK2_FR_CORE /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_PCS_TX_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_RX_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_PCS_CB_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RXGEAR_SLIP,
        input P_CFG_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input P_CFG_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CFG_PSEL,
        input P_CFG_ENABLE,
        input P_CFG_WRITE,
        input P_CFG_ADDR[11:0],
        input P_CFG_WDATA[7:0],
        input P_TDATA[45:0] /*pragma PAP_ARC_GOP_CTRL_PIN="25=CE;26=CE"*/,
        input P_PCS_WORD_ALIGN_EN,
        input P_RX_POLARITY_INVERT,
        input P_CEB_ADETECT_EN,
        input P_PCS_MCB_EXT_EN,
        input P_PCS_NEAREND_LOOP,
        input P_PCS_FAREND_LOOP,
        input P_PMA_NEAREND_PLOOP,
        input P_PMA_NEAREND_SLOOP,
        input P_PMA_FAREND_PLOOP,
        input P_LANE_PD,
        input P_LANE_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_RX_LANE_PD,
        input P_RX_PMA_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_CTLE_ADP_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_DEEMP[1:0],
        input P_TX_LS_DATA,
        input P_TX_BEACON_EN,
        input P_TX_SWING,
        input P_TX_RXDET_REQ,
        input P_TX_RATE[2:0],
        input P_TX_BUSWIDTH[2:0],
        input P_TX_MARGIN[2:0],
        input P_TX_PMA_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input P_TX_LANE_PD_CLKPATH,
        input P_TX_LANE_PD_PISO,
        input P_TX_LANE_PD_DRIVER,
        input P_RX_RATE[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE;1=CE"*/,
        input P_RX_BUSWIDTH[2:0],
        input P_RX_HIGHZ,
        input P_CIM_CLK_ALIGNER_RX[7:0],
        input P_CIM_CLK_ALIGNER_TX[7:0],
        input P_CIM_DYN_DLY_SEL_RX,
        input P_CIM_DYN_DLY_SEL_TX,
        input P_CIM_START_ALIGN_RX,
        input P_CIM_START_ALIGN_TX,
        //input MCB_RCLK,
        input SYNC,
        input RATE_CHANGE,
        input PLL_LOCK_SEL,
        input LANE_CIN_BUS_FORWARD[18:0],
        input APATTERN_STATUS_CIN,
        input CLK_TXP,
        input CLK_TXN,
        input CLK_RX0,
        input CLK_RX90,
        input CLK_RX180,
        input CLK_RX270,
        input PLL_PD_I,
        input PLL_RESET_I,
        input PLL_REFCLK_I,
        //input PLL_RES_TRIM_I[5:0]
        input HSST_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        //output P_TEST_SO0,
        //output P_TEST_SO1,
        //output P_TEST_SO2,
        //output P_TEST_SO3,
        //output P_TEST_SO4,
        //output P_FOR_PMA_TEST_SO[1:0],
        input P_TEST_SE_N,
        input P_TEST_MODE_N,
        //input P_TEST_RSTN,
        //input P_TEST_SI0,
        //input P_TEST_SI1,
        //input P_TEST_SI2,
        //input P_TEST_SI3,
        //input P_TEST_SI4,
        input P_FOR_PMA_TEST_MODE_N,
        input P_FOR_PMA_TEST_SE_N[1:0]
        //input P_FOR_PMA_TEST_CLK[1:0],
        //input P_FOR_PMA_TEST_RSTN[1:0],
        //input P_FOR_PMA_TEST_SI[1:0]
    );
};

/**Implementation Body*******************************************************************

  Author    [liuwenyi]

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_lane0 of gopHSST_LANE
{   
    device devHSSTLP_LANE0 hsstlp_lane0
    parameter map
    (
        CP_LANE0_MUX_BIAS                                             =>     MUX_BIAS                                   ,   
        CP_LANE0_PD_CLK                                               =>     PD_CLK                                     ,
        CP_LANE0_REG_SYNC                                             =>     REG_SYNC                                   ,   
        CP_LANE0_REG_SYNC_OW                                          =>     REG_SYNC_OW                                ,   
        CP_LANE0_PLL_LOCK_OW                                          =>     PLL_LOCK_OW                                ,   
        CP_LANE0_PLL_LOCK_OW_EN                                       =>     PLL_LOCK_OW_EN                             ,
        CP_LANE0_PCS_SLAVE                                            =>     PCS_SLAVE                             ,    
        CP_LANE0_PCS_BYPASS_WORD_ALIGN                                =>     PCS_BYPASS_WORD_ALIGN                      ,   
        CP_LANE0_PCS_BYPASS_DENC                                      =>     PCS_BYPASS_DENC                            ,   
        CP_LANE0_PCS_BYPASS_BONDING                                   =>     PCS_BYPASS_BONDING                         ,   
        CP_LANE0_PCS_BYPASS_CTC                                       =>     PCS_BYPASS_CTC                             ,   
        CP_LANE0_PCS_BYPASS_GEAR                                      =>     PCS_BYPASS_GEAR                            ,   
        CP_LANE0_PCS_BYPASS_BRIDGE                                    =>     PCS_BYPASS_BRIDGE                          ,   
        CP_LANE0_PCS_BYPASS_BRIDGE_FIFO                               =>     PCS_BYPASS_BRIDGE_FIFO                     ,   
        CP_LANE0_PCS_DATA_MODE                                        =>     PCS_DATA_MODE                              ,   
        CP_LANE0_PCS_RX_POLARITY_INV                                  =>     PCS_RX_POLARITY_INV                        ,   
        CP_LANE0_PCS_ALIGN_MODE                                       =>     PCS_ALIGN_MODE                             ,   
        CP_LANE0_PCS_SAMP_16B                                         =>     PCS_SAMP_16B                               ,   
        CP_LANE0_PCS_FARLP_PWR_REDUCTION                              =>     PCS_FARLP_PWR_REDUCTION                    ,   
        CP_LANE0_PCS_COMMA_REG0                                       =>     PCS_COMMA_REG0                             ,   
        CP_LANE0_PCS_COMMA_MASK                                       =>     PCS_COMMA_MASK                             ,   
        CP_LANE0_PCS_CEB_MODE                                         =>     PCS_CEB_MODE                               ,   
        CP_LANE0_PCS_CTC_MODE                                         =>     PCS_CTC_MODE                               ,   
        CP_LANE0_PCS_A_REG                                            =>     PCS_A_REG                                  ,   
        CP_LANE0_PCS_GE_AUTO_EN                                       =>     PCS_GE_AUTO_EN                             ,   
        CP_LANE0_PCS_SKIP_REG0                                        =>     PCS_SKIP_REG0                              ,   
        CP_LANE0_PCS_SKIP_REG1                                        =>     PCS_SKIP_REG1                              ,   
        CP_LANE0_PCS_SKIP_REG2                                        =>     PCS_SKIP_REG2                              ,   
        CP_LANE0_PCS_SKIP_REG3                                        =>     PCS_SKIP_REG3                              ,   
        CP_LANE0_PCS_DEC_DUAL                                         =>     PCS_DEC_DUAL                               ,   
        CP_LANE0_PCS_SPLIT                                            =>     PCS_SPLIT                                  ,   
        CP_LANE0_PCS_FIFOFLAG_CTC                                     =>     PCS_FIFOFLAG_CTC                           ,   
        CP_LANE0_PCS_COMMA_DET_MODE                                   =>     PCS_COMMA_DET_MODE                         ,   
        CP_LANE0_PCS_ERRDETECT_SILENCE                                =>     PCS_ERRDETECT_SILENCE                      ,   
        CP_LANE0_PCS_PMA_RCLK_POLINV                                  =>     PCS_PMA_RCLK_POLINV                        ,   
        CP_LANE0_PCS_PCS_RCLK_SEL                                     =>     PCS_PCS_RCLK_SEL                           ,   
        CP_LANE0_PCS_CB_RCLK_SEL                                      =>     PCS_CB_RCLK_SEL                            ,   
        CP_LANE0_PCS_AFTER_CTC_RCLK_SEL                               =>     PCS_AFTER_CTC_RCLK_SEL                     ,   
        CP_LANE0_PCS_RCLK_POLINV                                      =>     PCS_RCLK_POLINV                            ,   
        CP_LANE0_PCS_BRIDGE_RCLK_SEL                                  =>     PCS_BRIDGE_RCLK_SEL                        ,   
        CP_LANE0_PCS_PCS_RCLK_EN                                      =>     PCS_PCS_RCLK_EN                            ,   
        CP_LANE0_PCS_CB_RCLK_EN                                       =>     PCS_CB_RCLK_EN                             ,   
        CP_LANE0_PCS_AFTER_CTC_RCLK_EN                                =>     PCS_AFTER_CTC_RCLK_EN                      ,   
        CP_LANE0_PCS_AFTER_CTC_RCLK_EN_GB                             =>     PCS_AFTER_CTC_RCLK_EN_GB                   ,   
        CP_LANE0_PCS_PCS_RX_RSTN                                      =>     PCS_PCS_RX_RSTN                            ,   
        CP_LANE0_PCS_PCIE_SLAVE                                       =>     PCS_PCIE_SLAVE                             ,   
        CP_LANE0_PCS_RX_64B66B_67B                                    =>     PCS_RX_64B66B_67B                          ,   
        CP_LANE0_PCS_RX_BRIDGE_CLK_POLINV                             =>     PCS_RX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE0_PCS_PCS_CB_RSTN                                      =>     PCS_PCS_CB_RSTN                            ,   
        CP_LANE0_PCS_TX_BRIDGE_GEAR_SEL                               =>     PCS_TX_BRIDGE_GEAR_SEL                     ,   
        CP_LANE0_PCS_TX_BYPASS_BRIDGE_UINT                            =>     PCS_TX_BYPASS_BRIDGE_UINT                  ,   
        CP_LANE0_PCS_TX_BYPASS_BRIDGE_FIFO                            =>     PCS_TX_BYPASS_BRIDGE_FIFO                  ,   
        CP_LANE0_PCS_TX_BYPASS_GEAR                                   =>     PCS_TX_BYPASS_GEAR                         ,   
        CP_LANE0_PCS_TX_BYPASS_ENC                                    =>     PCS_TX_BYPASS_ENC                          ,   
        CP_LANE0_PCS_TX_BYPASS_BIT_SLIP                               =>     PCS_TX_BYPASS_BIT_SLIP                     ,   
        CP_LANE0_PCS_TX_GEAR_SPLIT                                    =>     PCS_TX_GEAR_SPLIT                          ,   
        CP_LANE0_PCS_TX_DRIVE_REG_MODE                                =>     PCS_TX_DRIVE_REG_MODE                      ,   
        CP_LANE0_PCS_TX_BIT_SLIP_CYCLES                               =>     PCS_TX_BIT_SLIP_CYCLES                     ,   
        CP_LANE0_PCS_INT_TX_MASK_0                                    =>     PCS_INT_TX_MASK_0                          ,   
        CP_LANE0_PCS_INT_TX_MASK_1                                    =>     PCS_INT_TX_MASK_1                          ,   
        CP_LANE0_PCS_INT_TX_MASK_2                                    =>     PCS_INT_TX_MASK_2                          ,   
        CP_LANE0_PCS_INT_TX_CLR_0                                     =>     PCS_INT_TX_CLR_0                           ,   
        CP_LANE0_PCS_INT_TX_CLR_1                                     =>     PCS_INT_TX_CLR_1                           ,   
        CP_LANE0_PCS_INT_TX_CLR_2                                     =>     PCS_INT_TX_CLR_2                           ,   
        CP_LANE0_PCS_TX_PMA_TCLK_POLINV                               =>     PCS_TX_PMA_TCLK_POLINV                     ,   
        CP_LANE0_PCS_TX_PCS_CLK_EN_SEL                                =>     PCS_TX_PCS_CLK_EN_SEL                      ,   
        CP_LANE0_PCS_TX_BRIDGE_TCLK_SEL                               =>     PCS_TX_BRIDGE_TCLK_SEL                     ,   
        CP_LANE0_PCS_TX_TCLK_POLINV                                   =>     PCS_TX_TCLK_POLINV                         ,   
        CP_LANE0_PCS_PCS_TCLK_SEL                                     =>     PCS_PCS_TCLK_SEL                           ,   
        CP_LANE0_PCS_TX_PCS_TX_RSTN                                   =>     PCS_TX_PCS_TX_RSTN                         ,   
        CP_LANE0_PCS_TX_SLAVE                                         =>     PCS_TX_SLAVE                               ,   
        CP_LANE0_PCS_TX_GEAR_CLK_EN_SEL                               =>     PCS_TX_GEAR_CLK_EN_SEL                     ,   
        CP_LANE0_PCS_DATA_WIDTH_MODE                                  =>     PCS_DATA_WIDTH_MODE                        ,   
        CP_LANE0_PCS_TX_64B66B_67B                                    =>     PCS_TX_64B66B_67B                          ,   
        CP_LANE0_PCS_GEAR_TCLK_SEL                                    =>     PCS_GEAR_TCLK_SEL                          ,   
        CP_LANE0_PCS_TX_TCLK2FABRIC_SEL                               =>     PCS_TX_TCLK2FABRIC_SEL                     ,   
        CP_LANE0_PCS_TX_OUTZZ                                         =>     PCS_TX_OUTZZ                               ,   
        CP_LANE0_PCS_ENC_DUAL                                         =>     PCS_ENC_DUAL                               ,   
        CP_LANE0_PCS_TX_BITSLIP_DATA_MODE                             =>     PCS_TX_BITSLIP_DATA_MODE                   ,   
        CP_LANE0_PCS_TX_BRIDGE_CLK_POLINV                             =>     PCS_TX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE0_PCS_COMMA_REG1                                       =>     PCS_COMMA_REG1                             ,   
        CP_LANE0_PCS_RAPID_IMAX                                       =>     PCS_RAPID_IMAX                             ,   
        CP_LANE0_PCS_RAPID_VMIN_1                                     =>     PCS_RAPID_VMIN_1                           ,   
        CP_LANE0_PCS_RAPID_VMIN_2                                     =>     PCS_RAPID_VMIN_2                           ,   
        CP_LANE0_PCS_RX_PRBS_MODE                                     =>     PCS_RX_PRBS_MODE                           ,   
        CP_LANE0_PCS_RX_ERRCNT_CLR                                    =>     PCS_RX_ERRCNT_CLR                          ,   
        CP_LANE0_PCS_PRBS_ERR_LPBK                                    =>     PCS_PRBS_ERR_LPBK                          ,   
        CP_LANE0_PCS_TX_PRBS_MODE                                     =>     PCS_TX_PRBS_MODE                           ,   
        CP_LANE0_PCS_TX_INSERT_ER                                     =>     PCS_TX_INSERT_ER                           ,   
        CP_LANE0_PCS_ENABLE_PRBS_GEN                                  =>     PCS_ENABLE_PRBS_GEN                        ,   
        CP_LANE0_PCS_DEFAULT_RADDR                                    =>     PCS_DEFAULT_RADDR                          ,   
        CP_LANE0_PCS_MASTER_CHECK_OFFSET                              =>     PCS_MASTER_CHECK_OFFSET                    ,   
        CP_LANE0_PCS_DELAY_SET                                        =>     PCS_DELAY_SET                              ,   
        CP_LANE0_PCS_SEACH_OFFSET                                     =>     PCS_SEACH_OFFSET                           ,   
        CP_LANE0_PCS_CEB_RAPIDLS_MMAX                                 =>     PCS_CEB_RAPIDLS_MMAX                       ,   
        CP_LANE0_PCS_CTC_AFULL                                        =>     PCS_CTC_AFULL                              ,   
        CP_LANE0_PCS_CTC_AEMPTY                                       =>     PCS_CTC_AEMPTY                             ,   
        CP_LANE0_PCS_CTC_CONTI_SKP_SET                                =>     PCS_CTC_CONTI_SKP_SET                      ,   
        CP_LANE0_PCS_FAR_LOOP                                         =>     PCS_FAR_LOOP                               ,   
        CP_LANE0_PCS_NEAR_LOOP                                        =>     PCS_NEAR_LOOP                              ,   
        CP_LANE0_PCS_PMA_TX2RX_PLOOP_EN                               =>     PCS_PMA_TX2RX_PLOOP_EN                     ,   
        CP_LANE0_PCS_PMA_TX2RX_SLOOP_EN                               =>     PCS_PMA_TX2RX_SLOOP_EN                     ,   
        CP_LANE0_PCS_PMA_RX2TX_PLOOP_EN                               =>     PCS_PMA_RX2TX_PLOOP_EN                     ,   
        CP_LANE0_PCS_INT_RX_MASK_0                                    =>     PCS_INT_RX_MASK_0                          ,   
        CP_LANE0_PCS_INT_RX_MASK_1                                    =>     PCS_INT_RX_MASK_1                          ,   
        CP_LANE0_PCS_INT_RX_MASK_2                                    =>     PCS_INT_RX_MASK_2                          ,   
        CP_LANE0_PCS_INT_RX_MASK_3                                    =>     PCS_INT_RX_MASK_3                          ,   
        CP_LANE0_PCS_INT_RX_MASK_4                                    =>     PCS_INT_RX_MASK_4                          ,   
        CP_LANE0_PCS_INT_RX_MASK_5                                    =>     PCS_INT_RX_MASK_5                          ,   
        CP_LANE0_PCS_INT_RX_MASK_6                                    =>     PCS_INT_RX_MASK_6                          ,   
        CP_LANE0_PCS_INT_RX_MASK_7                                    =>     PCS_INT_RX_MASK_7                          ,   
        CP_LANE0_PCS_INT_RX_CLR_0                                     =>     PCS_INT_RX_CLR_0                           ,   
        CP_LANE0_PCS_INT_RX_CLR_1                                     =>     PCS_INT_RX_CLR_1                           ,   
        CP_LANE0_PCS_INT_RX_CLR_2                                     =>     PCS_INT_RX_CLR_2                           ,   
        CP_LANE0_PCS_INT_RX_CLR_3                                     =>     PCS_INT_RX_CLR_3                           ,   
        CP_LANE0_PCS_INT_RX_CLR_4                                     =>     PCS_INT_RX_CLR_4                           ,   
        CP_LANE0_PCS_INT_RX_CLR_5                                     =>     PCS_INT_RX_CLR_5                           ,   
        CP_LANE0_PCS_INT_RX_CLR_6                                     =>     PCS_INT_RX_CLR_6                           ,   
        CP_LANE0_PCS_INT_RX_CLR_7                                     =>     PCS_INT_RX_CLR_7                           ,   
        CP_LANE0_PCS_CA_RSTN_RX                                       =>     PCS_CA_RSTN_RX                             ,   
        CP_LANE0_PCS_CA_DYN_DLY_EN_RX                                 =>     PCS_CA_DYN_DLY_EN_RX                       ,   
        CP_LANE0_PCS_CA_DYN_DLY_SEL_RX                                =>     PCS_CA_DYN_DLY_SEL_RX                      ,   
        CP_LANE0_PCS_CA_RX                                            =>     PCS_CA_RX                                  ,   
        CP_LANE0_PCS_CA_RSTN_TX                                       =>     PCS_CA_RSTN_TX                             ,   
        CP_LANE0_PCS_CA_DYN_DLY_EN_TX                                 =>     PCS_CA_DYN_DLY_EN_TX                       ,   
        CP_LANE0_PCS_CA_DYN_DLY_SEL_TX                                =>     PCS_CA_DYN_DLY_SEL_TX                      ,   
        CP_LANE0_PCS_CA_TX                                            =>     PCS_CA_TX                                  ,   
        CP_LANE0_PCS_RXPRBS_PWR_REDUCTION                             =>     PCS_RXPRBS_PWR_REDUCTION                   ,   
        CP_LANE0_PCS_WDALIGN_PWR_REDUCTION                            =>     PCS_WDALIGN_PWR_REDUCTION                  ,   
        CP_LANE0_PCS_RXDEC_PWR_REDUCTION                              =>     PCS_RXDEC_PWR_REDUCTION                    ,   
        CP_LANE0_PCS_RXCB_PWR_REDUCTION                               =>     PCS_RXCB_PWR_REDUCTION                     ,   
        CP_LANE0_PCS_RXCTC_PWR_REDUCTION                              =>     PCS_RXCTC_PWR_REDUCTION                    ,   
        CP_LANE0_PCS_RXGEAR_PWR_REDUCTION                             =>     PCS_RXGEAR_PWR_REDUCTION                   ,   
        CP_LANE0_PCS_RXBRG_PWR_REDUCTION                              =>     PCS_RXBRG_PWR_REDUCTION                    ,   
        CP_LANE0_PCS_RXTEST_PWR_REDUCTION                             =>     PCS_RXTEST_PWR_REDUCTION                   ,   
        CP_LANE0_PCS_TXBRG_PWR_REDUCTION                             =>     PCS_TXBRG_PWR_REDUCTION                   ,   
        CP_LANE0_PCS_TXGEAR_PWR_REDUCTION                            =>     PCS_TXGEAR_PWR_REDUCTION                  ,   
        CP_LANE0_PCS_TXENC_PWR_REDUCTION                             =>     PCS_TXENC_PWR_REDUCTION                   ,   
        CP_LANE0_PCS_TXBSLP_PWR_REDUCTION                            =>     PCS_TXBSLP_PWR_REDUCTION                  ,   
        CP_LANE0_PCS_TXPRBS_PWR_REDUCTION                            =>     PCS_TXPRBS_PWR_REDUCTION                  ,   
        CP_LANE0_PMA_REG_RX_PD                                        =>     PMA_REG_RX_PD                              ,   
        CP_LANE0_PMA_REG_RX_PD_EN                                     =>     PMA_REG_RX_PD_EN                           ,   
        CP_LANE0_PMA_REG_RX_RESERVED_2                                =>     PMA_REG_RX_RESERVED_2                      ,   
        CP_LANE0_PMA_REG_RX_RESERVED_3                                =>     PMA_REG_RX_RESERVED_3                      ,   
        CP_LANE0_PMA_REG_RX_DATAPATH_PD                               =>     PMA_REG_RX_DATAPATH_PD                     ,   
        CP_LANE0_PMA_REG_RX_DATAPATH_PD_EN                            =>     PMA_REG_RX_DATAPATH_PD_EN                  ,   
        CP_LANE0_PMA_REG_RX_SIGDET_PD                                 =>     PMA_REG_RX_SIGDET_PD                       ,   
        CP_LANE0_PMA_REG_RX_SIGDET_PD_EN                              =>     PMA_REG_RX_SIGDET_PD_EN                    ,   
        CP_LANE0_PMA_REG_RX_DCC_RST_N                                 =>     PMA_REG_RX_DCC_RST_N                       ,   
        CP_LANE0_PMA_REG_RX_DCC_RST_N_EN                              =>     PMA_REG_RX_DCC_RST_N_EN                    ,   
        CP_LANE0_PMA_REG_RX_CDR_RST_N                                 =>     PMA_REG_RX_CDR_RST_N                       ,   
        CP_LANE0_PMA_REG_RX_CDR_RST_N_EN                              =>     PMA_REG_RX_CDR_RST_N_EN                    ,   
        CP_LANE0_PMA_REG_RX_SIGDET_RST_N                              =>     PMA_REG_RX_SIGDET_RST_N                    ,   
        CP_LANE0_PMA_REG_RX_SIGDET_RST_N_EN                           =>     PMA_REG_RX_SIGDET_RST_N_EN                 ,   
        CP_LANE0_PMA_REG_RXPCLK_SLIP                                  =>     PMA_REG_RXPCLK_SLIP                        ,   
        CP_LANE0_PMA_REG_RXPCLK_SLIP_OW                               =>     PMA_REG_RXPCLK_SLIP_OW                     ,   
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N                          =>     PMA_REG_RX_PCLKSWITCH_RST_N                ,   
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_RST_N_EN                       =>     PMA_REG_RX_PCLKSWITCH_RST_N_EN             ,   
        CP_LANE0_PMA_REG_RX_PCLKSWITCH                                =>     PMA_REG_RX_PCLKSWITCH                      ,   
        CP_LANE0_PMA_REG_RX_PCLKSWITCH_EN                             =>     PMA_REG_RX_PCLKSWITCH_EN                   ,   
        CP_LANE0_PMA_REG_RX_HIGHZ                                     =>     PMA_REG_RX_HIGHZ                           ,   
        CP_LANE0_PMA_REG_RX_HIGHZ_EN                                  =>     PMA_REG_RX_HIGHZ_EN                        ,   
        CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW                         =>     PMA_REG_RX_SIGDET_CLK_WINDOW               ,   
        CP_LANE0_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                      =>     PMA_REG_RX_SIGDET_CLK_WINDOW_OW            ,   
        CP_LANE0_PMA_REG_RX_PD_BIAS_RX                                =>     PMA_REG_RX_PD_BIAS_RX                      ,   
        CP_LANE0_PMA_REG_RX_PD_BIAS_RX_OW                             =>     PMA_REG_RX_PD_BIAS_RX_OW                   ,   
        CP_LANE0_PMA_REG_RX_RESET_N                                   =>     PMA_REG_RX_RESET_N                         ,   
        CP_LANE0_PMA_REG_RX_RESET_N_OW                                =>     PMA_REG_RX_RESET_N_OW                      ,   
        CP_LANE0_PMA_REG_RX_RESERVED_29_28                            =>     PMA_REG_RX_RESERVED_29_28                  ,   
        CP_LANE0_PMA_REG_RX_BUSWIDTH                                  =>     PMA_REG_RX_BUSWIDTH                        ,   
        CP_LANE0_PMA_REG_RX_BUSWIDTH_EN                               =>     PMA_REG_RX_BUSWIDTH_EN                     ,   
        CP_LANE0_PMA_REG_RX_RATE                                      =>     PMA_REG_RX_RATE                            ,   
        CP_LANE0_PMA_REG_RX_RESERVED_36                               =>     PMA_REG_RX_RESERVED_36                     ,   
        CP_LANE0_PMA_REG_RX_RATE_EN                                   =>     PMA_REG_RX_RATE_EN                         ,   
        CP_LANE0_PMA_REG_RX_RES_TRIM                                  =>     PMA_REG_RX_RES_TRIM                        ,   
        CP_LANE0_PMA_REG_RX_RESERVED_44                               =>     PMA_REG_RX_RESERVED_44                     ,   
        CP_LANE0_PMA_REG_RX_RESERVED_45                               =>     PMA_REG_RX_RESERVED_45                     ,   
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS_EN                          =>     PMA_REG_RX_SIGDET_STATUS_EN                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_48_47                            =>     PMA_REG_RX_RESERVED_48_47                  ,   
        CP_LANE0_PMA_REG_RX_ICTRL_SIGDET                              =>     PMA_REG_RX_ICTRL_SIGDET                    ,   
        CP_LANE0_PMA_REG_CDR_READY_THD                                =>     PMA_REG_CDR_READY_THD                      ,   
        CP_LANE0_PMA_REG_RX_RESERVED_65                               =>     PMA_REG_RX_RESERVED_65                     ,   
        CP_LANE0_PMA_REG_RX_PCLK_EDGE_SEL                             =>     PMA_REG_RX_PCLK_EDGE_SEL                   ,   
        CP_LANE0_PMA_REG_RX_PIBUF_IC                                  =>     PMA_REG_RX_PIBUF_IC                        ,   
        CP_LANE0_PMA_REG_RX_RESERVED_69                               =>     PMA_REG_RX_RESERVED_69                     ,   
        CP_LANE0_PMA_REG_RX_DCC_IC_RX                                 =>     PMA_REG_RX_DCC_IC_RX                       ,   
        CP_LANE0_PMA_REG_CDR_READY_CHECK_CTRL                         =>     PMA_REG_CDR_READY_CHECK_CTRL               ,   
        CP_LANE0_PMA_REG_RX_ICTRL_TRX                                 =>     PMA_REG_RX_ICTRL_TRX                       ,   
        CP_LANE0_PMA_REG_RX_RESERVED_77_76                            =>     PMA_REG_RX_RESERVED_77_76                  ,   
        CP_LANE0_PMA_REG_RX_RESERVED_79_78                            =>     PMA_REG_RX_RESERVED_79_78                  ,   
        CP_LANE0_PMA_REG_RX_RESERVED_81_80                            =>     PMA_REG_RX_RESERVED_81_80                  ,   
        CP_LANE0_PMA_REG_RX_ICTRL_PIBUF                               =>     PMA_REG_RX_ICTRL_PIBUF                     ,   
        CP_LANE0_PMA_REG_RX_ICTRL_PI                                  =>     PMA_REG_RX_ICTRL_PI                        ,   
        CP_LANE0_PMA_REG_RX_ICTRL_DCC                                 =>     PMA_REG_RX_ICTRL_DCC                       ,   
        CP_LANE0_PMA_REG_RX_RESERVED_89_88                            =>     PMA_REG_RX_RESERVED_89_88                  ,   
        CP_LANE0_PMA_REG_TX_RATE                                      =>     PMA_REG_TX_RATE                            ,   
        CP_LANE0_PMA_REG_RX_RESERVED_92                               =>     PMA_REG_RX_RESERVED_92                     ,   
        CP_LANE0_PMA_REG_TX_RATE_EN                                   =>     PMA_REG_TX_RATE_EN                         ,   
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N                         =>     PMA_REG_RX_TX2RX_PLPBK_RST_N               ,   
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                      =>     PMA_REG_RX_TX2RX_PLPBK_RST_N_EN            ,   
        CP_LANE0_PMA_REG_RX_TX2RX_PLPBK_EN                            =>     PMA_REG_RX_TX2RX_PLPBK_EN                  ,   
        CP_LANE0_PMA_REG_TXCLK_SEL                                    =>     PMA_REG_TXCLK_SEL                          ,   
        CP_LANE0_PMA_REG_RX_DATA_POLARITY                             =>     PMA_REG_RX_DATA_POLARITY                   ,   
        CP_LANE0_PMA_REG_RX_ERR_INSERT                                =>     PMA_REG_RX_ERR_INSERT                      ,   
        CP_LANE0_PMA_REG_UDP_CHK_EN                                   =>     PMA_REG_UDP_CHK_EN                         ,   
        CP_LANE0_PMA_REG_PRBS_SEL                                     =>     PMA_REG_PRBS_SEL                           ,   
        CP_LANE0_PMA_REG_PRBS_CHK_EN                                  =>     PMA_REG_PRBS_CHK_EN                        ,   
        CP_LANE0_PMA_REG_PRBS_CHK_WIDTH_SEL                           =>     PMA_REG_PRBS_CHK_WIDTH_SEL                 ,   
        CP_LANE0_PMA_REG_BIST_CHK_PAT_SEL                             =>     PMA_REG_BIST_CHK_PAT_SEL                   ,   
        CP_LANE0_PMA_REG_LOAD_ERR_CNT                                 =>     PMA_REG_LOAD_ERR_CNT                       ,   
        CP_LANE0_PMA_REG_CHK_COUNTER_EN                               =>     PMA_REG_CHK_COUNTER_EN                     ,   
        CP_LANE0_PMA_REG_CDR_PROP_GAIN                                =>     PMA_REG_CDR_PROP_GAIN                      ,   
        CP_LANE0_PMA_REG_CDR_PROP_TURBO_GAIN                          =>     PMA_REG_CDR_PROP_TURBO_GAIN                ,   
        CP_LANE0_PMA_REG_CDR_INT_GAIN                                 =>     PMA_REG_CDR_INT_GAIN                       ,   
        CP_LANE0_PMA_REG_CDR_INT_TURBO_GAIN                           =>     PMA_REG_CDR_INT_TURBO_GAIN                 ,   
        CP_LANE0_PMA_REG_CDR_INT_SAT_MAX                              =>     PMA_REG_CDR_INT_SAT_MAX                    ,   
        CP_LANE0_PMA_REG_CDR_INT_SAT_MIN                              =>     PMA_REG_CDR_INT_SAT_MIN                    ,   
        CP_LANE0_PMA_REG_CDR_INT_RST                                  =>     PMA_REG_CDR_INT_RST                        ,   
        CP_LANE0_PMA_REG_CDR_INT_RST_OW                               =>     PMA_REG_CDR_INT_RST_OW                     ,   
        CP_LANE0_PMA_REG_CDR_PROP_RST                                 =>     PMA_REG_CDR_PROP_RST                       ,   
        CP_LANE0_PMA_REG_CDR_PROP_RST_OW                              =>     PMA_REG_CDR_PROP_RST_OW                    ,   
        CP_LANE0_PMA_REG_CDR_LOCK_RST                                 =>     PMA_REG_CDR_LOCK_RST                       ,   
        CP_LANE0_PMA_REG_CDR_LOCK_RST_OW                              =>     PMA_REG_CDR_LOCK_RST_OW                    ,   
        CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_SEL                          =>     PMA_REG_CDR_RX_PI_FORCE_SEL                ,   
        CP_LANE0_PMA_REG_CDR_RX_PI_FORCE_D                            =>     PMA_REG_CDR_RX_PI_FORCE_D                  ,   
        CP_LANE0_PMA_REG_CDR_LOCK_TIMER                               =>     PMA_REG_CDR_LOCK_TIMER                     ,   
        CP_LANE0_PMA_REG_CDR_TURBO_MODE_TIMER                         =>     PMA_REG_CDR_TURBO_MODE_TIMER               ,   
        CP_LANE0_PMA_REG_CDR_LOCK_VAL                                 =>     PMA_REG_CDR_LOCK_VAL                       ,   
        CP_LANE0_PMA_REG_CDR_LOCK_OW                                  =>     PMA_REG_CDR_LOCK_OW                        ,   
        CP_LANE0_PMA_REG_CDR_INT_SAT_DET_EN                           =>     PMA_REG_CDR_INT_SAT_DET_EN                 ,   
        CP_LANE0_PMA_REG_CDR_SAT_AUTO_DIS                             =>     PMA_REG_CDR_SAT_AUTO_DIS                   ,   
        CP_LANE0_PMA_REG_CDR_GAIN_AUTO                                =>     PMA_REG_CDR_GAIN_AUTO                      ,   
        CP_LANE0_PMA_REG_CDR_TURBO_GAIN_AUTO                          =>     PMA_REG_CDR_TURBO_GAIN_AUTO                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_171_167                          =>     PMA_REG_RX_RESERVED_171_167                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_175_172                          =>     PMA_REG_RX_RESERVED_175_172                ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_EN                        =>     PMA_REG_CDR_SAT_DET_STATUS_EN              ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                  =>     PMA_REG_CDR_SAT_DET_STATUS_RESET_EN        ,   
        CP_LANE0_PMA_REG_CDR_PI_CTRL_RST                              =>     PMA_REG_CDR_PI_CTRL_RST                    ,   
        CP_LANE0_PMA_REG_CDR_PI_CTRL_RST_OW                           =>     PMA_REG_CDR_PI_CTRL_RST_OW                 ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_RST                              =>     PMA_REG_CDR_SAT_DET_RST                    ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_RST_OW                           =>     PMA_REG_CDR_SAT_DET_RST_OW                 ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST                       =>     PMA_REG_CDR_SAT_DET_STICKY_RST             ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                    =>     PMA_REG_CDR_SAT_DET_STICKY_RST_OW          ,   
        CP_LANE0_PMA_REG_CDR_SIGDET_STATUS_DIS                        =>     PMA_REG_CDR_SIGDET_STATUS_DIS              ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_TIMER                            =>     PMA_REG_CDR_SAT_DET_TIMER                  ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_VAL                       =>     PMA_REG_CDR_SAT_DET_STATUS_VAL             ,   
        CP_LANE0_PMA_REG_CDR_SAT_DET_STATUS_OW                        =>     PMA_REG_CDR_SAT_DET_STATUS_OW              ,   
        CP_LANE0_PMA_REG_CDR_TURBO_MODE_EN                            =>     PMA_REG_CDR_TURBO_MODE_EN                  ,   
        CP_LANE0_PMA_REG_RX_RESERVED_190                              =>     PMA_REG_RX_RESERVED_190                    ,   
        CP_LANE0_PMA_REG_RX_RESERVED_193_191                          =>     PMA_REG_RX_RESERVED_193_191                ,   
        CP_LANE0_PMA_REG_CDR_STATUS_FIFO_EN                           =>     PMA_REG_CDR_STATUS_FIFO_EN                 ,   
        CP_LANE0_PMA_REG_PMA_TEST_SEL                                 =>     PMA_REG_PMA_TEST_SEL                       ,   
        CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MIN                          =>     PMA_REG_OOB_COMWAKE_GAP_MIN                ,   
        CP_LANE0_PMA_REG_OOB_COMWAKE_GAP_MAX                          =>     PMA_REG_OOB_COMWAKE_GAP_MAX                ,   
        CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MIN                          =>     PMA_REG_OOB_COMINIT_GAP_MIN                ,   
        CP_LANE0_PMA_REG_OOB_COMINIT_GAP_MAX                          =>     PMA_REG_OOB_COMINIT_GAP_MAX                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_227_226                          =>     PMA_REG_RX_RESERVED_227_226                ,   
        CP_LANE0_PMA_REG_COMWAKE_STATUS_CLEAR                         =>     PMA_REG_COMWAKE_STATUS_CLEAR               ,   
        CP_LANE0_PMA_REG_COMINIT_STATUS_CLEAR                         =>     PMA_REG_COMINIT_STATUS_CLEAR               ,   
        CP_LANE0_PMA_REG_RX_SYNC_RST_N_EN                             =>     PMA_REG_RX_SYNC_RST_N_EN                   ,   
        CP_LANE0_PMA_REG_RX_SYNC_RST_N                                =>     PMA_REG_RX_SYNC_RST_N                      ,   
        CP_LANE0_PMA_REG_RX_RESERVED_233_232                          =>     PMA_REG_RX_RESERVED_233_232                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_235_234                          =>     PMA_REG_RX_RESERVED_235_234                ,   
        CP_LANE0_PMA_REG_RX_SATA_COMINIT_OW                           =>     PMA_REG_RX_SATA_COMINIT_OW                 ,   
        CP_LANE0_PMA_REG_RX_SATA_COMINIT                              =>     PMA_REG_RX_SATA_COMINIT                    ,   
        CP_LANE0_PMA_REG_RX_SATA_COMWAKE_OW                           =>     PMA_REG_RX_SATA_COMWAKE_OW                 ,   
        CP_LANE0_PMA_REG_RX_SATA_COMWAKE                              =>     PMA_REG_RX_SATA_COMWAKE                    ,   
        CP_LANE0_PMA_REG_RX_RESERVED_241_240                          =>     PMA_REG_RX_RESERVED_241_240                ,   
        CP_LANE0_PMA_REG_RX_DCC_DISABLE                               =>     PMA_REG_RX_DCC_DISABLE                     ,   
        CP_LANE0_PMA_REG_RX_RESERVED_243                              =>     PMA_REG_RX_RESERVED_243                    ,   
        CP_LANE0_PMA_REG_RX_SLIP_SEL_EN                               =>     PMA_REG_RX_SLIP_SEL_EN                     ,   
        CP_LANE0_PMA_REG_RX_SLIP_SEL                                  =>     PMA_REG_RX_SLIP_SEL                        ,   
        CP_LANE0_PMA_REG_RX_SLIP_EN                                   =>     PMA_REG_RX_SLIP_EN                         ,   
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS_SEL                         =>     PMA_REG_RX_SIGDET_STATUS_SEL               ,   
        CP_LANE0_PMA_REG_RX_SIGDET_FSM_RST_N                          =>     PMA_REG_RX_SIGDET_FSM_RST_N                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_254                              =>     PMA_REG_RX_RESERVED_254                    ,   
        CP_LANE0_PMA_REG_RX_SIGDET_STATUS                             =>     PMA_REG_RX_SIGDET_STATUS                   ,   
        CP_LANE0_PMA_REG_RX_SIGDET_VTH                                =>     PMA_REG_RX_SIGDET_VTH                      ,   
        CP_LANE0_PMA_REG_RX_SIGDET_GRM                                =>     PMA_REG_RX_SIGDET_GRM                      ,   
        CP_LANE0_PMA_REG_RX_SIGDET_PULSE_EXT                          =>     PMA_REG_RX_SIGDET_PULSE_EXT                ,   
        CP_LANE0_PMA_REG_RX_SIGDET_CH2_SEL                            =>     PMA_REG_RX_SIGDET_CH2_SEL                  ,   
        CP_LANE0_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                     =>     PMA_REG_RX_SIGDET_CH2_CHK_WINDOW           ,   
        CP_LANE0_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                      =>     PMA_REG_RX_SIGDET_CHK_WINDOW_EN            ,   
        CP_LANE0_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                =>     PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING      ,   
        CP_LANE0_PMA_REG_SLIP_FIFO_INV_EN                             =>     PMA_REG_SLIP_FIFO_INV_EN                   ,   
        CP_LANE0_PMA_REG_SLIP_FIFO_INV                                =>     PMA_REG_SLIP_FIFO_INV                      ,   
        CP_LANE0_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                  =>     PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL        ,   
        CP_LANE0_PMA_REG_RX_SIGDET_4OOB_DET_SEL                       =>     PMA_REG_RX_SIGDET_4OOB_DET_SEL             ,   
        CP_LANE0_PMA_REG_RX_RESERVED_285_283                          =>     PMA_REG_RX_RESERVED_285_283                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_286                              =>     PMA_REG_RX_RESERVED_286                    ,   
        CP_LANE0_PMA_REG_RX_SIGDET_IC_I                               =>     PMA_REG_RX_SIGDET_IC_I                     ,   
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                   =>     PMA_REG_RX_OOB_DETECTOR_RESET_N_OW         ,   
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_RESET_N                      =>     PMA_REG_RX_OOB_DETECTOR_RESET_N            ,   
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD_OW                        =>     PMA_REG_RX_OOB_DETECTOR_PD_OW              ,   
        CP_LANE0_PMA_REG_RX_OOB_DETECTOR_PD                           =>     PMA_REG_RX_OOB_DETECTOR_PD                 ,   
        CP_LANE0_PMA_REG_RX_LS_MODE_EN                                =>     PMA_REG_RX_LS_MODE_EN                      ,   
        CP_LANE0_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL          ,   
        CP_LANE0_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL          ,   
        CP_LANE0_PMA_REG_RX_EQ1_R_SET_TOP                             =>     PMA_REG_RX_EQ1_R_SET_TOP                   ,   
        CP_LANE0_PMA_REG_RX_EQ1_R_SET_FB                              =>     PMA_REG_RX_EQ1_R_SET_FB                    ,   
        CP_LANE0_PMA_REG_RX_EQ1_C_SET_FB                              =>     PMA_REG_RX_EQ1_C_SET_FB                    ,   
        CP_LANE0_PMA_REG_RX_EQ1_OFF                                   =>     PMA_REG_RX_EQ1_OFF                         ,   
        CP_LANE0_PMA_REG_RX_EQ2_R_SET_TOP                             =>     PMA_REG_RX_EQ2_R_SET_TOP                   ,   
        CP_LANE0_PMA_REG_RX_EQ2_R_SET_FB                              =>     PMA_REG_RX_EQ2_R_SET_FB                    ,   
        CP_LANE0_PMA_REG_RX_EQ2_C_SET_FB                              =>     PMA_REG_RX_EQ2_C_SET_FB                    ,   
        CP_LANE0_PMA_REG_RX_EQ2_OFF                                   =>     PMA_REG_RX_EQ2_OFF                         ,   
        CP_LANE0_PMA_REG_EQ_DAC                                       =>     PMA_REG_EQ_DAC                             ,   
        CP_LANE0_PMA_REG_RX_ICTRL_EQ                                  =>     PMA_REG_RX_ICTRL_EQ                        ,   
        CP_LANE0_PMA_REG_EQ_DC_CALIB_EN                               =>     PMA_REG_EQ_DC_CALIB_EN                     ,   
        CP_LANE0_PMA_REG_EQ_DC_CALIB_SEL                              =>     PMA_REG_EQ_DC_CALIB_SEL                    ,   
        CP_LANE0_PMA_REG_RX_RESERVED_337_330                          =>     PMA_REG_RX_RESERVED_337_330                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_345_338                          =>     PMA_REG_RX_RESERVED_345_338                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_353_346                          =>     PMA_REG_RX_RESERVED_353_346                ,   
        CP_LANE0_PMA_REG_RX_RESERVED_361_354                          =>     PMA_REG_RX_RESERVED_361_354                ,   
        CP_LANE0_PMA_CTLE_CTRL_REG_I                                  =>     PMA_CTLE_CTRL_REG_I                        ,   
        CP_LANE0_PMA_CTLE_REG_FORCE_SEL_I                             =>     PMA_CTLE_REG_FORCE_SEL_I                   ,   
        CP_LANE0_PMA_CTLE_REG_HOLD_I                                  =>     PMA_CTLE_REG_HOLD_I                        ,   
        CP_LANE0_PMA_CTLE_REG_INIT_DAC_I                              =>     PMA_CTLE_REG_INIT_DAC_I                    ,   
        CP_LANE0_PMA_CTLE_REG_POLARITY_I                              =>     PMA_CTLE_REG_POLARITY_I                    ,   
        CP_LANE0_PMA_CTLE_REG_SHIFTER_GAIN_I                          =>     PMA_CTLE_REG_SHIFTER_GAIN_I                ,   
        CP_LANE0_PMA_CTLE_REG_THRESHOLD_I                             =>     PMA_CTLE_REG_THRESHOLD_I                   ,   
        CP_LANE0_PMA_REG_RX_RES_TRIM_EN                               =>     PMA_REG_RX_RES_TRIM_EN                     ,   
        CP_LANE0_PMA_REG_RX_RESERVED_393_389                          =>     PMA_REG_RX_RESERVED_393_389                ,   
        CP_LANE0_PMA_CFG_RX_LANE_POWERUP                              =>     PMA_CFG_RX_LANE_POWERUP                    ,   
        CP_LANE0_PMA_CFG_RX_PMA_RSTN                                  =>     PMA_CFG_RX_PMA_RSTN                        ,   
        CP_LANE0_PMA_INT_PMA_RX_MASK_0                                =>     PMA_INT_PMA_RX_MASK_0                      ,   
        CP_LANE0_PMA_INT_PMA_RX_CLR_0                                 =>     PMA_INT_PMA_RX_CLR_0                       ,   
        CP_LANE0_PMA_CFG_CTLE_ADP_RSTN                                =>     PMA_CFG_CTLE_ADP_RSTN                      ,   
        CP_LANE0_PMA_REG_TX_PD                                        =>     PMA_REG_TX_PD                              ,   
        CP_LANE0_PMA_REG_TX_PD_OW                                     =>     PMA_REG_TX_PD_OW                           ,   
        CP_LANE0_PMA_REG_TX_MAIN_PRE_Z                                =>     PMA_REG_TX_MAIN_PRE_Z                      ,   
        CP_LANE0_PMA_REG_TX_MAIN_PRE_Z_OW                             =>     PMA_REG_TX_MAIN_PRE_Z_OW                   ,   
        CP_LANE0_PMA_REG_TX_BEACON_TIMER_SEL                          =>     PMA_REG_TX_BEACON_TIMER_SEL                ,   
        CP_LANE0_PMA_REG_TX_RXDET_REQ_OW                              =>     PMA_REG_TX_RXDET_REQ_OW                    ,   
        CP_LANE0_PMA_REG_TX_RXDET_REQ                                 =>     PMA_REG_TX_RXDET_REQ                       ,   
        CP_LANE0_PMA_REG_TX_BEACON_EN_OW                              =>     PMA_REG_TX_BEACON_EN_OW                    ,   
        CP_LANE0_PMA_REG_TX_BEACON_EN                                 =>     PMA_REG_TX_BEACON_EN                       ,   
        CP_LANE0_PMA_REG_TX_EI_EN_OW                                  =>     PMA_REG_TX_EI_EN_OW                        ,   
        CP_LANE0_PMA_REG_TX_EI_EN                                     =>     PMA_REG_TX_EI_EN                           ,   
        CP_LANE0_PMA_REG_TX_BIT_CONV                                  =>     PMA_REG_TX_BIT_CONV                        ,   
        CP_LANE0_PMA_REG_TX_RES_CAL                                   =>     PMA_REG_TX_RES_CAL                         ,   
        CP_LANE0_PMA_REG_TX_RESERVED_19                               =>     PMA_REG_TX_RESERVED_19                     ,   
        CP_LANE0_PMA_REG_TX_RESERVED_25_20                            =>     PMA_REG_TX_RESERVED_25_20                 ,   
        CP_LANE0_PMA_REG_TX_RESERVED_33_26                            =>     PMA_REG_TX_RESERVED_33_26                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_41_34                            =>     PMA_REG_TX_RESERVED_41_34                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_49_42                            =>     PMA_REG_TX_RESERVED_49_42                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_57_50                            =>     PMA_REG_TX_RESERVED_57_50                  ,   
        CP_LANE0_PMA_REG_TX_SYNC_OW                                   =>     PMA_REG_TX_SYNC_OW                         ,   
        CP_LANE0_PMA_REG_TX_SYNC                                      =>     PMA_REG_TX_SYNC                            ,   
        CP_LANE0_PMA_REG_TX_PD_POST                                   =>     PMA_REG_TX_PD_POST                         ,   
        CP_LANE0_PMA_REG_TX_PD_POST_OW                                =>     PMA_REG_TX_PD_POST_OW                      ,   
        CP_LANE0_PMA_REG_TX_RESET_N_OW                                =>     PMA_REG_TX_RESET_N_OW                      ,   
        CP_LANE0_PMA_REG_TX_RESET_N                                   =>     PMA_REG_TX_RESET_N                         ,   
        CP_LANE0_PMA_REG_TX_RESERVED_64                               =>     PMA_REG_TX_RESERVED_64                     ,   
        CP_LANE0_PMA_REG_TX_RESERVED_65                               =>     PMA_REG_TX_RESERVED_65                     ,   
        CP_LANE0_PMA_REG_TX_BUSWIDTH_OW                               =>     PMA_REG_TX_BUSWIDTH_OW                     ,   
        CP_LANE0_PMA_REG_TX_BUSWIDTH                                  =>     PMA_REG_TX_BUSWIDTH                        ,   
        CP_LANE0_PMA_REG_PLL_READY_OW                                 =>     PMA_REG_PLL_READY_OW                       ,   
        CP_LANE0_PMA_REG_PLL_READY                                    =>     PMA_REG_PLL_READY                          ,   
        CP_LANE0_PMA_REG_TX_RESERVED_72                               =>     PMA_REG_TX_RESERVED_72                     ,   
        CP_LANE0_PMA_REG_TX_RESERVED_73                               =>     PMA_REG_TX_RESERVED_73                     ,   
        CP_LANE0_PMA_REG_TX_RESERVED_74                               =>     PMA_REG_TX_RESERVED_74                     ,   
        CP_LANE0_PMA_REG_EI_PCLK_DELAY_SEL                            =>     PMA_REG_EI_PCLK_DELAY_SEL                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_77                               =>     PMA_REG_TX_RESERVED_77                     ,   
        CP_LANE0_PMA_REG_TX_RESERVED_83_78                            =>     PMA_REG_TX_RESERVED_83_78                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_89_84                            =>     PMA_REG_TX_RESERVED_89_84                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_95_90                            =>     PMA_REG_TX_RESERVED_95_90                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_101_96                           =>     PMA_REG_TX_RESERVED_101_96                 ,   
        CP_LANE0_PMA_REG_TX_RESERVED_107_102                          =>     PMA_REG_TX_RESERVED_107_102                ,   
        CP_LANE0_PMA_REG_TX_RESERVED_113_108                          =>     PMA_REG_TX_RESERVED_113_108                ,   
        CP_LANE0_PMA_REG_TX_AMP_DAC0                                  =>     PMA_REG_TX_AMP_DAC0                        ,   
        CP_LANE0_PMA_REG_TX_AMP_DAC1                                  =>     PMA_REG_TX_AMP_DAC1                        ,   
        CP_LANE0_PMA_REG_TX_AMP_DAC2                                  =>     PMA_REG_TX_AMP_DAC2                        ,   
        CP_LANE0_PMA_REG_TX_AMP_DAC3                                  =>     PMA_REG_TX_AMP_DAC3                        ,   
        CP_LANE0_PMA_REG_TX_RESERVED_143_138                          =>     PMA_REG_TX_RESERVED_143_138                ,   
        CP_LANE0_PMA_REG_TX_MARGIN                                    =>     PMA_REG_TX_MARGIN                          ,   
        CP_LANE0_PMA_REG_TX_MARGIN_OW                                 =>     PMA_REG_TX_MARGIN_OW                       ,   
        CP_LANE0_PMA_REG_TX_RESERVED_149_148                          =>     PMA_REG_TX_RESERVED_149_148                ,   
        CP_LANE0_PMA_REG_TX_RESERVED_150                              =>     PMA_REG_TX_RESERVED_150                    ,   
        CP_LANE0_PMA_REG_TX_SWING                                     =>     PMA_REG_TX_SWING                           ,   
        CP_LANE0_PMA_REG_TX_SWING_OW                                  =>     PMA_REG_TX_SWING_OW                        ,   
        CP_LANE0_PMA_REG_TX_RESERVED_153                              =>     PMA_REG_TX_RESERVED_153                    ,   
        CP_LANE0_PMA_REG_TX_RXDET_THRESHOLD                           =>     PMA_REG_TX_RXDET_THRESHOLD                 ,   
        CP_LANE0_PMA_REG_TX_RESERVED_157_156                          =>     PMA_REG_TX_RESERVED_157_156                ,   
        CP_LANE0_PMA_REG_TX_BEACON_OSC_CTRL                           =>     PMA_REG_TX_BEACON_OSC_CTRL                 ,   
        CP_LANE0_PMA_REG_TX_RESERVED_160_159                          =>     PMA_REG_TX_RESERVED_160_159                ,   
        CP_LANE0_PMA_REG_TX_RESERVED_162_161                          =>     PMA_REG_TX_RESERVED_162_161                ,   
        CP_LANE0_PMA_REG_TX_TX2RX_SLPBACK_EN                          =>     PMA_REG_TX_TX2RX_SLPBACK_EN                ,   
        CP_LANE0_PMA_REG_TX_PCLK_EDGE_SEL                             =>     PMA_REG_TX_PCLK_EDGE_SEL                   ,   
        CP_LANE0_PMA_REG_TX_RXDET_STATUS_OW                           =>     PMA_REG_TX_RXDET_STATUS_OW                 ,   
        CP_LANE0_PMA_REG_TX_RXDET_STATUS                              =>     PMA_REG_TX_RXDET_STATUS                    ,   
        CP_LANE0_PMA_REG_TX_PRBS_GEN_EN                               =>     PMA_REG_TX_PRBS_GEN_EN                     ,   
        CP_LANE0_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                        =>     PMA_REG_TX_PRBS_GEN_WIDTH_SEL              ,   
        CP_LANE0_PMA_REG_TX_PRBS_SEL                                  =>     PMA_REG_TX_PRBS_SEL                        ,   
        CP_LANE0_PMA_REG_TX_UDP_DATA_7_TO_0                           =>     PMA_REG_TX_UDP_DATA_7_TO_0                 ,   
        CP_LANE0_PMA_REG_TX_UDP_DATA_15_TO_8                          =>     PMA_REG_TX_UDP_DATA_15_TO_8                ,   
        CP_LANE0_PMA_REG_TX_UDP_DATA_19_TO_16                         =>     PMA_REG_TX_UDP_DATA_19_TO_16               ,   
        CP_LANE0_PMA_REG_TX_RESERVED_192                              =>     PMA_REG_TX_RESERVED_192                    ,   
        CP_LANE0_PMA_REG_TX_FIFO_WP_CTRL                              =>     PMA_REG_TX_FIFO_WP_CTRL                    ,   
        CP_LANE0_PMA_REG_TX_FIFO_EN                                   =>     PMA_REG_TX_FIFO_EN                         ,   
        CP_LANE0_PMA_REG_TX_DATA_MUX_SEL                              =>     PMA_REG_TX_DATA_MUX_SEL                    ,   
        CP_LANE0_PMA_REG_TX_ERR_INSERT                                =>     PMA_REG_TX_ERR_INSERT                      ,   
        CP_LANE0_PMA_REG_TX_RESERVED_203_200                          =>     PMA_REG_TX_RESERVED_203_200                ,   
        CP_LANE0_PMA_REG_TX_RESERVED_204                              =>     PMA_REG_TX_RESERVED_204                    ,   
        CP_LANE0_PMA_REG_TX_SATA_EN                                   =>     PMA_REG_TX_SATA_EN                         ,   
        CP_LANE0_PMA_REG_TX_RESERVED_207_206                          =>     PMA_REG_TX_RESERVED_207_206                ,   
        CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                     =>     PMA_REG_RATE_CHANGE_TXPCLK_ON_OW           ,   
        CP_LANE0_PMA_REG_RATE_CHANGE_TXPCLK_ON                        =>     PMA_REG_RATE_CHANGE_TXPCLK_ON              ,   
        CP_LANE0_PMA_REG_TX_CFG_POST1                                 =>     PMA_REG_TX_CFG_POST1                       ,   
        CP_LANE0_PMA_REG_TX_CFG_POST2                                 =>     PMA_REG_TX_CFG_POST2                       ,   
        CP_LANE0_PMA_REG_TX_DEEMP                                     =>     PMA_REG_TX_DEEMP                           ,   
        CP_LANE0_PMA_REG_TX_DEEMP_OW                                  =>     PMA_REG_TX_DEEMP_OW                        ,   
        CP_LANE0_PMA_REG_TX_RESERVED_224_223                          =>     PMA_REG_TX_RESERVED_224_223                ,   
        CP_LANE0_PMA_REG_TX_RESERVED_225                              =>     PMA_REG_TX_RESERVED_225                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_229_226                          =>     PMA_REG_TX_RESERVED_229_226                ,   
        CP_LANE0_PMA_REG_TX_OOB_DELAY_SEL                             =>     PMA_REG_TX_OOB_DELAY_SEL                   ,   
        CP_LANE0_PMA_REG_TX_POLARITY                                  =>     PMA_REG_TX_POLARITY                        ,   
        CP_LANE0_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                       =>     PMA_REG_ANA_TX_JTAG_DATA_O_SEL             ,   
        CP_LANE0_PMA_REG_TX_RESERVED_236                              =>     PMA_REG_TX_RESERVED_236                    ,   
        CP_LANE0_PMA_REG_TX_LS_MODE_EN                                =>     PMA_REG_TX_LS_MODE_EN                      ,   
        CP_LANE0_PMA_REG_TX_JTAG_MODE_EN_OW                           =>     PMA_REG_TX_JTAG_MODE_EN_OW                 ,   
        CP_LANE0_PMA_REG_TX_JTAG_MODE_EN                              =>     PMA_REG_TX_JTAG_MODE_EN                    ,   
        CP_LANE0_PMA_REG_RX_JTAG_MODE_EN_OW                           =>     PMA_REG_RX_JTAG_MODE_EN_OW                 ,   
        CP_LANE0_PMA_REG_RX_JTAG_MODE_EN                              =>     PMA_REG_RX_JTAG_MODE_EN                    ,   
        CP_LANE0_PMA_REG_RX_JTAG_OE                                   =>     PMA_REG_RX_JTAG_OE                         ,   
        CP_LANE0_PMA_REG_RX_ACJTAG_VHYSTSEL                           =>     PMA_REG_RX_ACJTAG_VHYSTSEL                 ,   
        CP_LANE0_PMA_REG_TX_RES_CAL_EN                                =>     PMA_REG_TX_RES_CAL_EN                      ,   
        CP_LANE0_PMA_REG_RX_TERM_MODE_CTRL                            =>     PMA_REG_RX_TERM_MODE_CTRL                  ,   
        CP_LANE0_PMA_REG_TX_RESERVED_251_250                          =>     PMA_REG_TX_RESERVED_251_250                ,   
        CP_LANE0_PMA_REG_PLPBK_TXPCLK_EN                              =>     PMA_REG_PLPBK_TXPCLK_EN                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_253                              =>     PMA_REG_TX_RESERVED_253                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_254                              =>     PMA_REG_TX_RESERVED_254                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_255                              =>     PMA_REG_TX_RESERVED_255                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_256                              =>     PMA_REG_TX_RESERVED_256                    ,   
        CP_LANE0_PMA_REG_TX_RESERVED_257                              =>     PMA_REG_TX_RESERVED_257                    ,   
        CP_LANE0_PMA_REG_TX_PH_SEL                                    =>     PMA_REG_TX_PH_SEL                          ,   
        CP_LANE0_PMA_REG_TX_CFG_PRE                                   =>     PMA_REG_TX_CFG_PRE                         ,   
        CP_LANE0_PMA_REG_TX_CFG_MAIN                                  =>     PMA_REG_TX_CFG_MAIN                        ,   
        CP_LANE0_PMA_REG_CFG_POST                                     =>     PMA_REG_CFG_POST                           ,   
        CP_LANE0_PMA_REG_PD_MAIN                                      =>     PMA_REG_PD_MAIN                            ,   
        CP_LANE0_PMA_REG_PD_PRE                                       =>     PMA_REG_PD_PRE                             ,   
        CP_LANE0_PMA_REG_TX_LS_DATA                                   =>     PMA_REG_TX_LS_DATA                         ,   
        CP_LANE0_PMA_REG_TX_DCC_BUF_SZ_SEL                            =>     PMA_REG_TX_DCC_BUF_SZ_SEL                  ,   
        CP_LANE0_PMA_REG_TX_DCC_CAL_CUR_TUNE                          =>     PMA_REG_TX_DCC_CAL_CUR_TUNE                ,   
        CP_LANE0_PMA_REG_TX_DCC_CAL_EN                                =>     PMA_REG_TX_DCC_CAL_EN                      ,   
        CP_LANE0_PMA_REG_TX_DCC_CUR_SS                                =>     PMA_REG_TX_DCC_CUR_SS                      ,   
        CP_LANE0_PMA_REG_TX_DCC_FA_CTRL                               =>     PMA_REG_TX_DCC_FA_CTRL                     ,   
        CP_LANE0_PMA_REG_TX_DCC_RI_CTRL                               =>     PMA_REG_TX_DCC_RI_CTRL                     ,   
        CP_LANE0_PMA_REG_ATB_SEL_2_TO_0                               =>     PMA_REG_ATB_SEL_2_TO_0                     ,   
        CP_LANE0_PMA_REG_ATB_SEL_9_TO_3                               =>     PMA_REG_ATB_SEL_9_TO_3                     ,   
        CP_LANE0_PMA_REG_TX_CFG_7_TO_0                                =>     PMA_REG_TX_CFG_7_TO_0                      ,   
        CP_LANE0_PMA_REG_TX_CFG_15_TO_8                               =>     PMA_REG_TX_CFG_15_TO_8                     ,   
        CP_LANE0_PMA_REG_TX_CFG_23_TO_16                              =>     PMA_REG_TX_CFG_23_TO_16                    ,   
        CP_LANE0_PMA_REG_TX_CFG_31_TO_24                              =>     PMA_REG_TX_CFG_31_TO_24                    ,   
        CP_LANE0_PMA_REG_TX_OOB_EI_EN                                 =>     PMA_REG_TX_OOB_EI_EN                       ,   
        CP_LANE0_PMA_REG_TX_OOB_EI_EN_OW                              =>     PMA_REG_TX_OOB_EI_EN_OW                    ,   
        CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED                         =>     PMA_REG_TX_BEACON_EN_DELAYED               ,   
        CP_LANE0_PMA_REG_TX_BEACON_EN_DELAYED_OW                      =>     PMA_REG_TX_BEACON_EN_DELAYED_OW            ,   
        CP_LANE0_PMA_REG_TX_JTAG_DATA                                 =>     PMA_REG_TX_JTAG_DATA                       ,   
        CP_LANE0_PMA_REG_TX_RXDET_TIMER_SEL                           =>     PMA_REG_TX_RXDET_TIMER_SEL                 ,   
        CP_LANE0_PMA_REG_TX_CFG1_7_0                                  =>     PMA_REG_TX_CFG1_7_0                        ,   
        CP_LANE0_PMA_REG_TX_CFG1_15_8                                 =>     PMA_REG_TX_CFG1_15_8                       ,   
        CP_LANE0_PMA_REG_TX_CFG1_23_16                                =>     PMA_REG_TX_CFG1_23_16                      ,   
        CP_LANE0_PMA_REG_TX_CFG1_31_24                                =>     PMA_REG_TX_CFG1_31_24                      ,   
        CP_LANE0_PMA_REG_CFG_LANE_POWERUP                             =>     PMA_REG_CFG_LANE_POWERUP                   ,   
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                  =>     PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH        ,   
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_PISO                     =>     PMA_REG_CFG_TX_LANE_POWERUP_PISO           ,   
        CP_LANE0_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                   =>     PMA_REG_CFG_TX_LANE_POWERUP_DRIVER            
    )
    port map
    (
        PAD_TX_SDN0                               =>      P_TX_SDN                          ,  //PAD PIN  
        PAD_TX_SDP0                               =>      P_TX_SDP                          , //PAD PIN  
        PCS_RX_MCB_STATUS[0]                    =>      P_PCS_RX_MCB_STATUS               ,
        PCS_LSM_SYNCED[0]                       =>      P_PCS_LSM_SYNCED                  ,
        CFG_READY_0                            =>      P_CFG_READY                       ,
        CFG_RDATA_0                            =>      P_CFG_RDATA                       ,
        CFG_INT_0                              =>      P_CFG_INT                         ,
        RDATA_0                                =>      P_RDATA                           ,
        RCLK2FABRIC[0]                          =>      P_RCLK2FABRIC                     ,
        TCLK2FABRIC[0]                          =>      P_TCLK2FABRIC                     ,
        RX_SIGDET_STATUS_0                     =>      P_RX_SIGDET_STATUS                ,
        RX_SATA_COMINIT_0                      =>      P_RX_SATA_COMINIT                 ,
        RX_SATA_COMWAKE_0                      =>      P_RX_SATA_COMWAKE                 ,
        RX_LS_DATA_0                           =>      P_RX_LS_DATA                      ,
        RX_READY_0                             =>      P_RX_READY                        ,
        TEST_STATUS_0                          =>      P_TEST_STATUS                     ,
        TX_RXDET_STATUS_0                      =>      P_TX_RXDET_STATUS                 ,
        CA_ALIGN_RX[0]                          =>      P_CA_ALIGN_RX                     ,
        CA_ALIGN_TX[0]                          =>      P_CA_ALIGN_TX                     ,
        //PMA_RCLK                               =>      PMA_RCLK                          ,
        LANE_COUT_BUS_FORWARD0                  =>      LANE_COUT_BUS_FORWARD[0]           ,
        LANE_COUT_BUS_FORWARD1                  =>      LANE_COUT_BUS_FORWARD[1]           ,
        LANE_COUT_BUS_FORWARD2                  =>      LANE_COUT_BUS_FORWARD[2]           ,
        LANE_COUT_BUS_FORWARD3                  =>      LANE_COUT_BUS_FORWARD[3]           ,
        LANE_COUT_BUS_FORWARD4                  =>      LANE_COUT_BUS_FORWARD[4]           ,
        LANE_COUT_BUS_FORWARD5                  =>      LANE_COUT_BUS_FORWARD[5]           ,
        LANE_COUT_BUS_FORWARD6                  =>      LANE_COUT_BUS_FORWARD[6]           ,
        LANE_COUT_BUS_FORWARD7                  =>      LANE_COUT_BUS_FORWARD[7]           ,
        LANE_COUT_BUS_FORWARD8                  =>      LANE_COUT_BUS_FORWARD[8]           ,
        LANE_COUT_BUS_FORWARD9                  =>      LANE_COUT_BUS_FORWARD[9]           ,
        LANE_COUT_BUS_FORWARD10                 =>      LANE_COUT_BUS_FORWARD[10]           ,
        LANE_COUT_BUS_FORWARD11                 =>      LANE_COUT_BUS_FORWARD[11]           ,
        LANE_COUT_BUS_FORWARD12                 =>      LANE_COUT_BUS_FORWARD[12]           ,
        LANE_COUT_BUS_FORWARD13                 =>      LANE_COUT_BUS_FORWARD[13]           ,
        LANE_COUT_BUS_FORWARD14                 =>      LANE_COUT_BUS_FORWARD[14]           ,
        LANE_COUT_BUS_FORWARD15                 =>      LANE_COUT_BUS_FORWARD[15]           ,
        LANE_COUT_BUS_FORWARD16                 =>      LANE_COUT_BUS_FORWARD[16]           ,
        LANE_COUT_BUS_FORWARD17                 =>      LANE_COUT_BUS_FORWARD[17]           ,
        LANE_COUT_BUS_FORWARD18                 =>      LANE_COUT_BUS_FORWARD[18]           ,
        APATTERN_STATUS_COUT                  =>      APATTERN_STATUS_COUT              ,
        TXPCLK_PLL_0                            =>      TXPCLK_PLL                        ,
        PAD_RX_SDN0                               =>      P_RX_SDN                          ,//PAD PIN  
        PAD_RX_SDP0                               =>      P_RX_SDP                          ,//PAD PIN  
        RX0_CLK_FR_CORE                        =>      P_RX_CLK_FR_CORE                  ,
        RCLK2_0_FR_CORE                        =>      P_RCLK2_FR_CORE                   ,
        TX0_CLK_FR_CORE                        =>      P_TX_CLK_FR_CORE                  ,
        TCLK2_0_FR_CORE                        =>      P_TCLK2_FR_CORE                   ,
        PCS_TX_RST_0                           =>      P_PCS_TX_RST                      ,
        PCS_RX_RST_0                           =>      P_PCS_RX_RST                      ,
        PCS_CB_RST_0                           =>      P_PCS_CB_RST                      ,
        RXGEAR_SLIP_0                          =>      P_RXGEAR_SLIP                     ,
        CFG_CLK_0                              =>      P_CFG_CLK                         ,
        CFG_RST_0                              =>      P_CFG_RST                         ,
        CFG_PSEL_0                             =>      P_CFG_PSEL                        ,
        CFG_ENABLE_0                           =>      P_CFG_ENABLE                      ,
        CFG_WRITE_0                            =>      P_CFG_WRITE                       ,
        CFG_ADDR_0                             =>      P_CFG_ADDR                        ,
        CFG_WDATA_0                            =>      P_CFG_WDATA                       ,
        TDATA_0                                =>      P_TDATA                           ,
        PCS_WORD_ALIGN_EN[0]                    =>      P_PCS_WORD_ALIGN_EN               ,
        RX_POLARITY_INVERT[0]                   =>      P_RX_POLARITY_INVERT              ,
        CEB_ADETECT_EN[0]                       =>      P_CEB_ADETECT_EN                  ,
        PCS_MCB_EXT_EN[0]                       =>      P_PCS_MCB_EXT_EN                  ,
        PCS_NEAREND_LOOP[0]                     =>      P_PCS_NEAREND_LOOP                ,
        PCS_FAREND_LOOP[0]                      =>      P_PCS_FAREND_LOOP                 ,
        PMA_NEAREND_PLOOP[0]                    =>      P_PMA_NEAREND_PLOOP               ,
        PMA_NEAREND_SLOOP[0]                    =>      P_PMA_NEAREND_SLOOP               ,
        PMA_FAREND_PLOOP[0]                     =>      P_PMA_FAREND_PLOOP                ,
        LANE_PD_0                              =>      P_LANE_PD                         ,
        LANE_RST_0                             =>      P_LANE_RST                        ,
        RX_LANE_PD_0                           =>      P_RX_LANE_PD                      ,
        RX_PMA_RST_0                           =>      P_RX_PMA_RST                      ,
        CTLE_ADP_RST_0                         =>      P_CTLE_ADP_RST                    ,
        TX_DEEMP_0                             =>      P_TX_DEEMP                        ,
        TX_LS_DATA_0                           =>      P_TX_LS_DATA                      ,
        TX_BEACON_EN_0                         =>      P_TX_BEACON_EN                    ,
        TX_SWING_0                             =>      P_TX_SWING                        ,
        TX_RXDET_REQ_0                         =>      P_TX_RXDET_REQ                    ,
        TX_RATE_0                              =>      P_TX_RATE                         ,
        TX_BUSWIDTH_0                          =>      P_TX_BUSWIDTH                     ,
        TX_MARGIN_0                            =>      P_TX_MARGIN                       ,
        TX_PMA_RST_0                           =>      P_TX_PMA_RST                      ,
        TX_LANE_PD_CLKPATH_0                   =>      P_TX_LANE_PD_CLKPATH              ,
        TX_LANE_PD_PISO_0                      =>      P_TX_LANE_PD_PISO                 ,
        TX_LANE_PD_DRIVER_0                    =>      P_TX_LANE_PD_DRIVER               ,
        RX_RATE_0                              =>      P_RX_RATE                         ,
        RX_BUSWIDTH_0                          =>      P_RX_BUSWIDTH                     ,
        RX_HIGHZ_0                             =>      P_RX_HIGHZ                        ,
        CIM_CLK_ALIGNER_RX0                   =>      P_CIM_CLK_ALIGNER_RX              ,
        CIM_CLK_ALIGNER_TX0                   =>      P_CIM_CLK_ALIGNER_TX              ,
        CIM_DYN_DLY_SEL_RX0                   =>      P_CIM_DYN_DLY_SEL_RX              ,
        CIM_DYN_DLY_SEL_TX0                   =>      P_CIM_DYN_DLY_SEL_TX              ,
        CIM_START_ALIGN_RX0                   =>      P_CIM_START_ALIGN_RX              ,
        CIM_START_ALIGN_TX0                   =>      P_CIM_START_ALIGN_TX              ,
        //MCB_RCLK                               =>      MCB_RCLK                          ,
        SYNC_CH0                                   =>      SYNC                              ,
        RATE_CHANGE_CH0                            =>      RATE_CHANGE                       ,
        PLL_LOCK_SEL_0                           =>      PLL_LOCK_SEL                      ,
        LANE_CIN_BUS_FORWARD0                    =>      LANE_CIN_BUS_FORWARD[0]               ,
        LANE_CIN_BUS_FORWARD1                    =>      LANE_CIN_BUS_FORWARD[1]               ,
        LANE_CIN_BUS_FORWARD2                    =>      LANE_CIN_BUS_FORWARD[2]               ,
        LANE_CIN_BUS_FORWARD3                    =>      LANE_CIN_BUS_FORWARD[3]               ,
        LANE_CIN_BUS_FORWARD4                    =>      LANE_CIN_BUS_FORWARD[4]               ,
        LANE_CIN_BUS_FORWARD5                    =>      LANE_CIN_BUS_FORWARD[5]               ,
        LANE_CIN_BUS_FORWARD6                    =>      LANE_CIN_BUS_FORWARD[6]               ,
        LANE_CIN_BUS_FORWARD7                    =>      LANE_CIN_BUS_FORWARD[7]               ,
        LANE_CIN_BUS_FORWARD8                    =>      LANE_CIN_BUS_FORWARD[8]               ,
        LANE_CIN_BUS_FORWARD9                    =>      LANE_CIN_BUS_FORWARD[9]               ,
        LANE_CIN_BUS_FORWARD10                   =>      LANE_CIN_BUS_FORWARD[10]               ,
        LANE_CIN_BUS_FORWARD11                   =>      LANE_CIN_BUS_FORWARD[11]               ,
        LANE_CIN_BUS_FORWARD12                   =>      LANE_CIN_BUS_FORWARD[12]               ,
        LANE_CIN_BUS_FORWARD13                   =>      LANE_CIN_BUS_FORWARD[13]               ,
        LANE_CIN_BUS_FORWARD14                   =>      LANE_CIN_BUS_FORWARD[14]               ,
        LANE_CIN_BUS_FORWARD15                   =>      LANE_CIN_BUS_FORWARD[15]               ,
        LANE_CIN_BUS_FORWARD16                   =>      LANE_CIN_BUS_FORWARD[16]               ,
        LANE_CIN_BUS_FORWARD17                   =>      LANE_CIN_BUS_FORWARD[17]               ,
        LANE_CIN_BUS_FORWARD18                   =>      LANE_CIN_BUS_FORWARD[18]               ,
        APATTERN_STATUS_CIN                    =>      APATTERN_STATUS_CIN               ,
        CLK_TXP_0                                =>      CLK_TXP                           ,
        CLK_TXN_0                                =>      CLK_TXN                           ,
        CLK_RX0_0                                =>      CLK_RX0                           ,
        CLK_RX90_0                               =>      CLK_RX90                          ,
        CLK_RX180_0                              =>      CLK_RX180                         ,
        CLK_RX270_0                              =>      CLK_RX270                         ,
        PLL_PD_I_0                               =>      PLL_PD_I                          ,
        PLL_RESET_I_0                            =>      PLL_RESET_I                       ,
        PLL_REFCLK_I_0                           =>      PLL_REFCLK_I                      ,
        //PLL_RES_TRIM_I                         =>      PLL_RES_TRIM_I
        HSST_RST                                 =>      HSST_RST                          ,
        TEST_SE_N                                =>     P_TEST_SE_N              ,
        TEST_MODE_N                              =>     P_TEST_MODE_N            ,
        FOR_PMA_TEST_MODE_N                      =>     P_FOR_PMA_TEST_MODE_N    ,
        FOR_PMA_TEST_SE_N                        =>     P_FOR_PMA_TEST_SE_N      
    );

};// end of implementation impl_lane0 of gopHSST_LANE

implementation impl_lane1 of gopHSST_LANE
{   
    device devHSSTLP_LANE1 hsstlp_lane0
    parameter map
    (
        CP_LANE1_MUX_BIAS                                             =>     MUX_BIAS                                   ,   
        CP_LANE1_PD_CLK                                               =>     PD_CLK                                     ,
        CP_LANE1_REG_SYNC                                             =>     REG_SYNC                                   ,   
        CP_LANE1_REG_SYNC_OW                                          =>     REG_SYNC_OW                                ,   
        CP_LANE1_PLL_LOCK_OW                                          =>     PLL_LOCK_OW                                ,   
        CP_LANE1_PLL_LOCK_OW_EN                                       =>     PLL_LOCK_OW_EN                             ,
        CP_LANE1_PCS_SLAVE                                            =>     PCS_SLAVE                             ,   
        CP_LANE1_PCS_BYPASS_WORD_ALIGN                                =>     PCS_BYPASS_WORD_ALIGN                      ,   
        CP_LANE1_PCS_BYPASS_DENC                                      =>     PCS_BYPASS_DENC                            ,   
        CP_LANE1_PCS_BYPASS_BONDING                                   =>     PCS_BYPASS_BONDING                         ,   
        CP_LANE1_PCS_BYPASS_CTC                                       =>     PCS_BYPASS_CTC                             ,   
        CP_LANE1_PCS_BYPASS_GEAR                                      =>     PCS_BYPASS_GEAR                            ,   
        CP_LANE1_PCS_BYPASS_BRIDGE                                    =>     PCS_BYPASS_BRIDGE                          ,   
        CP_LANE1_PCS_BYPASS_BRIDGE_FIFO                               =>     PCS_BYPASS_BRIDGE_FIFO                     ,   
        CP_LANE1_PCS_DATA_MODE                                        =>     PCS_DATA_MODE                              ,   
        CP_LANE1_PCS_RX_POLARITY_INV                                  =>     PCS_RX_POLARITY_INV                        ,   
        CP_LANE1_PCS_ALIGN_MODE                                       =>     PCS_ALIGN_MODE                             ,   
        CP_LANE1_PCS_SAMP_16B                                         =>     PCS_SAMP_16B                               ,   
        CP_LANE1_PCS_FARLP_PWR_REDUCTION                              =>     PCS_FARLP_PWR_REDUCTION                    ,   
        CP_LANE1_PCS_COMMA_REG0                                       =>     PCS_COMMA_REG0                             ,   
        CP_LANE1_PCS_COMMA_MASK                                       =>     PCS_COMMA_MASK                             ,   
        CP_LANE1_PCS_CEB_MODE                                         =>     PCS_CEB_MODE                               ,   
        CP_LANE1_PCS_CTC_MODE                                         =>     PCS_CTC_MODE                               ,   
        CP_LANE1_PCS_A_REG                                            =>     PCS_A_REG                                  ,   
        CP_LANE1_PCS_GE_AUTO_EN                                       =>     PCS_GE_AUTO_EN                             ,   
        CP_LANE1_PCS_SKIP_REG0                                        =>     PCS_SKIP_REG0                              ,   
        CP_LANE1_PCS_SKIP_REG1                                        =>     PCS_SKIP_REG1                              ,   
        CP_LANE1_PCS_SKIP_REG2                                        =>     PCS_SKIP_REG2                              ,   
        CP_LANE1_PCS_SKIP_REG3                                        =>     PCS_SKIP_REG3                              ,   
        CP_LANE1_PCS_DEC_DUAL                                         =>     PCS_DEC_DUAL                               ,   
        CP_LANE1_PCS_SPLIT                                            =>     PCS_SPLIT                                  ,   
        CP_LANE1_PCS_FIFOFLAG_CTC                                     =>     PCS_FIFOFLAG_CTC                           ,   
        CP_LANE1_PCS_COMMA_DET_MODE                                   =>     PCS_COMMA_DET_MODE                         ,   
        CP_LANE1_PCS_ERRDETECT_SILENCE                                =>     PCS_ERRDETECT_SILENCE                      ,   
        CP_LANE1_PCS_PMA_RCLK_POLINV                                  =>     PCS_PMA_RCLK_POLINV                        ,   
        CP_LANE1_PCS_PCS_RCLK_SEL                                     =>     PCS_PCS_RCLK_SEL                           ,   
        CP_LANE1_PCS_CB_RCLK_SEL                                      =>     PCS_CB_RCLK_SEL                            ,   
        CP_LANE1_PCS_AFTER_CTC_RCLK_SEL                               =>     PCS_AFTER_CTC_RCLK_SEL                     ,   
        CP_LANE1_PCS_RCLK_POLINV                                      =>     PCS_RCLK_POLINV                            ,   
        CP_LANE1_PCS_BRIDGE_RCLK_SEL                                  =>     PCS_BRIDGE_RCLK_SEL                        ,   
        CP_LANE1_PCS_PCS_RCLK_EN                                      =>     PCS_PCS_RCLK_EN                            ,   
        CP_LANE1_PCS_CB_RCLK_EN                                       =>     PCS_CB_RCLK_EN                             ,   
        CP_LANE1_PCS_AFTER_CTC_RCLK_EN                                =>     PCS_AFTER_CTC_RCLK_EN                      ,   
        CP_LANE1_PCS_AFTER_CTC_RCLK_EN_GB                             =>     PCS_AFTER_CTC_RCLK_EN_GB                   ,   
        CP_LANE1_PCS_PCS_RX_RSTN                                      =>     PCS_PCS_RX_RSTN                            ,   
        CP_LANE1_PCS_PCIE_SLAVE                                       =>     PCS_PCIE_SLAVE                             ,   
        CP_LANE1_PCS_RX_64B66B_67B                                    =>     PCS_RX_64B66B_67B                          ,   
        CP_LANE1_PCS_RX_BRIDGE_CLK_POLINV                             =>     PCS_RX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE1_PCS_PCS_CB_RSTN                                      =>     PCS_PCS_CB_RSTN                            ,   
        CP_LANE1_PCS_TX_BRIDGE_GEAR_SEL                               =>     PCS_TX_BRIDGE_GEAR_SEL                     ,   
        CP_LANE1_PCS_TX_BYPASS_BRIDGE_UINT                            =>     PCS_TX_BYPASS_BRIDGE_UINT                  ,   
        CP_LANE1_PCS_TX_BYPASS_BRIDGE_FIFO                            =>     PCS_TX_BYPASS_BRIDGE_FIFO                  ,   
        CP_LANE1_PCS_TX_BYPASS_GEAR                                   =>     PCS_TX_BYPASS_GEAR                         ,   
        CP_LANE1_PCS_TX_BYPASS_ENC                                    =>     PCS_TX_BYPASS_ENC                          ,   
        CP_LANE1_PCS_TX_BYPASS_BIT_SLIP                               =>     PCS_TX_BYPASS_BIT_SLIP                     ,   
        CP_LANE1_PCS_TX_GEAR_SPLIT                                    =>     PCS_TX_GEAR_SPLIT                          ,   
        CP_LANE1_PCS_TX_DRIVE_REG_MODE                                =>     PCS_TX_DRIVE_REG_MODE                      ,   
        CP_LANE1_PCS_TX_BIT_SLIP_CYCLES                               =>     PCS_TX_BIT_SLIP_CYCLES                     ,   
        CP_LANE1_PCS_INT_TX_MASK_0                                    =>     PCS_INT_TX_MASK_0                          ,   
        CP_LANE1_PCS_INT_TX_MASK_1                                    =>     PCS_INT_TX_MASK_1                          ,   
        CP_LANE1_PCS_INT_TX_MASK_2                                    =>     PCS_INT_TX_MASK_2                          ,   
        CP_LANE1_PCS_INT_TX_CLR_0                                     =>     PCS_INT_TX_CLR_0                           ,   
        CP_LANE1_PCS_INT_TX_CLR_1                                     =>     PCS_INT_TX_CLR_1                           ,   
        CP_LANE1_PCS_INT_TX_CLR_2                                     =>     PCS_INT_TX_CLR_2                           ,   
        CP_LANE1_PCS_TX_PMA_TCLK_POLINV                               =>     PCS_TX_PMA_TCLK_POLINV                     ,   
        CP_LANE1_PCS_TX_PCS_CLK_EN_SEL                                =>     PCS_TX_PCS_CLK_EN_SEL                      ,   
        CP_LANE1_PCS_TX_BRIDGE_TCLK_SEL                               =>     PCS_TX_BRIDGE_TCLK_SEL                     ,   
        CP_LANE1_PCS_TX_TCLK_POLINV                                   =>     PCS_TX_TCLK_POLINV                         ,   
        CP_LANE1_PCS_PCS_TCLK_SEL                                     =>     PCS_PCS_TCLK_SEL                           ,   
        CP_LANE1_PCS_TX_PCS_TX_RSTN                                   =>     PCS_TX_PCS_TX_RSTN                         ,   
        CP_LANE1_PCS_TX_SLAVE                                         =>     PCS_TX_SLAVE                               ,   
        CP_LANE1_PCS_TX_GEAR_CLK_EN_SEL                               =>     PCS_TX_GEAR_CLK_EN_SEL                     ,   
        CP_LANE1_PCS_DATA_WIDTH_MODE                                  =>     PCS_DATA_WIDTH_MODE                        ,   
        CP_LANE1_PCS_TX_64B66B_67B                                    =>     PCS_TX_64B66B_67B                          ,   
        CP_LANE1_PCS_GEAR_TCLK_SEL                                    =>     PCS_GEAR_TCLK_SEL                          ,   
        CP_LANE1_PCS_TX_TCLK2FABRIC_SEL                               =>     PCS_TX_TCLK2FABRIC_SEL                     ,   
        CP_LANE1_PCS_TX_OUTZZ                                         =>     PCS_TX_OUTZZ                               ,   
        CP_LANE1_PCS_ENC_DUAL                                         =>     PCS_ENC_DUAL                               ,   
        CP_LANE1_PCS_TX_BITSLIP_DATA_MODE                             =>     PCS_TX_BITSLIP_DATA_MODE                   ,   
        CP_LANE1_PCS_TX_BRIDGE_CLK_POLINV                             =>     PCS_TX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE1_PCS_COMMA_REG1                                       =>     PCS_COMMA_REG1                             ,   
        CP_LANE1_PCS_RAPID_IMAX                                       =>     PCS_RAPID_IMAX                             ,   
        CP_LANE1_PCS_RAPID_VMIN_1                                     =>     PCS_RAPID_VMIN_1                           ,   
        CP_LANE1_PCS_RAPID_VMIN_2                                     =>     PCS_RAPID_VMIN_2                           ,   
        CP_LANE1_PCS_RX_PRBS_MODE                                     =>     PCS_RX_PRBS_MODE                           ,   
        CP_LANE1_PCS_RX_ERRCNT_CLR                                    =>     PCS_RX_ERRCNT_CLR                          ,   
        CP_LANE1_PCS_PRBS_ERR_LPBK                                    =>     PCS_PRBS_ERR_LPBK                          ,   
        CP_LANE1_PCS_TX_PRBS_MODE                                     =>     PCS_TX_PRBS_MODE                           ,   
        CP_LANE1_PCS_TX_INSERT_ER                                     =>     PCS_TX_INSERT_ER                           ,   
        CP_LANE1_PCS_ENABLE_PRBS_GEN                                  =>     PCS_ENABLE_PRBS_GEN                        ,   
        CP_LANE1_PCS_DEFAULT_RADDR                                    =>     PCS_DEFAULT_RADDR                          ,   
        CP_LANE1_PCS_MASTER_CHECK_OFFSET                              =>     PCS_MASTER_CHECK_OFFSET                    ,   
        CP_LANE1_PCS_DELAY_SET                                        =>     PCS_DELAY_SET                              ,   
        CP_LANE1_PCS_SEACH_OFFSET                                     =>     PCS_SEACH_OFFSET                           ,   
        CP_LANE1_PCS_CEB_RAPIDLS_MMAX                                 =>     PCS_CEB_RAPIDLS_MMAX                       ,   
        CP_LANE1_PCS_CTC_AFULL                                        =>     PCS_CTC_AFULL                              ,   
        CP_LANE1_PCS_CTC_AEMPTY                                       =>     PCS_CTC_AEMPTY                             ,   
        CP_LANE1_PCS_CTC_CONTI_SKP_SET                                =>     PCS_CTC_CONTI_SKP_SET                      ,   
        CP_LANE1_PCS_FAR_LOOP                                         =>     PCS_FAR_LOOP                               ,   
        CP_LANE1_PCS_NEAR_LOOP                                        =>     PCS_NEAR_LOOP                              ,   
        CP_LANE1_PCS_PMA_TX2RX_PLOOP_EN                               =>     PCS_PMA_TX2RX_PLOOP_EN                     ,   
        CP_LANE1_PCS_PMA_TX2RX_SLOOP_EN                               =>     PCS_PMA_TX2RX_SLOOP_EN                     ,   
        CP_LANE1_PCS_PMA_RX2TX_PLOOP_EN                               =>     PCS_PMA_RX2TX_PLOOP_EN                     ,   
        CP_LANE1_PCS_INT_RX_MASK_0                                    =>     PCS_INT_RX_MASK_0                          ,   
        CP_LANE1_PCS_INT_RX_MASK_1                                    =>     PCS_INT_RX_MASK_1                          ,   
        CP_LANE1_PCS_INT_RX_MASK_2                                    =>     PCS_INT_RX_MASK_2                          ,   
        CP_LANE1_PCS_INT_RX_MASK_3                                    =>     PCS_INT_RX_MASK_3                          ,   
        CP_LANE1_PCS_INT_RX_MASK_4                                    =>     PCS_INT_RX_MASK_4                          ,   
        CP_LANE1_PCS_INT_RX_MASK_5                                    =>     PCS_INT_RX_MASK_5                          ,   
        CP_LANE1_PCS_INT_RX_MASK_6                                    =>     PCS_INT_RX_MASK_6                          ,   
        CP_LANE1_PCS_INT_RX_MASK_7                                    =>     PCS_INT_RX_MASK_7                          ,   
        CP_LANE1_PCS_INT_RX_CLR_0                                     =>     PCS_INT_RX_CLR_0                           ,   
        CP_LANE1_PCS_INT_RX_CLR_1                                     =>     PCS_INT_RX_CLR_1                           ,   
        CP_LANE1_PCS_INT_RX_CLR_2                                     =>     PCS_INT_RX_CLR_2                           ,   
        CP_LANE1_PCS_INT_RX_CLR_3                                     =>     PCS_INT_RX_CLR_3                           ,   
        CP_LANE1_PCS_INT_RX_CLR_4                                     =>     PCS_INT_RX_CLR_4                           ,   
        CP_LANE1_PCS_INT_RX_CLR_5                                     =>     PCS_INT_RX_CLR_5                           ,   
        CP_LANE1_PCS_INT_RX_CLR_6                                     =>     PCS_INT_RX_CLR_6                           ,   
        CP_LANE1_PCS_INT_RX_CLR_7                                     =>     PCS_INT_RX_CLR_7                           ,   
        CP_LANE1_PCS_CA_RSTN_RX                                       =>     PCS_CA_RSTN_RX                             ,   
        CP_LANE1_PCS_CA_DYN_DLY_EN_RX                                 =>     PCS_CA_DYN_DLY_EN_RX                       ,   
        CP_LANE1_PCS_CA_DYN_DLY_SEL_RX                                =>     PCS_CA_DYN_DLY_SEL_RX                      ,   
        CP_LANE1_PCS_CA_RX                                            =>     PCS_CA_RX                                  ,   
        CP_LANE1_PCS_CA_RSTN_TX                                       =>     PCS_CA_RSTN_TX                             ,   
        CP_LANE1_PCS_CA_DYN_DLY_EN_TX                                 =>     PCS_CA_DYN_DLY_EN_TX                       ,   
        CP_LANE1_PCS_CA_DYN_DLY_SEL_TX                                =>     PCS_CA_DYN_DLY_SEL_TX                      ,   
        CP_LANE1_PCS_CA_TX                                            =>     PCS_CA_TX                                  ,   
        CP_LANE1_PCS_RXPRBS_PWR_REDUCTION                             =>     PCS_RXPRBS_PWR_REDUCTION                   ,   
        CP_LANE1_PCS_WDALIGN_PWR_REDUCTION                            =>     PCS_WDALIGN_PWR_REDUCTION                  ,   
        CP_LANE1_PCS_RXDEC_PWR_REDUCTION                              =>     PCS_RXDEC_PWR_REDUCTION                    ,   
        CP_LANE1_PCS_RXCB_PWR_REDUCTION                               =>     PCS_RXCB_PWR_REDUCTION                     ,   
        CP_LANE1_PCS_RXCTC_PWR_REDUCTION                              =>     PCS_RXCTC_PWR_REDUCTION                    ,   
        CP_LANE1_PCS_RXGEAR_PWR_REDUCTION                             =>     PCS_RXGEAR_PWR_REDUCTION                   ,   
        CP_LANE1_PCS_RXBRG_PWR_REDUCTION                              =>     PCS_RXBRG_PWR_REDUCTION                    ,   
        CP_LANE1_PCS_RXTEST_PWR_REDUCTION                             =>     PCS_RXTEST_PWR_REDUCTION                   ,   
        CP_LANE1_PCS_TXBRG_PWR_REDUCTION                             =>     PCS_TXBRG_PWR_REDUCTION                   ,   
        CP_LANE1_PCS_TXGEAR_PWR_REDUCTION                            =>     PCS_TXGEAR_PWR_REDUCTION                  ,   
        CP_LANE1_PCS_TXENC_PWR_REDUCTION                             =>     PCS_TXENC_PWR_REDUCTION                   ,   
        CP_LANE1_PCS_TXBSLP_PWR_REDUCTION                            =>     PCS_TXBSLP_PWR_REDUCTION                  ,   
        CP_LANE1_PCS_TXPRBS_PWR_REDUCTION                            =>     PCS_TXPRBS_PWR_REDUCTION                  ,   
        CP_LANE1_PMA_REG_RX_PD                                        =>     PMA_REG_RX_PD                              ,   
        CP_LANE1_PMA_REG_RX_PD_EN                                     =>     PMA_REG_RX_PD_EN                           ,   
        CP_LANE1_PMA_REG_RX_RESERVED_2                                =>     PMA_REG_RX_RESERVED_2                      ,   
        CP_LANE1_PMA_REG_RX_RESERVED_3                                =>     PMA_REG_RX_RESERVED_3                      ,   
        CP_LANE1_PMA_REG_RX_DATAPATH_PD                               =>     PMA_REG_RX_DATAPATH_PD                     ,   
        CP_LANE1_PMA_REG_RX_DATAPATH_PD_EN                            =>     PMA_REG_RX_DATAPATH_PD_EN                  ,   
        CP_LANE1_PMA_REG_RX_SIGDET_PD                                 =>     PMA_REG_RX_SIGDET_PD                       ,   
        CP_LANE1_PMA_REG_RX_SIGDET_PD_EN                              =>     PMA_REG_RX_SIGDET_PD_EN                    ,   
        CP_LANE1_PMA_REG_RX_DCC_RST_N                                 =>     PMA_REG_RX_DCC_RST_N                       ,   
        CP_LANE1_PMA_REG_RX_DCC_RST_N_EN                              =>     PMA_REG_RX_DCC_RST_N_EN                    ,   
        CP_LANE1_PMA_REG_RX_CDR_RST_N                                 =>     PMA_REG_RX_CDR_RST_N                       ,   
        CP_LANE1_PMA_REG_RX_CDR_RST_N_EN                              =>     PMA_REG_RX_CDR_RST_N_EN                    ,   
        CP_LANE1_PMA_REG_RX_SIGDET_RST_N                              =>     PMA_REG_RX_SIGDET_RST_N                    ,   
        CP_LANE1_PMA_REG_RX_SIGDET_RST_N_EN                           =>     PMA_REG_RX_SIGDET_RST_N_EN                 ,   
        CP_LANE1_PMA_REG_RXPCLK_SLIP                                  =>     PMA_REG_RXPCLK_SLIP                        ,   
        CP_LANE1_PMA_REG_RXPCLK_SLIP_OW                               =>     PMA_REG_RXPCLK_SLIP_OW                     ,   
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N                          =>     PMA_REG_RX_PCLKSWITCH_RST_N                ,   
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_RST_N_EN                       =>     PMA_REG_RX_PCLKSWITCH_RST_N_EN             ,   
        CP_LANE1_PMA_REG_RX_PCLKSWITCH                                =>     PMA_REG_RX_PCLKSWITCH                      ,   
        CP_LANE1_PMA_REG_RX_PCLKSWITCH_EN                             =>     PMA_REG_RX_PCLKSWITCH_EN                   ,   
        CP_LANE1_PMA_REG_RX_HIGHZ                                     =>     PMA_REG_RX_HIGHZ                           ,   
        CP_LANE1_PMA_REG_RX_HIGHZ_EN                                  =>     PMA_REG_RX_HIGHZ_EN                        ,   
        CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW                         =>     PMA_REG_RX_SIGDET_CLK_WINDOW               ,   
        CP_LANE1_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                      =>     PMA_REG_RX_SIGDET_CLK_WINDOW_OW            ,   
        CP_LANE1_PMA_REG_RX_PD_BIAS_RX                                =>     PMA_REG_RX_PD_BIAS_RX                      ,   
        CP_LANE1_PMA_REG_RX_PD_BIAS_RX_OW                             =>     PMA_REG_RX_PD_BIAS_RX_OW                   ,   
        CP_LANE1_PMA_REG_RX_RESET_N                                   =>     PMA_REG_RX_RESET_N                         ,   
        CP_LANE1_PMA_REG_RX_RESET_N_OW                                =>     PMA_REG_RX_RESET_N_OW                      ,   
        CP_LANE1_PMA_REG_RX_RESERVED_29_28                            =>     PMA_REG_RX_RESERVED_29_28                  ,   
        CP_LANE1_PMA_REG_RX_BUSWIDTH                                  =>     PMA_REG_RX_BUSWIDTH                        ,   
        CP_LANE1_PMA_REG_RX_BUSWIDTH_EN                               =>     PMA_REG_RX_BUSWIDTH_EN                     ,   
        CP_LANE1_PMA_REG_RX_RATE                                      =>     PMA_REG_RX_RATE                            ,   
        CP_LANE1_PMA_REG_RX_RESERVED_36                               =>     PMA_REG_RX_RESERVED_36                     ,   
        CP_LANE1_PMA_REG_RX_RATE_EN                                   =>     PMA_REG_RX_RATE_EN                         ,   
        CP_LANE1_PMA_REG_RX_RES_TRIM                                  =>     PMA_REG_RX_RES_TRIM                        ,   
        CP_LANE1_PMA_REG_RX_RESERVED_44                               =>     PMA_REG_RX_RESERVED_44                     ,   
        CP_LANE1_PMA_REG_RX_RESERVED_45                               =>     PMA_REG_RX_RESERVED_45                     ,   
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS_EN                          =>     PMA_REG_RX_SIGDET_STATUS_EN                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_48_47                            =>     PMA_REG_RX_RESERVED_48_47                  ,   
        CP_LANE1_PMA_REG_RX_ICTRL_SIGDET                              =>     PMA_REG_RX_ICTRL_SIGDET                    ,   
        CP_LANE1_PMA_REG_CDR_READY_THD                                =>     PMA_REG_CDR_READY_THD                      ,   
        CP_LANE1_PMA_REG_RX_RESERVED_65                               =>     PMA_REG_RX_RESERVED_65                     ,   
        CP_LANE1_PMA_REG_RX_PCLK_EDGE_SEL                             =>     PMA_REG_RX_PCLK_EDGE_SEL                   ,   
        CP_LANE1_PMA_REG_RX_PIBUF_IC                                  =>     PMA_REG_RX_PIBUF_IC                        ,   
        CP_LANE1_PMA_REG_RX_RESERVED_69                               =>     PMA_REG_RX_RESERVED_69                     ,   
        CP_LANE1_PMA_REG_RX_DCC_IC_RX                                 =>     PMA_REG_RX_DCC_IC_RX                       ,   
        CP_LANE1_PMA_REG_CDR_READY_CHECK_CTRL                         =>     PMA_REG_CDR_READY_CHECK_CTRL               ,   
        CP_LANE1_PMA_REG_RX_ICTRL_TRX                                 =>     PMA_REG_RX_ICTRL_TRX                       ,   
        CP_LANE1_PMA_REG_RX_RESERVED_77_76                            =>     PMA_REG_RX_RESERVED_77_76                  ,   
        CP_LANE1_PMA_REG_RX_RESERVED_79_78                            =>     PMA_REG_RX_RESERVED_79_78                  ,   
        CP_LANE1_PMA_REG_RX_RESERVED_81_80                            =>     PMA_REG_RX_RESERVED_81_80                  ,   
        CP_LANE1_PMA_REG_RX_ICTRL_PIBUF                               =>     PMA_REG_RX_ICTRL_PIBUF                     ,   
        CP_LANE1_PMA_REG_RX_ICTRL_PI                                  =>     PMA_REG_RX_ICTRL_PI                        ,   
        CP_LANE1_PMA_REG_RX_ICTRL_DCC                                 =>     PMA_REG_RX_ICTRL_DCC                       ,   
        CP_LANE1_PMA_REG_RX_RESERVED_89_88                            =>     PMA_REG_RX_RESERVED_89_88                  ,   
        CP_LANE1_PMA_REG_TX_RATE                                      =>     PMA_REG_TX_RATE                            ,   
        CP_LANE1_PMA_REG_RX_RESERVED_92                               =>     PMA_REG_RX_RESERVED_92                     ,   
        CP_LANE1_PMA_REG_TX_RATE_EN                                   =>     PMA_REG_TX_RATE_EN                         ,   
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N                         =>     PMA_REG_RX_TX2RX_PLPBK_RST_N               ,   
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                      =>     PMA_REG_RX_TX2RX_PLPBK_RST_N_EN            ,   
        CP_LANE1_PMA_REG_RX_TX2RX_PLPBK_EN                            =>     PMA_REG_RX_TX2RX_PLPBK_EN                  ,   
        CP_LANE1_PMA_REG_TXCLK_SEL                                    =>     PMA_REG_TXCLK_SEL                          ,   
        CP_LANE1_PMA_REG_RX_DATA_POLARITY                             =>     PMA_REG_RX_DATA_POLARITY                   ,   
        CP_LANE1_PMA_REG_RX_ERR_INSERT                                =>     PMA_REG_RX_ERR_INSERT                      ,   
        CP_LANE1_PMA_REG_UDP_CHK_EN                                   =>     PMA_REG_UDP_CHK_EN                         ,   
        CP_LANE1_PMA_REG_PRBS_SEL                                     =>     PMA_REG_PRBS_SEL                           ,   
        CP_LANE1_PMA_REG_PRBS_CHK_EN                                  =>     PMA_REG_PRBS_CHK_EN                        ,   
        CP_LANE1_PMA_REG_PRBS_CHK_WIDTH_SEL                           =>     PMA_REG_PRBS_CHK_WIDTH_SEL                 ,   
        CP_LANE1_PMA_REG_BIST_CHK_PAT_SEL                             =>     PMA_REG_BIST_CHK_PAT_SEL                   ,   
        CP_LANE1_PMA_REG_LOAD_ERR_CNT                                 =>     PMA_REG_LOAD_ERR_CNT                       ,   
        CP_LANE1_PMA_REG_CHK_COUNTER_EN                               =>     PMA_REG_CHK_COUNTER_EN                     ,   
        CP_LANE1_PMA_REG_CDR_PROP_GAIN                                =>     PMA_REG_CDR_PROP_GAIN                      ,   
        CP_LANE1_PMA_REG_CDR_PROP_TURBO_GAIN                          =>     PMA_REG_CDR_PROP_TURBO_GAIN                ,   
        CP_LANE1_PMA_REG_CDR_INT_GAIN                                 =>     PMA_REG_CDR_INT_GAIN                       ,   
        CP_LANE1_PMA_REG_CDR_INT_TURBO_GAIN                           =>     PMA_REG_CDR_INT_TURBO_GAIN                 ,   
        CP_LANE1_PMA_REG_CDR_INT_SAT_MAX                              =>     PMA_REG_CDR_INT_SAT_MAX                    ,   
        CP_LANE1_PMA_REG_CDR_INT_SAT_MIN                              =>     PMA_REG_CDR_INT_SAT_MIN                    ,   
        CP_LANE1_PMA_REG_CDR_INT_RST                                  =>     PMA_REG_CDR_INT_RST                        ,   
        CP_LANE1_PMA_REG_CDR_INT_RST_OW                               =>     PMA_REG_CDR_INT_RST_OW                     ,   
        CP_LANE1_PMA_REG_CDR_PROP_RST                                 =>     PMA_REG_CDR_PROP_RST                       ,   
        CP_LANE1_PMA_REG_CDR_PROP_RST_OW                              =>     PMA_REG_CDR_PROP_RST_OW                    ,   
        CP_LANE1_PMA_REG_CDR_LOCK_RST                                 =>     PMA_REG_CDR_LOCK_RST                       ,   
        CP_LANE1_PMA_REG_CDR_LOCK_RST_OW                              =>     PMA_REG_CDR_LOCK_RST_OW                    ,   
        CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_SEL                          =>     PMA_REG_CDR_RX_PI_FORCE_SEL                ,   
        CP_LANE1_PMA_REG_CDR_RX_PI_FORCE_D                            =>     PMA_REG_CDR_RX_PI_FORCE_D                  ,   
        CP_LANE1_PMA_REG_CDR_LOCK_TIMER                               =>     PMA_REG_CDR_LOCK_TIMER                     ,   
        CP_LANE1_PMA_REG_CDR_TURBO_MODE_TIMER                         =>     PMA_REG_CDR_TURBO_MODE_TIMER               ,   
        CP_LANE1_PMA_REG_CDR_LOCK_VAL                                 =>     PMA_REG_CDR_LOCK_VAL                       ,   
        CP_LANE1_PMA_REG_CDR_LOCK_OW                                  =>     PMA_REG_CDR_LOCK_OW                        ,   
        CP_LANE1_PMA_REG_CDR_INT_SAT_DET_EN                           =>     PMA_REG_CDR_INT_SAT_DET_EN                 ,   
        CP_LANE1_PMA_REG_CDR_SAT_AUTO_DIS                             =>     PMA_REG_CDR_SAT_AUTO_DIS                   ,   
        CP_LANE1_PMA_REG_CDR_GAIN_AUTO                                =>     PMA_REG_CDR_GAIN_AUTO                      ,   
        CP_LANE1_PMA_REG_CDR_TURBO_GAIN_AUTO                          =>     PMA_REG_CDR_TURBO_GAIN_AUTO                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_171_167                          =>     PMA_REG_RX_RESERVED_171_167                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_175_172                          =>     PMA_REG_RX_RESERVED_175_172                ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_EN                        =>     PMA_REG_CDR_SAT_DET_STATUS_EN              ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                  =>     PMA_REG_CDR_SAT_DET_STATUS_RESET_EN        ,   
        CP_LANE1_PMA_REG_CDR_PI_CTRL_RST                              =>     PMA_REG_CDR_PI_CTRL_RST                    ,   
        CP_LANE1_PMA_REG_CDR_PI_CTRL_RST_OW                           =>     PMA_REG_CDR_PI_CTRL_RST_OW                 ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_RST                              =>     PMA_REG_CDR_SAT_DET_RST                    ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_RST_OW                           =>     PMA_REG_CDR_SAT_DET_RST_OW                 ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST                       =>     PMA_REG_CDR_SAT_DET_STICKY_RST             ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                    =>     PMA_REG_CDR_SAT_DET_STICKY_RST_OW          ,   
        CP_LANE1_PMA_REG_CDR_SIGDET_STATUS_DIS                        =>     PMA_REG_CDR_SIGDET_STATUS_DIS              ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_TIMER                            =>     PMA_REG_CDR_SAT_DET_TIMER                  ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_VAL                       =>     PMA_REG_CDR_SAT_DET_STATUS_VAL             ,   
        CP_LANE1_PMA_REG_CDR_SAT_DET_STATUS_OW                        =>     PMA_REG_CDR_SAT_DET_STATUS_OW              ,   
        CP_LANE1_PMA_REG_CDR_TURBO_MODE_EN                            =>     PMA_REG_CDR_TURBO_MODE_EN                  ,   
        CP_LANE1_PMA_REG_RX_RESERVED_190                              =>     PMA_REG_RX_RESERVED_190                    ,   
        CP_LANE1_PMA_REG_RX_RESERVED_193_191                          =>     PMA_REG_RX_RESERVED_193_191                ,   
        CP_LANE1_PMA_REG_CDR_STATUS_FIFO_EN                           =>     PMA_REG_CDR_STATUS_FIFO_EN                 ,   
        CP_LANE1_PMA_REG_PMA_TEST_SEL                                 =>     PMA_REG_PMA_TEST_SEL                       ,   
        CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MIN                          =>     PMA_REG_OOB_COMWAKE_GAP_MIN                ,   
        CP_LANE1_PMA_REG_OOB_COMWAKE_GAP_MAX                          =>     PMA_REG_OOB_COMWAKE_GAP_MAX                ,   
        CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MIN                          =>     PMA_REG_OOB_COMINIT_GAP_MIN                ,   
        CP_LANE1_PMA_REG_OOB_COMINIT_GAP_MAX                          =>     PMA_REG_OOB_COMINIT_GAP_MAX                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_227_226                          =>     PMA_REG_RX_RESERVED_227_226                ,   
        CP_LANE1_PMA_REG_COMWAKE_STATUS_CLEAR                         =>     PMA_REG_COMWAKE_STATUS_CLEAR               ,   
        CP_LANE1_PMA_REG_COMINIT_STATUS_CLEAR                         =>     PMA_REG_COMINIT_STATUS_CLEAR               ,   
        CP_LANE1_PMA_REG_RX_SYNC_RST_N_EN                             =>     PMA_REG_RX_SYNC_RST_N_EN                   ,   
        CP_LANE1_PMA_REG_RX_SYNC_RST_N                                =>     PMA_REG_RX_SYNC_RST_N                      ,   
        CP_LANE1_PMA_REG_RX_RESERVED_233_232                          =>     PMA_REG_RX_RESERVED_233_232                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_235_234                          =>     PMA_REG_RX_RESERVED_235_234                ,   
        CP_LANE1_PMA_REG_RX_SATA_COMINIT_OW                           =>     PMA_REG_RX_SATA_COMINIT_OW                 ,   
        CP_LANE1_PMA_REG_RX_SATA_COMINIT                              =>     PMA_REG_RX_SATA_COMINIT                    ,   
        CP_LANE1_PMA_REG_RX_SATA_COMWAKE_OW                           =>     PMA_REG_RX_SATA_COMWAKE_OW                 ,   
        CP_LANE1_PMA_REG_RX_SATA_COMWAKE                              =>     PMA_REG_RX_SATA_COMWAKE                    ,   
        CP_LANE1_PMA_REG_RX_RESERVED_241_240                          =>     PMA_REG_RX_RESERVED_241_240                ,   
        CP_LANE1_PMA_REG_RX_DCC_DISABLE                               =>     PMA_REG_RX_DCC_DISABLE                     ,   
        CP_LANE1_PMA_REG_RX_RESERVED_243                              =>     PMA_REG_RX_RESERVED_243                    ,   
        CP_LANE1_PMA_REG_RX_SLIP_SEL_EN                               =>     PMA_REG_RX_SLIP_SEL_EN                     ,   
        CP_LANE1_PMA_REG_RX_SLIP_SEL                                  =>     PMA_REG_RX_SLIP_SEL                        ,   
        CP_LANE1_PMA_REG_RX_SLIP_EN                                   =>     PMA_REG_RX_SLIP_EN                         ,   
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS_SEL                         =>     PMA_REG_RX_SIGDET_STATUS_SEL               ,   
        CP_LANE1_PMA_REG_RX_SIGDET_FSM_RST_N                          =>     PMA_REG_RX_SIGDET_FSM_RST_N                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_254                              =>     PMA_REG_RX_RESERVED_254                    ,   
        CP_LANE1_PMA_REG_RX_SIGDET_STATUS                             =>     PMA_REG_RX_SIGDET_STATUS                   ,   
        CP_LANE1_PMA_REG_RX_SIGDET_VTH                                =>     PMA_REG_RX_SIGDET_VTH                      ,   
        CP_LANE1_PMA_REG_RX_SIGDET_GRM                                =>     PMA_REG_RX_SIGDET_GRM                      ,   
        CP_LANE1_PMA_REG_RX_SIGDET_PULSE_EXT                          =>     PMA_REG_RX_SIGDET_PULSE_EXT                ,   
        CP_LANE1_PMA_REG_RX_SIGDET_CH2_SEL                            =>     PMA_REG_RX_SIGDET_CH2_SEL                  ,   
        CP_LANE1_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                     =>     PMA_REG_RX_SIGDET_CH2_CHK_WINDOW           ,   
        CP_LANE1_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                      =>     PMA_REG_RX_SIGDET_CHK_WINDOW_EN            ,   
        CP_LANE1_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                =>     PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING      ,   
        CP_LANE1_PMA_REG_SLIP_FIFO_INV_EN                             =>     PMA_REG_SLIP_FIFO_INV_EN                   ,   
        CP_LANE1_PMA_REG_SLIP_FIFO_INV                                =>     PMA_REG_SLIP_FIFO_INV                      ,   
        CP_LANE1_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                  =>     PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL        ,   
        CP_LANE1_PMA_REG_RX_SIGDET_4OOB_DET_SEL                       =>     PMA_REG_RX_SIGDET_4OOB_DET_SEL             ,   
        CP_LANE1_PMA_REG_RX_RESERVED_285_283                          =>     PMA_REG_RX_RESERVED_285_283                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_286                              =>     PMA_REG_RX_RESERVED_286                    ,   
        CP_LANE1_PMA_REG_RX_SIGDET_IC_I                               =>     PMA_REG_RX_SIGDET_IC_I                     ,   
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                   =>     PMA_REG_RX_OOB_DETECTOR_RESET_N_OW         ,   
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_RESET_N                      =>     PMA_REG_RX_OOB_DETECTOR_RESET_N            ,   
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD_OW                        =>     PMA_REG_RX_OOB_DETECTOR_PD_OW              ,   
        CP_LANE1_PMA_REG_RX_OOB_DETECTOR_PD                           =>     PMA_REG_RX_OOB_DETECTOR_PD                 ,   
        CP_LANE1_PMA_REG_RX_LS_MODE_EN                                =>     PMA_REG_RX_LS_MODE_EN                      ,   
        CP_LANE1_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL          ,   
        CP_LANE1_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL          ,   
        CP_LANE1_PMA_REG_RX_EQ1_R_SET_TOP                             =>     PMA_REG_RX_EQ1_R_SET_TOP                   ,   
        CP_LANE1_PMA_REG_RX_EQ1_R_SET_FB                              =>     PMA_REG_RX_EQ1_R_SET_FB                    ,   
        CP_LANE1_PMA_REG_RX_EQ1_C_SET_FB                              =>     PMA_REG_RX_EQ1_C_SET_FB                    ,   
        CP_LANE1_PMA_REG_RX_EQ1_OFF                                   =>     PMA_REG_RX_EQ1_OFF                         ,   
        CP_LANE1_PMA_REG_RX_EQ2_R_SET_TOP                             =>     PMA_REG_RX_EQ2_R_SET_TOP                   ,   
        CP_LANE1_PMA_REG_RX_EQ2_R_SET_FB                              =>     PMA_REG_RX_EQ2_R_SET_FB                    ,   
        CP_LANE1_PMA_REG_RX_EQ2_C_SET_FB                              =>     PMA_REG_RX_EQ2_C_SET_FB                    ,   
        CP_LANE1_PMA_REG_RX_EQ2_OFF                                   =>     PMA_REG_RX_EQ2_OFF                         ,   
        CP_LANE1_PMA_REG_EQ_DAC                                       =>     PMA_REG_EQ_DAC                             ,   
        CP_LANE1_PMA_REG_RX_ICTRL_EQ                                  =>     PMA_REG_RX_ICTRL_EQ                        ,   
        CP_LANE1_PMA_REG_EQ_DC_CALIB_EN                               =>     PMA_REG_EQ_DC_CALIB_EN                     ,   
        CP_LANE1_PMA_REG_EQ_DC_CALIB_SEL                              =>     PMA_REG_EQ_DC_CALIB_SEL                    ,   
        CP_LANE1_PMA_REG_RX_RESERVED_337_330                          =>     PMA_REG_RX_RESERVED_337_330                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_345_338                          =>     PMA_REG_RX_RESERVED_345_338                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_353_346                          =>     PMA_REG_RX_RESERVED_353_346                ,   
        CP_LANE1_PMA_REG_RX_RESERVED_361_354                          =>     PMA_REG_RX_RESERVED_361_354                ,   
        CP_LANE1_PMA_CTLE_CTRL_REG_I                                  =>     PMA_CTLE_CTRL_REG_I                        ,   
        CP_LANE1_PMA_CTLE_REG_FORCE_SEL_I                             =>     PMA_CTLE_REG_FORCE_SEL_I                   ,   
        CP_LANE1_PMA_CTLE_REG_HOLD_I                                  =>     PMA_CTLE_REG_HOLD_I                        ,   
        CP_LANE1_PMA_CTLE_REG_INIT_DAC_I                              =>     PMA_CTLE_REG_INIT_DAC_I                    ,   
        CP_LANE1_PMA_CTLE_REG_POLARITY_I                              =>     PMA_CTLE_REG_POLARITY_I                    ,   
        CP_LANE1_PMA_CTLE_REG_SHIFTER_GAIN_I                          =>     PMA_CTLE_REG_SHIFTER_GAIN_I                ,   
        CP_LANE1_PMA_CTLE_REG_THRESHOLD_I                             =>     PMA_CTLE_REG_THRESHOLD_I                   ,   
        CP_LANE1_PMA_REG_RX_RES_TRIM_EN                               =>     PMA_REG_RX_RES_TRIM_EN                     ,   
        CP_LANE1_PMA_REG_RX_RESERVED_393_389                          =>     PMA_REG_RX_RESERVED_393_389                ,   
        CP_LANE1_PMA_CFG_RX_LANE_POWERUP                              =>     PMA_CFG_RX_LANE_POWERUP                    ,   
        CP_LANE1_PMA_CFG_RX_PMA_RSTN                                  =>     PMA_CFG_RX_PMA_RSTN                        ,   
        CP_LANE1_PMA_INT_PMA_RX_MASK_0                                =>     PMA_INT_PMA_RX_MASK_0                      ,   
        CP_LANE1_PMA_INT_PMA_RX_CLR_0                                 =>     PMA_INT_PMA_RX_CLR_0                       ,   
        CP_LANE1_PMA_CFG_CTLE_ADP_RSTN                                =>     PMA_CFG_CTLE_ADP_RSTN                      ,   
        CP_LANE1_PMA_REG_TX_PD                                        =>     PMA_REG_TX_PD                              ,   
        CP_LANE1_PMA_REG_TX_PD_OW                                     =>     PMA_REG_TX_PD_OW                           ,   
        CP_LANE1_PMA_REG_TX_MAIN_PRE_Z                                =>     PMA_REG_TX_MAIN_PRE_Z                      ,   
        CP_LANE1_PMA_REG_TX_MAIN_PRE_Z_OW                             =>     PMA_REG_TX_MAIN_PRE_Z_OW                   ,   
        CP_LANE1_PMA_REG_TX_BEACON_TIMER_SEL                          =>     PMA_REG_TX_BEACON_TIMER_SEL                ,   
        CP_LANE1_PMA_REG_TX_RXDET_REQ_OW                              =>     PMA_REG_TX_RXDET_REQ_OW                    ,   
        CP_LANE1_PMA_REG_TX_RXDET_REQ                                 =>     PMA_REG_TX_RXDET_REQ                       ,   
        CP_LANE1_PMA_REG_TX_BEACON_EN_OW                              =>     PMA_REG_TX_BEACON_EN_OW                    ,   
        CP_LANE1_PMA_REG_TX_BEACON_EN                                 =>     PMA_REG_TX_BEACON_EN                       ,   
        CP_LANE1_PMA_REG_TX_EI_EN_OW                                  =>     PMA_REG_TX_EI_EN_OW                        ,   
        CP_LANE1_PMA_REG_TX_EI_EN                                     =>     PMA_REG_TX_EI_EN                           ,   
        CP_LANE1_PMA_REG_TX_BIT_CONV                                  =>     PMA_REG_TX_BIT_CONV                        ,   
        CP_LANE1_PMA_REG_TX_RES_CAL                                   =>     PMA_REG_TX_RES_CAL                         ,   
        CP_LANE1_PMA_REG_TX_RESERVED_19                               =>     PMA_REG_TX_RESERVED_19                     ,   
        CP_LANE1_PMA_REG_TX_RESERVED_25_20                            =>     PMA_REG_TX_RESERVED_25_20                 ,   
        CP_LANE1_PMA_REG_TX_RESERVED_33_26                            =>     PMA_REG_TX_RESERVED_33_26                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_41_34                            =>     PMA_REG_TX_RESERVED_41_34                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_49_42                            =>     PMA_REG_TX_RESERVED_49_42                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_57_50                            =>     PMA_REG_TX_RESERVED_57_50                  ,   
        CP_LANE1_PMA_REG_TX_SYNC_OW                                   =>     PMA_REG_TX_SYNC_OW                         ,   
        CP_LANE1_PMA_REG_TX_SYNC                                      =>     PMA_REG_TX_SYNC                            ,   
        CP_LANE1_PMA_REG_TX_PD_POST                                   =>     PMA_REG_TX_PD_POST                         ,   
        CP_LANE1_PMA_REG_TX_PD_POST_OW                                =>     PMA_REG_TX_PD_POST_OW                      ,   
        CP_LANE1_PMA_REG_TX_RESET_N_OW                                =>     PMA_REG_TX_RESET_N_OW                      ,   
        CP_LANE1_PMA_REG_TX_RESET_N                                   =>     PMA_REG_TX_RESET_N                         ,   
        CP_LANE1_PMA_REG_TX_RESERVED_64                               =>     PMA_REG_TX_RESERVED_64                     ,   
        CP_LANE1_PMA_REG_TX_RESERVED_65                               =>     PMA_REG_TX_RESERVED_65                     ,   
        CP_LANE1_PMA_REG_TX_BUSWIDTH_OW                               =>     PMA_REG_TX_BUSWIDTH_OW                     ,   
        CP_LANE1_PMA_REG_TX_BUSWIDTH                                  =>     PMA_REG_TX_BUSWIDTH                        ,   
        CP_LANE1_PMA_REG_PLL_READY_OW                                 =>     PMA_REG_PLL_READY_OW                       ,   
        CP_LANE1_PMA_REG_PLL_READY                                    =>     PMA_REG_PLL_READY                          ,   
        CP_LANE1_PMA_REG_TX_RESERVED_72                               =>     PMA_REG_TX_RESERVED_72                     ,   
        CP_LANE1_PMA_REG_TX_RESERVED_73                               =>     PMA_REG_TX_RESERVED_73                     ,   
        CP_LANE1_PMA_REG_TX_RESERVED_74                               =>     PMA_REG_TX_RESERVED_74                     ,   
        CP_LANE1_PMA_REG_EI_PCLK_DELAY_SEL                            =>     PMA_REG_EI_PCLK_DELAY_SEL                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_77                               =>     PMA_REG_TX_RESERVED_77                     ,   
        CP_LANE1_PMA_REG_TX_RESERVED_83_78                            =>     PMA_REG_TX_RESERVED_83_78                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_89_84                            =>     PMA_REG_TX_RESERVED_89_84                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_95_90                            =>     PMA_REG_TX_RESERVED_95_90                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_101_96                           =>     PMA_REG_TX_RESERVED_101_96                 ,   
        CP_LANE1_PMA_REG_TX_RESERVED_107_102                          =>     PMA_REG_TX_RESERVED_107_102                ,   
        CP_LANE1_PMA_REG_TX_RESERVED_113_108                          =>     PMA_REG_TX_RESERVED_113_108                ,   
        CP_LANE1_PMA_REG_TX_AMP_DAC0                                  =>     PMA_REG_TX_AMP_DAC0                        ,   
        CP_LANE1_PMA_REG_TX_AMP_DAC1                                  =>     PMA_REG_TX_AMP_DAC1                        ,   
        CP_LANE1_PMA_REG_TX_AMP_DAC2                                  =>     PMA_REG_TX_AMP_DAC2                        ,   
        CP_LANE1_PMA_REG_TX_AMP_DAC3                                  =>     PMA_REG_TX_AMP_DAC3                        ,   
        CP_LANE1_PMA_REG_TX_RESERVED_143_138                          =>     PMA_REG_TX_RESERVED_143_138                ,   
        CP_LANE1_PMA_REG_TX_MARGIN                                    =>     PMA_REG_TX_MARGIN                          ,   
        CP_LANE1_PMA_REG_TX_MARGIN_OW                                 =>     PMA_REG_TX_MARGIN_OW                       ,   
        CP_LANE1_PMA_REG_TX_RESERVED_149_148                          =>     PMA_REG_TX_RESERVED_149_148                ,   
        CP_LANE1_PMA_REG_TX_RESERVED_150                              =>     PMA_REG_TX_RESERVED_150                    ,   
        CP_LANE1_PMA_REG_TX_SWING                                     =>     PMA_REG_TX_SWING                           ,   
        CP_LANE1_PMA_REG_TX_SWING_OW                                  =>     PMA_REG_TX_SWING_OW                        ,   
        CP_LANE1_PMA_REG_TX_RESERVED_153                              =>     PMA_REG_TX_RESERVED_153                    ,   
        CP_LANE1_PMA_REG_TX_RXDET_THRESHOLD                           =>     PMA_REG_TX_RXDET_THRESHOLD                 ,   
        CP_LANE1_PMA_REG_TX_RESERVED_157_156                          =>     PMA_REG_TX_RESERVED_157_156                ,   
        CP_LANE1_PMA_REG_TX_BEACON_OSC_CTRL                           =>     PMA_REG_TX_BEACON_OSC_CTRL                 ,   
        CP_LANE1_PMA_REG_TX_RESERVED_160_159                          =>     PMA_REG_TX_RESERVED_160_159                ,   
        CP_LANE1_PMA_REG_TX_RESERVED_162_161                          =>     PMA_REG_TX_RESERVED_162_161                ,   
        CP_LANE1_PMA_REG_TX_TX2RX_SLPBACK_EN                          =>     PMA_REG_TX_TX2RX_SLPBACK_EN                ,   
        CP_LANE1_PMA_REG_TX_PCLK_EDGE_SEL                             =>     PMA_REG_TX_PCLK_EDGE_SEL                   ,   
        CP_LANE1_PMA_REG_TX_RXDET_STATUS_OW                           =>     PMA_REG_TX_RXDET_STATUS_OW                 ,   
        CP_LANE1_PMA_REG_TX_RXDET_STATUS                              =>     PMA_REG_TX_RXDET_STATUS                    ,   
        CP_LANE1_PMA_REG_TX_PRBS_GEN_EN                               =>     PMA_REG_TX_PRBS_GEN_EN                     ,   
        CP_LANE1_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                        =>     PMA_REG_TX_PRBS_GEN_WIDTH_SEL              ,   
        CP_LANE1_PMA_REG_TX_PRBS_SEL                                  =>     PMA_REG_TX_PRBS_SEL                        ,   
        CP_LANE1_PMA_REG_TX_UDP_DATA_7_TO_0                           =>     PMA_REG_TX_UDP_DATA_7_TO_0                 ,   
        CP_LANE1_PMA_REG_TX_UDP_DATA_15_TO_8                          =>     PMA_REG_TX_UDP_DATA_15_TO_8                ,   
        CP_LANE1_PMA_REG_TX_UDP_DATA_19_TO_16                         =>     PMA_REG_TX_UDP_DATA_19_TO_16               ,   
        CP_LANE1_PMA_REG_TX_RESERVED_192                              =>     PMA_REG_TX_RESERVED_192                    ,   
        CP_LANE1_PMA_REG_TX_FIFO_WP_CTRL                              =>     PMA_REG_TX_FIFO_WP_CTRL                    ,   
        CP_LANE1_PMA_REG_TX_FIFO_EN                                   =>     PMA_REG_TX_FIFO_EN                         ,   
        CP_LANE1_PMA_REG_TX_DATA_MUX_SEL                              =>     PMA_REG_TX_DATA_MUX_SEL                    ,   
        CP_LANE1_PMA_REG_TX_ERR_INSERT                                =>     PMA_REG_TX_ERR_INSERT                      ,   
        CP_LANE1_PMA_REG_TX_RESERVED_203_200                          =>     PMA_REG_TX_RESERVED_203_200                ,   
        CP_LANE1_PMA_REG_TX_RESERVED_204                              =>     PMA_REG_TX_RESERVED_204                    ,   
        CP_LANE1_PMA_REG_TX_SATA_EN                                   =>     PMA_REG_TX_SATA_EN                         ,   
        CP_LANE1_PMA_REG_TX_RESERVED_207_206                          =>     PMA_REG_TX_RESERVED_207_206                ,   
        CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                     =>     PMA_REG_RATE_CHANGE_TXPCLK_ON_OW           ,   
        CP_LANE1_PMA_REG_RATE_CHANGE_TXPCLK_ON                        =>     PMA_REG_RATE_CHANGE_TXPCLK_ON              ,   
        CP_LANE1_PMA_REG_TX_CFG_POST1                                 =>     PMA_REG_TX_CFG_POST1                       ,   
        CP_LANE1_PMA_REG_TX_CFG_POST2                                 =>     PMA_REG_TX_CFG_POST2                       ,   
        CP_LANE1_PMA_REG_TX_DEEMP                                     =>     PMA_REG_TX_DEEMP                           ,   
        CP_LANE1_PMA_REG_TX_DEEMP_OW                                  =>     PMA_REG_TX_DEEMP_OW                        ,   
        CP_LANE1_PMA_REG_TX_RESERVED_224_223                          =>     PMA_REG_TX_RESERVED_224_223                ,   
        CP_LANE1_PMA_REG_TX_RESERVED_225                              =>     PMA_REG_TX_RESERVED_225                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_229_226                          =>     PMA_REG_TX_RESERVED_229_226                ,   
        CP_LANE1_PMA_REG_TX_OOB_DELAY_SEL                             =>     PMA_REG_TX_OOB_DELAY_SEL                   ,   
        CP_LANE1_PMA_REG_TX_POLARITY                                  =>     PMA_REG_TX_POLARITY                        ,   
        CP_LANE1_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                       =>     PMA_REG_ANA_TX_JTAG_DATA_O_SEL             ,   
        CP_LANE1_PMA_REG_TX_RESERVED_236                              =>     PMA_REG_TX_RESERVED_236                    ,   
        CP_LANE1_PMA_REG_TX_LS_MODE_EN                                =>     PMA_REG_TX_LS_MODE_EN                      ,   
        CP_LANE1_PMA_REG_TX_JTAG_MODE_EN_OW                           =>     PMA_REG_TX_JTAG_MODE_EN_OW                 ,   
        CP_LANE1_PMA_REG_TX_JTAG_MODE_EN                              =>     PMA_REG_TX_JTAG_MODE_EN                    ,   
        CP_LANE1_PMA_REG_RX_JTAG_MODE_EN_OW                           =>     PMA_REG_RX_JTAG_MODE_EN_OW                 ,   
        CP_LANE1_PMA_REG_RX_JTAG_MODE_EN                              =>     PMA_REG_RX_JTAG_MODE_EN                    ,   
        CP_LANE1_PMA_REG_RX_JTAG_OE                                   =>     PMA_REG_RX_JTAG_OE                         ,   
        CP_LANE1_PMA_REG_RX_ACJTAG_VHYSTSEL                           =>     PMA_REG_RX_ACJTAG_VHYSTSEL                 ,   
        CP_LANE1_PMA_REG_TX_RES_CAL_EN                                =>     PMA_REG_TX_RES_CAL_EN                      ,   
        CP_LANE1_PMA_REG_RX_TERM_MODE_CTRL                            =>     PMA_REG_RX_TERM_MODE_CTRL                  ,   
        CP_LANE1_PMA_REG_TX_RESERVED_251_250                          =>     PMA_REG_TX_RESERVED_251_250                ,   
        CP_LANE1_PMA_REG_PLPBK_TXPCLK_EN                              =>     PMA_REG_PLPBK_TXPCLK_EN                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_253                              =>     PMA_REG_TX_RESERVED_253                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_254                              =>     PMA_REG_TX_RESERVED_254                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_255                              =>     PMA_REG_TX_RESERVED_255                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_256                              =>     PMA_REG_TX_RESERVED_256                    ,   
        CP_LANE1_PMA_REG_TX_RESERVED_257                              =>     PMA_REG_TX_RESERVED_257                    ,   
        CP_LANE1_PMA_REG_TX_PH_SEL                                    =>     PMA_REG_TX_PH_SEL                          ,   
        CP_LANE1_PMA_REG_TX_CFG_PRE                                   =>     PMA_REG_TX_CFG_PRE                         ,   
        CP_LANE1_PMA_REG_TX_CFG_MAIN                                  =>     PMA_REG_TX_CFG_MAIN                        ,   
        CP_LANE1_PMA_REG_CFG_POST                                     =>     PMA_REG_CFG_POST                           ,   
        CP_LANE1_PMA_REG_PD_MAIN                                      =>     PMA_REG_PD_MAIN                            ,   
        CP_LANE1_PMA_REG_PD_PRE                                       =>     PMA_REG_PD_PRE                             ,   
        CP_LANE1_PMA_REG_TX_LS_DATA                                   =>     PMA_REG_TX_LS_DATA                         ,   
        CP_LANE1_PMA_REG_TX_DCC_BUF_SZ_SEL                            =>     PMA_REG_TX_DCC_BUF_SZ_SEL                  ,   
        CP_LANE1_PMA_REG_TX_DCC_CAL_CUR_TUNE                          =>     PMA_REG_TX_DCC_CAL_CUR_TUNE                ,   
        CP_LANE1_PMA_REG_TX_DCC_CAL_EN                                =>     PMA_REG_TX_DCC_CAL_EN                      ,   
        CP_LANE1_PMA_REG_TX_DCC_CUR_SS                                =>     PMA_REG_TX_DCC_CUR_SS                      ,   
        CP_LANE1_PMA_REG_TX_DCC_FA_CTRL                               =>     PMA_REG_TX_DCC_FA_CTRL                     ,   
        CP_LANE1_PMA_REG_TX_DCC_RI_CTRL                               =>     PMA_REG_TX_DCC_RI_CTRL                     ,   
        CP_LANE1_PMA_REG_ATB_SEL_2_TO_0                               =>     PMA_REG_ATB_SEL_2_TO_0                     ,   
        CP_LANE1_PMA_REG_ATB_SEL_9_TO_3                               =>     PMA_REG_ATB_SEL_9_TO_3                     ,   
        CP_LANE1_PMA_REG_TX_CFG_7_TO_0                                =>     PMA_REG_TX_CFG_7_TO_0                      ,   
        CP_LANE1_PMA_REG_TX_CFG_15_TO_8                               =>     PMA_REG_TX_CFG_15_TO_8                     ,   
        CP_LANE1_PMA_REG_TX_CFG_23_TO_16                              =>     PMA_REG_TX_CFG_23_TO_16                    ,   
        CP_LANE1_PMA_REG_TX_CFG_31_TO_24                              =>     PMA_REG_TX_CFG_31_TO_24                    ,   
        CP_LANE1_PMA_REG_TX_OOB_EI_EN                                 =>     PMA_REG_TX_OOB_EI_EN                       ,   
        CP_LANE1_PMA_REG_TX_OOB_EI_EN_OW                              =>     PMA_REG_TX_OOB_EI_EN_OW                    ,   
        CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED                         =>     PMA_REG_TX_BEACON_EN_DELAYED               ,   
        CP_LANE1_PMA_REG_TX_BEACON_EN_DELAYED_OW                      =>     PMA_REG_TX_BEACON_EN_DELAYED_OW            ,   
        CP_LANE1_PMA_REG_TX_JTAG_DATA                                 =>     PMA_REG_TX_JTAG_DATA                       ,   
        CP_LANE1_PMA_REG_TX_RXDET_TIMER_SEL                           =>     PMA_REG_TX_RXDET_TIMER_SEL                 ,   
        CP_LANE1_PMA_REG_TX_CFG1_7_0                                  =>     PMA_REG_TX_CFG1_7_0                        ,   
        CP_LANE1_PMA_REG_TX_CFG1_15_8                                 =>     PMA_REG_TX_CFG1_15_8                       ,   
        CP_LANE1_PMA_REG_TX_CFG1_23_16                                =>     PMA_REG_TX_CFG1_23_16                      ,   
        CP_LANE1_PMA_REG_TX_CFG1_31_24                                =>     PMA_REG_TX_CFG1_31_24                      ,   
        CP_LANE1_PMA_REG_CFG_LANE_POWERUP                             =>     PMA_REG_CFG_LANE_POWERUP                   ,   
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                  =>     PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH        ,   
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_PISO                     =>     PMA_REG_CFG_TX_LANE_POWERUP_PISO           ,   
        CP_LANE1_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                   =>     PMA_REG_CFG_TX_LANE_POWERUP_DRIVER            
    )
    port map
    (
        PAD_TX_SDN1                               =>      P_TX_SDN                          ,//PAD PIN  
        PAD_TX_SDP1                               =>      P_TX_SDP                          ,//PAD PIN  
        PCS_RX_MCB_STATUS[1]                    =>      P_PCS_RX_MCB_STATUS               ,
        PCS_LSM_SYNCED[1]                       =>      P_PCS_LSM_SYNCED                  ,
        CFG_READY_1                            =>      P_CFG_READY                       ,
        CFG_RDATA_1                            =>      P_CFG_RDATA                       ,
        CFG_INT_1                              =>      P_CFG_INT                         ,
        RDATA_1                                =>      P_RDATA                           ,
        RCLK2FABRIC[1]                          =>      P_RCLK2FABRIC                     ,
        TCLK2FABRIC[1]                          =>      P_TCLK2FABRIC                     ,
        RX_SIGDET_STATUS_1                     =>      P_RX_SIGDET_STATUS                ,
        RX_SATA_COMINIT_1                      =>      P_RX_SATA_COMINIT                 ,
        RX_SATA_COMWAKE_1                      =>      P_RX_SATA_COMWAKE                 ,
        RX_LS_DATA_1                           =>      P_RX_LS_DATA                      ,
        RX_READY_1                             =>      P_RX_READY                        ,
        TEST_STATUS_1                          =>      P_TEST_STATUS                     ,
        TX_RXDET_STATUS_1                      =>      P_TX_RXDET_STATUS                 ,
        CA_ALIGN_RX[1]                          =>      P_CA_ALIGN_RX                     ,
        CA_ALIGN_TX[1]                          =>      P_CA_ALIGN_TX                     ,
        //PMA_RCLK                               =>      PMA_RCLK                          ,
        LANE_COUT_BUS_FORWARD0                  =>      LANE_COUT_BUS_FORWARD[0]           ,
        LANE_COUT_BUS_FORWARD1                  =>      LANE_COUT_BUS_FORWARD[1]           ,
        LANE_COUT_BUS_FORWARD2                  =>      LANE_COUT_BUS_FORWARD[2]           ,
        LANE_COUT_BUS_FORWARD3                  =>      LANE_COUT_BUS_FORWARD[3]           ,
        LANE_COUT_BUS_FORWARD4                  =>      LANE_COUT_BUS_FORWARD[4]           ,
        LANE_COUT_BUS_FORWARD5                  =>      LANE_COUT_BUS_FORWARD[5]           ,
        LANE_COUT_BUS_FORWARD6                  =>      LANE_COUT_BUS_FORWARD[6]           ,
        LANE_COUT_BUS_FORWARD7                  =>      LANE_COUT_BUS_FORWARD[7]           ,
        LANE_COUT_BUS_FORWARD8                  =>      LANE_COUT_BUS_FORWARD[8]           ,
        LANE_COUT_BUS_FORWARD9                  =>      LANE_COUT_BUS_FORWARD[9]           ,
        LANE_COUT_BUS_FORWARD10                 =>      LANE_COUT_BUS_FORWARD[10]           ,
        LANE_COUT_BUS_FORWARD11                 =>      LANE_COUT_BUS_FORWARD[11]           ,
        LANE_COUT_BUS_FORWARD12                 =>      LANE_COUT_BUS_FORWARD[12]           ,
        LANE_COUT_BUS_FORWARD13                 =>      LANE_COUT_BUS_FORWARD[13]           ,
        LANE_COUT_BUS_FORWARD14                 =>      LANE_COUT_BUS_FORWARD[14]           ,
        LANE_COUT_BUS_FORWARD15                 =>      LANE_COUT_BUS_FORWARD[15]           ,
        LANE_COUT_BUS_FORWARD16                 =>      LANE_COUT_BUS_FORWARD[16]           ,
        LANE_COUT_BUS_FORWARD17                 =>      LANE_COUT_BUS_FORWARD[17]           ,
        LANE_COUT_BUS_FORWARD18                 =>      LANE_COUT_BUS_FORWARD[18]           ,        
        APATTERN_STATUS_COUT                  =>      APATTERN_STATUS_COUT              ,       
        TXPCLK_PLL_1                             =>      TXPCLK_PLL                        ,
        PAD_RX_SDN1                               =>      P_RX_SDN                          ,//PAD PIN
        PAD_RX_SDP1                               =>      P_RX_SDP                          ,//PAD PIN
        RX1_CLK_FR_CORE                       =>      P_RX_CLK_FR_CORE                  ,
        RCLK2_1_FR_CORE                        =>      P_RCLK2_FR_CORE                   ,
        TX1_CLK_FR_CORE                       =>      P_TX_CLK_FR_CORE                  ,
        TCLK2_1_FR_CORE                        =>      P_TCLK2_FR_CORE                   ,
        PCS_TX_RST_1                           =>      P_PCS_TX_RST                      ,
        PCS_RX_RST_1                           =>      P_PCS_RX_RST                      ,
        PCS_CB_RST_1                           =>      P_PCS_CB_RST                      ,
        RXGEAR_SLIP_1                          =>      P_RXGEAR_SLIP                     ,
        CFG_CLK_1                              =>      P_CFG_CLK                         ,
        CFG_RST_1                              =>      P_CFG_RST                         ,
        CFG_PSEL_1                             =>      P_CFG_PSEL                        ,
        CFG_ENABLE_1                           =>      P_CFG_ENABLE                      ,
        CFG_WRITE_1                            =>      P_CFG_WRITE                       ,
        CFG_ADDR_1                             =>      P_CFG_ADDR                        ,
        CFG_WDATA_1                            =>      P_CFG_WDATA                       ,
        TDATA_1                                =>      P_TDATA                           ,
        PCS_WORD_ALIGN_EN[1]                    =>      P_PCS_WORD_ALIGN_EN               ,
        RX_POLARITY_INVERT[1]                   =>      P_RX_POLARITY_INVERT              ,
        CEB_ADETECT_EN[1]                       =>      P_CEB_ADETECT_EN                  ,
        PCS_MCB_EXT_EN[1]                       =>      P_PCS_MCB_EXT_EN                  ,
        PCS_NEAREND_LOOP[1]                     =>      P_PCS_NEAREND_LOOP                ,
        PCS_FAREND_LOOP[1]                      =>      P_PCS_FAREND_LOOP                 ,
        PMA_NEAREND_PLOOP[1]                    =>      P_PMA_NEAREND_PLOOP               ,
        PMA_NEAREND_SLOOP[1]                    =>      P_PMA_NEAREND_SLOOP               ,
        PMA_FAREND_PLOOP[1]                     =>      P_PMA_FAREND_PLOOP                ,
        LANE_PD_1                              =>      P_LANE_PD                         ,
        LANE_RST_1                             =>      P_LANE_RST                        ,
        RX_LANE_PD_1                           =>      P_RX_LANE_PD                      ,
        RX_PMA_RST_1                           =>      P_RX_PMA_RST                      ,
        CTLE_ADP_RST_1                         =>      P_CTLE_ADP_RST                    ,
        TX_DEEMP_1                             =>      P_TX_DEEMP                        ,
        TX_LS_DATA_1                           =>      P_TX_LS_DATA                      ,
        TX_BEACON_EN_1                         =>      P_TX_BEACON_EN                    ,
        TX_SWING_1                             =>      P_TX_SWING                        ,
        TX_RXDET_REQ_1                         =>      P_TX_RXDET_REQ                    ,
        TX_RATE_1                              =>      P_TX_RATE                         ,
        TX_BUSWIDTH_1                          =>      P_TX_BUSWIDTH                     ,
        TX_MARGIN_1                            =>      P_TX_MARGIN                       ,
        TX_PMA_RST_1                           =>      P_TX_PMA_RST                      ,
        TX_LANE_PD_CLKPATH_1                   =>      P_TX_LANE_PD_CLKPATH              ,
        TX_LANE_PD_PISO_1                      =>      P_TX_LANE_PD_PISO                 ,
        TX_LANE_PD_DRIVER_1                    =>      P_TX_LANE_PD_DRIVER               ,
        RX_RATE_1                              =>      P_RX_RATE                         ,
        RX_BUSWIDTH_1                          =>      P_RX_BUSWIDTH                     ,
        RX_HIGHZ_1                             =>      P_RX_HIGHZ                        ,
        CIM_CLK_ALIGNER_RX1                   =>      P_CIM_CLK_ALIGNER_RX              ,
        CIM_CLK_ALIGNER_TX1                   =>      P_CIM_CLK_ALIGNER_TX              ,
        CIM_DYN_DLY_SEL_RX1                   =>      P_CIM_DYN_DLY_SEL_RX              ,
        CIM_DYN_DLY_SEL_TX1                   =>      P_CIM_DYN_DLY_SEL_TX              ,
        CIM_START_ALIGN_RX1                   =>      P_CIM_START_ALIGN_RX              ,
        CIM_START_ALIGN_TX1                   =>      P_CIM_START_ALIGN_TX              ,
        //MCB_RCLK                               =>      MCB_RCLK                          ,
        SYNC_CH1                                   =>      SYNC                              ,
        RATE_CHANGE_CH1                            =>      RATE_CHANGE                       ,
        PLL_LOCK_SEL_1                           =>      PLL_LOCK_SEL                      ,       
        LANE_CIN_BUS_FORWARD0                    =>      LANE_CIN_BUS_FORWARD[0]               ,
        LANE_CIN_BUS_FORWARD1                    =>      LANE_CIN_BUS_FORWARD[1]               ,
        LANE_CIN_BUS_FORWARD2                    =>      LANE_CIN_BUS_FORWARD[2]               ,
        LANE_CIN_BUS_FORWARD3                    =>      LANE_CIN_BUS_FORWARD[3]               ,
        LANE_CIN_BUS_FORWARD4                    =>      LANE_CIN_BUS_FORWARD[4]               ,
        LANE_CIN_BUS_FORWARD5                    =>      LANE_CIN_BUS_FORWARD[5]               ,
        LANE_CIN_BUS_FORWARD6                    =>      LANE_CIN_BUS_FORWARD[6]               ,
        LANE_CIN_BUS_FORWARD7                    =>      LANE_CIN_BUS_FORWARD[7]               ,
        LANE_CIN_BUS_FORWARD8                    =>      LANE_CIN_BUS_FORWARD[8]               ,
        LANE_CIN_BUS_FORWARD9                    =>      LANE_CIN_BUS_FORWARD[9]               ,
        LANE_CIN_BUS_FORWARD10                   =>      LANE_CIN_BUS_FORWARD[10]               ,
        LANE_CIN_BUS_FORWARD11                   =>      LANE_CIN_BUS_FORWARD[11]               ,
        LANE_CIN_BUS_FORWARD12                   =>      LANE_CIN_BUS_FORWARD[12]               ,
        LANE_CIN_BUS_FORWARD13                   =>      LANE_CIN_BUS_FORWARD[13]               ,
        LANE_CIN_BUS_FORWARD14                   =>      LANE_CIN_BUS_FORWARD[14]               ,
        LANE_CIN_BUS_FORWARD15                   =>      LANE_CIN_BUS_FORWARD[15]               ,
        LANE_CIN_BUS_FORWARD16                   =>      LANE_CIN_BUS_FORWARD[16]               ,
        LANE_CIN_BUS_FORWARD17                   =>      LANE_CIN_BUS_FORWARD[17]               ,
        LANE_CIN_BUS_FORWARD18                   =>      LANE_CIN_BUS_FORWARD[18]               ,
        APATTERN_STATUS_CIN                    =>      APATTERN_STATUS_CIN               ,       
        CLK_TXP_1                                =>      CLK_TXP                           ,
        CLK_TXN_1                                =>      CLK_TXN                           ,
        CLK_RX0_1                                =>      CLK_RX0                           ,
        CLK_RX90_1                               =>      CLK_RX90                          ,
        CLK_RX180_1                              =>      CLK_RX180                         ,
        CLK_RX270_1                              =>      CLK_RX270                         ,
        PLL_PD_I_1                               =>      PLL_PD_I                          ,
        PLL_RESET_I_1                            =>      PLL_RESET_I                       ,
        PLL_REFCLK_I_1                           =>      PLL_REFCLK_I                      ,
        //PLL_RES_TRIM_I                         =>      PLL_RES_TRIM_I
        HSST_RST                                 =>      HSST_RST                          ,
        TEST_SE_N                                =>     P_TEST_SE_N              ,
        TEST_MODE_N                              =>     P_TEST_MODE_N            ,
        FOR_PMA_TEST_MODE_N                      =>     P_FOR_PMA_TEST_MODE_N    ,
        FOR_PMA_TEST_SE_N                        =>     P_FOR_PMA_TEST_SE_N      
    );

};// end of implementation impl_lane1 of gopHSST_LANE

implementation impl_lane2 of gopHSST_LANE
{   
    device devHSSTLP_LANE2 hsstlp_lane0
    parameter map
    (
        CP_LANE2_MUX_BIAS                                             =>     MUX_BIAS                                   ,   
        CP_LANE2_PD_CLK                                               =>     PD_CLK                                     ,
        CP_LANE2_REG_SYNC                                             =>     REG_SYNC                                   ,   
        CP_LANE2_REG_SYNC_OW                                          =>     REG_SYNC_OW                                ,   
        CP_LANE2_PLL_LOCK_OW                                          =>     PLL_LOCK_OW                                ,   
        CP_LANE2_PLL_LOCK_OW_EN                                       =>     PLL_LOCK_OW_EN                             ,
        CP_LANE2_PCS_SLAVE                                            =>     PCS_SLAVE                             ,   
        CP_LANE2_PCS_BYPASS_WORD_ALIGN                                =>     PCS_BYPASS_WORD_ALIGN                      ,   
        CP_LANE2_PCS_BYPASS_DENC                                      =>     PCS_BYPASS_DENC                            ,   
        CP_LANE2_PCS_BYPASS_BONDING                                   =>     PCS_BYPASS_BONDING                         ,   
        CP_LANE2_PCS_BYPASS_CTC                                       =>     PCS_BYPASS_CTC                             ,   
        CP_LANE2_PCS_BYPASS_GEAR                                      =>     PCS_BYPASS_GEAR                            ,   
        CP_LANE2_PCS_BYPASS_BRIDGE                                    =>     PCS_BYPASS_BRIDGE                          ,   
        CP_LANE2_PCS_BYPASS_BRIDGE_FIFO                               =>     PCS_BYPASS_BRIDGE_FIFO                     ,   
        CP_LANE2_PCS_DATA_MODE                                        =>     PCS_DATA_MODE                              ,   
        CP_LANE2_PCS_RX_POLARITY_INV                                  =>     PCS_RX_POLARITY_INV                        ,   
        CP_LANE2_PCS_ALIGN_MODE                                       =>     PCS_ALIGN_MODE                             ,   
        CP_LANE2_PCS_SAMP_16B                                         =>     PCS_SAMP_16B                               ,   
        CP_LANE2_PCS_FARLP_PWR_REDUCTION                              =>     PCS_FARLP_PWR_REDUCTION                    ,   
        CP_LANE2_PCS_COMMA_REG0                                       =>     PCS_COMMA_REG0                             ,   
        CP_LANE2_PCS_COMMA_MASK                                       =>     PCS_COMMA_MASK                             ,   
        CP_LANE2_PCS_CEB_MODE                                         =>     PCS_CEB_MODE                               ,   
        CP_LANE2_PCS_CTC_MODE                                         =>     PCS_CTC_MODE                               ,   
        CP_LANE2_PCS_A_REG                                            =>     PCS_A_REG                                  ,   
        CP_LANE2_PCS_GE_AUTO_EN                                       =>     PCS_GE_AUTO_EN                             ,   
        CP_LANE2_PCS_SKIP_REG0                                        =>     PCS_SKIP_REG0                              ,   
        CP_LANE2_PCS_SKIP_REG1                                        =>     PCS_SKIP_REG1                              ,   
        CP_LANE2_PCS_SKIP_REG2                                        =>     PCS_SKIP_REG2                              ,   
        CP_LANE2_PCS_SKIP_REG3                                        =>     PCS_SKIP_REG3                              ,   
        CP_LANE2_PCS_DEC_DUAL                                         =>     PCS_DEC_DUAL                               ,   
        CP_LANE2_PCS_SPLIT                                            =>     PCS_SPLIT                                  ,   
        CP_LANE2_PCS_FIFOFLAG_CTC                                     =>     PCS_FIFOFLAG_CTC                           ,   
        CP_LANE2_PCS_COMMA_DET_MODE                                   =>     PCS_COMMA_DET_MODE                         ,   
        CP_LANE2_PCS_ERRDETECT_SILENCE                                =>     PCS_ERRDETECT_SILENCE                      ,   
        CP_LANE2_PCS_PMA_RCLK_POLINV                                  =>     PCS_PMA_RCLK_POLINV                        ,   
        CP_LANE2_PCS_PCS_RCLK_SEL                                     =>     PCS_PCS_RCLK_SEL                           ,   
        CP_LANE2_PCS_CB_RCLK_SEL                                      =>     PCS_CB_RCLK_SEL                            ,   
        CP_LANE2_PCS_AFTER_CTC_RCLK_SEL                               =>     PCS_AFTER_CTC_RCLK_SEL                     ,   
        CP_LANE2_PCS_RCLK_POLINV                                      =>     PCS_RCLK_POLINV                            ,   
        CP_LANE2_PCS_BRIDGE_RCLK_SEL                                  =>     PCS_BRIDGE_RCLK_SEL                        ,   
        CP_LANE2_PCS_PCS_RCLK_EN                                      =>     PCS_PCS_RCLK_EN                            ,   
        CP_LANE2_PCS_CB_RCLK_EN                                       =>     PCS_CB_RCLK_EN                             ,   
        CP_LANE2_PCS_AFTER_CTC_RCLK_EN                                =>     PCS_AFTER_CTC_RCLK_EN                      ,   
        CP_LANE2_PCS_AFTER_CTC_RCLK_EN_GB                             =>     PCS_AFTER_CTC_RCLK_EN_GB                   ,   
        CP_LANE2_PCS_PCS_RX_RSTN                                      =>     PCS_PCS_RX_RSTN                            ,   
        CP_LANE2_PCS_PCIE_SLAVE                                       =>     PCS_PCIE_SLAVE                             ,   
        CP_LANE2_PCS_RX_64B66B_67B                                    =>     PCS_RX_64B66B_67B                          ,   
        CP_LANE2_PCS_RX_BRIDGE_CLK_POLINV                             =>     PCS_RX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE2_PCS_PCS_CB_RSTN                                      =>     PCS_PCS_CB_RSTN                            ,   
        CP_LANE2_PCS_TX_BRIDGE_GEAR_SEL                               =>     PCS_TX_BRIDGE_GEAR_SEL                     ,   
        CP_LANE2_PCS_TX_BYPASS_BRIDGE_UINT                            =>     PCS_TX_BYPASS_BRIDGE_UINT                  ,   
        CP_LANE2_PCS_TX_BYPASS_BRIDGE_FIFO                            =>     PCS_TX_BYPASS_BRIDGE_FIFO                  ,   
        CP_LANE2_PCS_TX_BYPASS_GEAR                                   =>     PCS_TX_BYPASS_GEAR                         ,   
        CP_LANE2_PCS_TX_BYPASS_ENC                                    =>     PCS_TX_BYPASS_ENC                          ,   
        CP_LANE2_PCS_TX_BYPASS_BIT_SLIP                               =>     PCS_TX_BYPASS_BIT_SLIP                     ,   
        CP_LANE2_PCS_TX_GEAR_SPLIT                                    =>     PCS_TX_GEAR_SPLIT                          ,   
        CP_LANE2_PCS_TX_DRIVE_REG_MODE                                =>     PCS_TX_DRIVE_REG_MODE                      ,   
        CP_LANE2_PCS_TX_BIT_SLIP_CYCLES                               =>     PCS_TX_BIT_SLIP_CYCLES                     ,   
        CP_LANE2_PCS_INT_TX_MASK_0                                    =>     PCS_INT_TX_MASK_0                          ,   
        CP_LANE2_PCS_INT_TX_MASK_1                                    =>     PCS_INT_TX_MASK_1                          ,   
        CP_LANE2_PCS_INT_TX_MASK_2                                    =>     PCS_INT_TX_MASK_2                          ,   
        CP_LANE2_PCS_INT_TX_CLR_0                                     =>     PCS_INT_TX_CLR_0                           ,   
        CP_LANE2_PCS_INT_TX_CLR_1                                     =>     PCS_INT_TX_CLR_1                           ,   
        CP_LANE2_PCS_INT_TX_CLR_2                                     =>     PCS_INT_TX_CLR_2                           ,   
        CP_LANE2_PCS_TX_PMA_TCLK_POLINV                               =>     PCS_TX_PMA_TCLK_POLINV                     ,   
        CP_LANE2_PCS_TX_PCS_CLK_EN_SEL                                =>     PCS_TX_PCS_CLK_EN_SEL                      ,   
        CP_LANE2_PCS_TX_BRIDGE_TCLK_SEL                               =>     PCS_TX_BRIDGE_TCLK_SEL                     ,   
        CP_LANE2_PCS_TX_TCLK_POLINV                                   =>     PCS_TX_TCLK_POLINV                         ,   
        CP_LANE2_PCS_PCS_TCLK_SEL                                     =>     PCS_PCS_TCLK_SEL                           ,   
        CP_LANE2_PCS_TX_PCS_TX_RSTN                                   =>     PCS_TX_PCS_TX_RSTN                         ,   
        CP_LANE2_PCS_TX_SLAVE                                         =>     PCS_TX_SLAVE                               ,   
        CP_LANE2_PCS_TX_GEAR_CLK_EN_SEL                               =>     PCS_TX_GEAR_CLK_EN_SEL                     ,   
        CP_LANE2_PCS_DATA_WIDTH_MODE                                  =>     PCS_DATA_WIDTH_MODE                        ,   
        CP_LANE2_PCS_TX_64B66B_67B                                    =>     PCS_TX_64B66B_67B                          ,   
        CP_LANE2_PCS_GEAR_TCLK_SEL                                    =>     PCS_GEAR_TCLK_SEL                          ,   
        CP_LANE2_PCS_TX_TCLK2FABRIC_SEL                               =>     PCS_TX_TCLK2FABRIC_SEL                     ,   
        CP_LANE2_PCS_TX_OUTZZ                                         =>     PCS_TX_OUTZZ                               ,   
        CP_LANE2_PCS_ENC_DUAL                                         =>     PCS_ENC_DUAL                               ,   
        CP_LANE2_PCS_TX_BITSLIP_DATA_MODE                             =>     PCS_TX_BITSLIP_DATA_MODE                   ,   
        CP_LANE2_PCS_TX_BRIDGE_CLK_POLINV                             =>     PCS_TX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE2_PCS_COMMA_REG1                                       =>     PCS_COMMA_REG1                             ,   
        CP_LANE2_PCS_RAPID_IMAX                                       =>     PCS_RAPID_IMAX                             ,   
        CP_LANE2_PCS_RAPID_VMIN_1                                     =>     PCS_RAPID_VMIN_1                           ,   
        CP_LANE2_PCS_RAPID_VMIN_2                                     =>     PCS_RAPID_VMIN_2                           ,   
        CP_LANE2_PCS_RX_PRBS_MODE                                     =>     PCS_RX_PRBS_MODE                           ,   
        CP_LANE2_PCS_RX_ERRCNT_CLR                                    =>     PCS_RX_ERRCNT_CLR                          ,   
        CP_LANE2_PCS_PRBS_ERR_LPBK                                    =>     PCS_PRBS_ERR_LPBK                          ,   
        CP_LANE2_PCS_TX_PRBS_MODE                                     =>     PCS_TX_PRBS_MODE                           ,   
        CP_LANE2_PCS_TX_INSERT_ER                                     =>     PCS_TX_INSERT_ER                           ,   
        CP_LANE2_PCS_ENABLE_PRBS_GEN                                  =>     PCS_ENABLE_PRBS_GEN                        ,   
        CP_LANE2_PCS_DEFAULT_RADDR                                    =>     PCS_DEFAULT_RADDR                          ,   
        CP_LANE2_PCS_MASTER_CHECK_OFFSET                              =>     PCS_MASTER_CHECK_OFFSET                    ,   
        CP_LANE2_PCS_DELAY_SET                                        =>     PCS_DELAY_SET                              ,   
        CP_LANE2_PCS_SEACH_OFFSET                                     =>     PCS_SEACH_OFFSET                           ,   
        CP_LANE2_PCS_CEB_RAPIDLS_MMAX                                 =>     PCS_CEB_RAPIDLS_MMAX                       ,   
        CP_LANE2_PCS_CTC_AFULL                                        =>     PCS_CTC_AFULL                              ,   
        CP_LANE2_PCS_CTC_AEMPTY                                       =>     PCS_CTC_AEMPTY                             ,   
        CP_LANE2_PCS_CTC_CONTI_SKP_SET                                =>     PCS_CTC_CONTI_SKP_SET                      ,   
        CP_LANE2_PCS_FAR_LOOP                                         =>     PCS_FAR_LOOP                               ,   
        CP_LANE2_PCS_NEAR_LOOP                                        =>     PCS_NEAR_LOOP                              ,   
        CP_LANE2_PCS_PMA_TX2RX_PLOOP_EN                               =>     PCS_PMA_TX2RX_PLOOP_EN                     ,   
        CP_LANE2_PCS_PMA_TX2RX_SLOOP_EN                               =>     PCS_PMA_TX2RX_SLOOP_EN                     ,   
        CP_LANE2_PCS_PMA_RX2TX_PLOOP_EN                               =>     PCS_PMA_RX2TX_PLOOP_EN                     ,   
        CP_LANE2_PCS_INT_RX_MASK_0                                    =>     PCS_INT_RX_MASK_0                          ,   
        CP_LANE2_PCS_INT_RX_MASK_1                                    =>     PCS_INT_RX_MASK_1                          ,   
        CP_LANE2_PCS_INT_RX_MASK_2                                    =>     PCS_INT_RX_MASK_2                          ,   
        CP_LANE2_PCS_INT_RX_MASK_3                                    =>     PCS_INT_RX_MASK_3                          ,   
        CP_LANE2_PCS_INT_RX_MASK_4                                    =>     PCS_INT_RX_MASK_4                          ,   
        CP_LANE2_PCS_INT_RX_MASK_5                                    =>     PCS_INT_RX_MASK_5                          ,   
        CP_LANE2_PCS_INT_RX_MASK_6                                    =>     PCS_INT_RX_MASK_6                          ,   
        CP_LANE2_PCS_INT_RX_MASK_7                                    =>     PCS_INT_RX_MASK_7                          ,   
        CP_LANE2_PCS_INT_RX_CLR_0                                     =>     PCS_INT_RX_CLR_0                           ,   
        CP_LANE2_PCS_INT_RX_CLR_1                                     =>     PCS_INT_RX_CLR_1                           ,   
        CP_LANE2_PCS_INT_RX_CLR_2                                     =>     PCS_INT_RX_CLR_2                           ,   
        CP_LANE2_PCS_INT_RX_CLR_3                                     =>     PCS_INT_RX_CLR_3                           ,   
        CP_LANE2_PCS_INT_RX_CLR_4                                     =>     PCS_INT_RX_CLR_4                           ,   
        CP_LANE2_PCS_INT_RX_CLR_5                                     =>     PCS_INT_RX_CLR_5                           ,   
        CP_LANE2_PCS_INT_RX_CLR_6                                     =>     PCS_INT_RX_CLR_6                           ,   
        CP_LANE2_PCS_INT_RX_CLR_7                                     =>     PCS_INT_RX_CLR_7                           ,   
        CP_LANE2_PCS_CA_RSTN_RX                                       =>     PCS_CA_RSTN_RX                             ,   
        CP_LANE2_PCS_CA_DYN_DLY_EN_RX                                 =>     PCS_CA_DYN_DLY_EN_RX                       ,   
        CP_LANE2_PCS_CA_DYN_DLY_SEL_RX                                =>     PCS_CA_DYN_DLY_SEL_RX                      ,   
        CP_LANE2_PCS_CA_RX                                            =>     PCS_CA_RX                                  ,   
        CP_LANE2_PCS_CA_RSTN_TX                                       =>     PCS_CA_RSTN_TX                             ,   
        CP_LANE2_PCS_CA_DYN_DLY_EN_TX                                 =>     PCS_CA_DYN_DLY_EN_TX                       ,   
        CP_LANE2_PCS_CA_DYN_DLY_SEL_TX                                =>     PCS_CA_DYN_DLY_SEL_TX                      ,   
        CP_LANE2_PCS_CA_TX                                            =>     PCS_CA_TX                                  ,   
        CP_LANE2_PCS_RXPRBS_PWR_REDUCTION                             =>     PCS_RXPRBS_PWR_REDUCTION                   ,   
        CP_LANE2_PCS_WDALIGN_PWR_REDUCTION                            =>     PCS_WDALIGN_PWR_REDUCTION                  ,   
        CP_LANE2_PCS_RXDEC_PWR_REDUCTION                              =>     PCS_RXDEC_PWR_REDUCTION                    ,   
        CP_LANE2_PCS_RXCB_PWR_REDUCTION                               =>     PCS_RXCB_PWR_REDUCTION                     ,   
        CP_LANE2_PCS_RXCTC_PWR_REDUCTION                              =>     PCS_RXCTC_PWR_REDUCTION                    ,   
        CP_LANE2_PCS_RXGEAR_PWR_REDUCTION                             =>     PCS_RXGEAR_PWR_REDUCTION                   ,   
        CP_LANE2_PCS_RXBRG_PWR_REDUCTION                              =>     PCS_RXBRG_PWR_REDUCTION                    ,   
        CP_LANE2_PCS_RXTEST_PWR_REDUCTION                             =>     PCS_RXTEST_PWR_REDUCTION                   ,   
        CP_LANE2_PCS_TXBRG_PWR_REDUCTION                             =>     PCS_TXBRG_PWR_REDUCTION                   ,   
        CP_LANE2_PCS_TXGEAR_PWR_REDUCTION                            =>     PCS_TXGEAR_PWR_REDUCTION                  ,   
        CP_LANE2_PCS_TXENC_PWR_REDUCTION                             =>     PCS_TXENC_PWR_REDUCTION                   ,   
        CP_LANE2_PCS_TXBSLP_PWR_REDUCTION                            =>     PCS_TXBSLP_PWR_REDUCTION                  ,   
        CP_LANE2_PCS_TXPRBS_PWR_REDUCTION                            =>     PCS_TXPRBS_PWR_REDUCTION                  ,   
        CP_LANE2_PMA_REG_RX_PD                                        =>     PMA_REG_RX_PD                              ,   
        CP_LANE2_PMA_REG_RX_PD_EN                                     =>     PMA_REG_RX_PD_EN                           ,   
        CP_LANE2_PMA_REG_RX_RESERVED_2                                =>     PMA_REG_RX_RESERVED_2                      ,   
        CP_LANE2_PMA_REG_RX_RESERVED_3                                =>     PMA_REG_RX_RESERVED_3                      ,   
        CP_LANE2_PMA_REG_RX_DATAPATH_PD                               =>     PMA_REG_RX_DATAPATH_PD                     ,   
        CP_LANE2_PMA_REG_RX_DATAPATH_PD_EN                            =>     PMA_REG_RX_DATAPATH_PD_EN                  ,   
        CP_LANE2_PMA_REG_RX_SIGDET_PD                                 =>     PMA_REG_RX_SIGDET_PD                       ,   
        CP_LANE2_PMA_REG_RX_SIGDET_PD_EN                              =>     PMA_REG_RX_SIGDET_PD_EN                    ,   
        CP_LANE2_PMA_REG_RX_DCC_RST_N                                 =>     PMA_REG_RX_DCC_RST_N                       ,   
        CP_LANE2_PMA_REG_RX_DCC_RST_N_EN                              =>     PMA_REG_RX_DCC_RST_N_EN                    ,   
        CP_LANE2_PMA_REG_RX_CDR_RST_N                                 =>     PMA_REG_RX_CDR_RST_N                       ,   
        CP_LANE2_PMA_REG_RX_CDR_RST_N_EN                              =>     PMA_REG_RX_CDR_RST_N_EN                    ,   
        CP_LANE2_PMA_REG_RX_SIGDET_RST_N                              =>     PMA_REG_RX_SIGDET_RST_N                    ,   
        CP_LANE2_PMA_REG_RX_SIGDET_RST_N_EN                           =>     PMA_REG_RX_SIGDET_RST_N_EN                 ,   
        CP_LANE2_PMA_REG_RXPCLK_SLIP                                  =>     PMA_REG_RXPCLK_SLIP                        ,   
        CP_LANE2_PMA_REG_RXPCLK_SLIP_OW                               =>     PMA_REG_RXPCLK_SLIP_OW                     ,   
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N                          =>     PMA_REG_RX_PCLKSWITCH_RST_N                ,   
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_RST_N_EN                       =>     PMA_REG_RX_PCLKSWITCH_RST_N_EN             ,   
        CP_LANE2_PMA_REG_RX_PCLKSWITCH                                =>     PMA_REG_RX_PCLKSWITCH                      ,   
        CP_LANE2_PMA_REG_RX_PCLKSWITCH_EN                             =>     PMA_REG_RX_PCLKSWITCH_EN                   ,   
        CP_LANE2_PMA_REG_RX_HIGHZ                                     =>     PMA_REG_RX_HIGHZ                           ,   
        CP_LANE2_PMA_REG_RX_HIGHZ_EN                                  =>     PMA_REG_RX_HIGHZ_EN                        ,   
        CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW                         =>     PMA_REG_RX_SIGDET_CLK_WINDOW               ,   
        CP_LANE2_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                      =>     PMA_REG_RX_SIGDET_CLK_WINDOW_OW            ,   
        CP_LANE2_PMA_REG_RX_PD_BIAS_RX                                =>     PMA_REG_RX_PD_BIAS_RX                      ,   
        CP_LANE2_PMA_REG_RX_PD_BIAS_RX_OW                             =>     PMA_REG_RX_PD_BIAS_RX_OW                   ,   
        CP_LANE2_PMA_REG_RX_RESET_N                                   =>     PMA_REG_RX_RESET_N                         ,   
        CP_LANE2_PMA_REG_RX_RESET_N_OW                                =>     PMA_REG_RX_RESET_N_OW                      ,   
        CP_LANE2_PMA_REG_RX_RESERVED_29_28                            =>     PMA_REG_RX_RESERVED_29_28                  ,   
        CP_LANE2_PMA_REG_RX_BUSWIDTH                                  =>     PMA_REG_RX_BUSWIDTH                        ,   
        CP_LANE2_PMA_REG_RX_BUSWIDTH_EN                               =>     PMA_REG_RX_BUSWIDTH_EN                     ,   
        CP_LANE2_PMA_REG_RX_RATE                                      =>     PMA_REG_RX_RATE                            ,   
        CP_LANE2_PMA_REG_RX_RESERVED_36                               =>     PMA_REG_RX_RESERVED_36                     ,   
        CP_LANE2_PMA_REG_RX_RATE_EN                                   =>     PMA_REG_RX_RATE_EN                         ,   
        CP_LANE2_PMA_REG_RX_RES_TRIM                                  =>     PMA_REG_RX_RES_TRIM                        ,   
        CP_LANE2_PMA_REG_RX_RESERVED_44                               =>     PMA_REG_RX_RESERVED_44                     ,   
        CP_LANE2_PMA_REG_RX_RESERVED_45                               =>     PMA_REG_RX_RESERVED_45                     ,   
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS_EN                          =>     PMA_REG_RX_SIGDET_STATUS_EN                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_48_47                            =>     PMA_REG_RX_RESERVED_48_47                  ,   
        CP_LANE2_PMA_REG_RX_ICTRL_SIGDET                              =>     PMA_REG_RX_ICTRL_SIGDET                    ,   
        CP_LANE2_PMA_REG_CDR_READY_THD                                =>     PMA_REG_CDR_READY_THD                      ,   
        CP_LANE2_PMA_REG_RX_RESERVED_65                               =>     PMA_REG_RX_RESERVED_65                     ,   
        CP_LANE2_PMA_REG_RX_PCLK_EDGE_SEL                             =>     PMA_REG_RX_PCLK_EDGE_SEL                   ,   
        CP_LANE2_PMA_REG_RX_PIBUF_IC                                  =>     PMA_REG_RX_PIBUF_IC                        ,   
        CP_LANE2_PMA_REG_RX_RESERVED_69                               =>     PMA_REG_RX_RESERVED_69                     ,   
        CP_LANE2_PMA_REG_RX_DCC_IC_RX                                 =>     PMA_REG_RX_DCC_IC_RX                       ,   
        CP_LANE2_PMA_REG_CDR_READY_CHECK_CTRL                         =>     PMA_REG_CDR_READY_CHECK_CTRL               ,   
        CP_LANE2_PMA_REG_RX_ICTRL_TRX                                 =>     PMA_REG_RX_ICTRL_TRX                       ,   
        CP_LANE2_PMA_REG_RX_RESERVED_77_76                            =>     PMA_REG_RX_RESERVED_77_76                  ,   
        CP_LANE2_PMA_REG_RX_RESERVED_79_78                            =>     PMA_REG_RX_RESERVED_79_78                  ,   
        CP_LANE2_PMA_REG_RX_RESERVED_81_80                            =>     PMA_REG_RX_RESERVED_81_80                  ,   
        CP_LANE2_PMA_REG_RX_ICTRL_PIBUF                               =>     PMA_REG_RX_ICTRL_PIBUF                     ,   
        CP_LANE2_PMA_REG_RX_ICTRL_PI                                  =>     PMA_REG_RX_ICTRL_PI                        ,   
        CP_LANE2_PMA_REG_RX_ICTRL_DCC                                 =>     PMA_REG_RX_ICTRL_DCC                       ,   
        CP_LANE2_PMA_REG_RX_RESERVED_89_88                            =>     PMA_REG_RX_RESERVED_89_88                  ,   
        CP_LANE2_PMA_REG_TX_RATE                                      =>     PMA_REG_TX_RATE                            ,   
        CP_LANE2_PMA_REG_RX_RESERVED_92                               =>     PMA_REG_RX_RESERVED_92                     ,   
        CP_LANE2_PMA_REG_TX_RATE_EN                                   =>     PMA_REG_TX_RATE_EN                         ,   
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N                         =>     PMA_REG_RX_TX2RX_PLPBK_RST_N               ,   
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                      =>     PMA_REG_RX_TX2RX_PLPBK_RST_N_EN            ,   
        CP_LANE2_PMA_REG_RX_TX2RX_PLPBK_EN                            =>     PMA_REG_RX_TX2RX_PLPBK_EN                  ,   
        CP_LANE2_PMA_REG_TXCLK_SEL                                    =>     PMA_REG_TXCLK_SEL                          ,   
        CP_LANE2_PMA_REG_RX_DATA_POLARITY                             =>     PMA_REG_RX_DATA_POLARITY                   ,   
        CP_LANE2_PMA_REG_RX_ERR_INSERT                                =>     PMA_REG_RX_ERR_INSERT                      ,   
        CP_LANE2_PMA_REG_UDP_CHK_EN                                   =>     PMA_REG_UDP_CHK_EN                         ,   
        CP_LANE2_PMA_REG_PRBS_SEL                                     =>     PMA_REG_PRBS_SEL                           ,   
        CP_LANE2_PMA_REG_PRBS_CHK_EN                                  =>     PMA_REG_PRBS_CHK_EN                        ,   
        CP_LANE2_PMA_REG_PRBS_CHK_WIDTH_SEL                           =>     PMA_REG_PRBS_CHK_WIDTH_SEL                 ,   
        CP_LANE2_PMA_REG_BIST_CHK_PAT_SEL                             =>     PMA_REG_BIST_CHK_PAT_SEL                   ,   
        CP_LANE2_PMA_REG_LOAD_ERR_CNT                                 =>     PMA_REG_LOAD_ERR_CNT                       ,   
        CP_LANE2_PMA_REG_CHK_COUNTER_EN                               =>     PMA_REG_CHK_COUNTER_EN                     ,   
        CP_LANE2_PMA_REG_CDR_PROP_GAIN                                =>     PMA_REG_CDR_PROP_GAIN                      ,   
        CP_LANE2_PMA_REG_CDR_PROP_TURBO_GAIN                          =>     PMA_REG_CDR_PROP_TURBO_GAIN                ,   
        CP_LANE2_PMA_REG_CDR_INT_GAIN                                 =>     PMA_REG_CDR_INT_GAIN                       ,   
        CP_LANE2_PMA_REG_CDR_INT_TURBO_GAIN                           =>     PMA_REG_CDR_INT_TURBO_GAIN                 ,   
        CP_LANE2_PMA_REG_CDR_INT_SAT_MAX                              =>     PMA_REG_CDR_INT_SAT_MAX                    ,   
        CP_LANE2_PMA_REG_CDR_INT_SAT_MIN                              =>     PMA_REG_CDR_INT_SAT_MIN                    ,   
        CP_LANE2_PMA_REG_CDR_INT_RST                                  =>     PMA_REG_CDR_INT_RST                        ,   
        CP_LANE2_PMA_REG_CDR_INT_RST_OW                               =>     PMA_REG_CDR_INT_RST_OW                     ,   
        CP_LANE2_PMA_REG_CDR_PROP_RST                                 =>     PMA_REG_CDR_PROP_RST                       ,   
        CP_LANE2_PMA_REG_CDR_PROP_RST_OW                              =>     PMA_REG_CDR_PROP_RST_OW                    ,   
        CP_LANE2_PMA_REG_CDR_LOCK_RST                                 =>     PMA_REG_CDR_LOCK_RST                       ,   
        CP_LANE2_PMA_REG_CDR_LOCK_RST_OW                              =>     PMA_REG_CDR_LOCK_RST_OW                    ,   
        CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_SEL                          =>     PMA_REG_CDR_RX_PI_FORCE_SEL                ,   
        CP_LANE2_PMA_REG_CDR_RX_PI_FORCE_D                            =>     PMA_REG_CDR_RX_PI_FORCE_D                  ,   
        CP_LANE2_PMA_REG_CDR_LOCK_TIMER                               =>     PMA_REG_CDR_LOCK_TIMER                     ,   
        CP_LANE2_PMA_REG_CDR_TURBO_MODE_TIMER                         =>     PMA_REG_CDR_TURBO_MODE_TIMER               ,   
        CP_LANE2_PMA_REG_CDR_LOCK_VAL                                 =>     PMA_REG_CDR_LOCK_VAL                       ,   
        CP_LANE2_PMA_REG_CDR_LOCK_OW                                  =>     PMA_REG_CDR_LOCK_OW                        ,   
        CP_LANE2_PMA_REG_CDR_INT_SAT_DET_EN                           =>     PMA_REG_CDR_INT_SAT_DET_EN                 ,   
        CP_LANE2_PMA_REG_CDR_SAT_AUTO_DIS                             =>     PMA_REG_CDR_SAT_AUTO_DIS                   ,   
        CP_LANE2_PMA_REG_CDR_GAIN_AUTO                                =>     PMA_REG_CDR_GAIN_AUTO                      ,   
        CP_LANE2_PMA_REG_CDR_TURBO_GAIN_AUTO                          =>     PMA_REG_CDR_TURBO_GAIN_AUTO                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_171_167                          =>     PMA_REG_RX_RESERVED_171_167                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_175_172                          =>     PMA_REG_RX_RESERVED_175_172                ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_EN                        =>     PMA_REG_CDR_SAT_DET_STATUS_EN              ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                  =>     PMA_REG_CDR_SAT_DET_STATUS_RESET_EN        ,   
        CP_LANE2_PMA_REG_CDR_PI_CTRL_RST                              =>     PMA_REG_CDR_PI_CTRL_RST                    ,   
        CP_LANE2_PMA_REG_CDR_PI_CTRL_RST_OW                           =>     PMA_REG_CDR_PI_CTRL_RST_OW                 ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_RST                              =>     PMA_REG_CDR_SAT_DET_RST                    ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_RST_OW                           =>     PMA_REG_CDR_SAT_DET_RST_OW                 ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST                       =>     PMA_REG_CDR_SAT_DET_STICKY_RST             ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                    =>     PMA_REG_CDR_SAT_DET_STICKY_RST_OW          ,   
        CP_LANE2_PMA_REG_CDR_SIGDET_STATUS_DIS                        =>     PMA_REG_CDR_SIGDET_STATUS_DIS              ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_TIMER                            =>     PMA_REG_CDR_SAT_DET_TIMER                  ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_VAL                       =>     PMA_REG_CDR_SAT_DET_STATUS_VAL             ,   
        CP_LANE2_PMA_REG_CDR_SAT_DET_STATUS_OW                        =>     PMA_REG_CDR_SAT_DET_STATUS_OW              ,   
        CP_LANE2_PMA_REG_CDR_TURBO_MODE_EN                            =>     PMA_REG_CDR_TURBO_MODE_EN                  ,   
        CP_LANE2_PMA_REG_RX_RESERVED_190                              =>     PMA_REG_RX_RESERVED_190                    ,   
        CP_LANE2_PMA_REG_RX_RESERVED_193_191                          =>     PMA_REG_RX_RESERVED_193_191                ,   
        CP_LANE2_PMA_REG_CDR_STATUS_FIFO_EN                           =>     PMA_REG_CDR_STATUS_FIFO_EN                 ,   
        CP_LANE2_PMA_REG_PMA_TEST_SEL                                 =>     PMA_REG_PMA_TEST_SEL                       ,   
        CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MIN                          =>     PMA_REG_OOB_COMWAKE_GAP_MIN                ,   
        CP_LANE2_PMA_REG_OOB_COMWAKE_GAP_MAX                          =>     PMA_REG_OOB_COMWAKE_GAP_MAX                ,   
        CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MIN                          =>     PMA_REG_OOB_COMINIT_GAP_MIN                ,   
        CP_LANE2_PMA_REG_OOB_COMINIT_GAP_MAX                          =>     PMA_REG_OOB_COMINIT_GAP_MAX                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_227_226                          =>     PMA_REG_RX_RESERVED_227_226                ,   
        CP_LANE2_PMA_REG_COMWAKE_STATUS_CLEAR                         =>     PMA_REG_COMWAKE_STATUS_CLEAR               ,   
        CP_LANE2_PMA_REG_COMINIT_STATUS_CLEAR                         =>     PMA_REG_COMINIT_STATUS_CLEAR               ,   
        CP_LANE2_PMA_REG_RX_SYNC_RST_N_EN                             =>     PMA_REG_RX_SYNC_RST_N_EN                   ,   
        CP_LANE2_PMA_REG_RX_SYNC_RST_N                                =>     PMA_REG_RX_SYNC_RST_N                      ,   
        CP_LANE2_PMA_REG_RX_RESERVED_233_232                          =>     PMA_REG_RX_RESERVED_233_232                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_235_234                          =>     PMA_REG_RX_RESERVED_235_234                ,   
        CP_LANE2_PMA_REG_RX_SATA_COMINIT_OW                           =>     PMA_REG_RX_SATA_COMINIT_OW                 ,   
        CP_LANE2_PMA_REG_RX_SATA_COMINIT                              =>     PMA_REG_RX_SATA_COMINIT                    ,   
        CP_LANE2_PMA_REG_RX_SATA_COMWAKE_OW                           =>     PMA_REG_RX_SATA_COMWAKE_OW                 ,   
        CP_LANE2_PMA_REG_RX_SATA_COMWAKE                              =>     PMA_REG_RX_SATA_COMWAKE                    ,   
        CP_LANE2_PMA_REG_RX_RESERVED_241_240                          =>     PMA_REG_RX_RESERVED_241_240                ,   
        CP_LANE2_PMA_REG_RX_DCC_DISABLE                               =>     PMA_REG_RX_DCC_DISABLE                     ,   
        CP_LANE2_PMA_REG_RX_RESERVED_243                              =>     PMA_REG_RX_RESERVED_243                    ,   
        CP_LANE2_PMA_REG_RX_SLIP_SEL_EN                               =>     PMA_REG_RX_SLIP_SEL_EN                     ,   
        CP_LANE2_PMA_REG_RX_SLIP_SEL                                  =>     PMA_REG_RX_SLIP_SEL                        ,   
        CP_LANE2_PMA_REG_RX_SLIP_EN                                   =>     PMA_REG_RX_SLIP_EN                         ,   
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS_SEL                         =>     PMA_REG_RX_SIGDET_STATUS_SEL               ,   
        CP_LANE2_PMA_REG_RX_SIGDET_FSM_RST_N                          =>     PMA_REG_RX_SIGDET_FSM_RST_N                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_254                              =>     PMA_REG_RX_RESERVED_254                    ,   
        CP_LANE2_PMA_REG_RX_SIGDET_STATUS                             =>     PMA_REG_RX_SIGDET_STATUS                   ,   
        CP_LANE2_PMA_REG_RX_SIGDET_VTH                                =>     PMA_REG_RX_SIGDET_VTH                      ,   
        CP_LANE2_PMA_REG_RX_SIGDET_GRM                                =>     PMA_REG_RX_SIGDET_GRM                      ,   
        CP_LANE2_PMA_REG_RX_SIGDET_PULSE_EXT                          =>     PMA_REG_RX_SIGDET_PULSE_EXT                ,   
        CP_LANE2_PMA_REG_RX_SIGDET_CH2_SEL                            =>     PMA_REG_RX_SIGDET_CH2_SEL                  ,   
        CP_LANE2_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                     =>     PMA_REG_RX_SIGDET_CH2_CHK_WINDOW           ,   
        CP_LANE2_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                      =>     PMA_REG_RX_SIGDET_CHK_WINDOW_EN            ,   
        CP_LANE2_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                =>     PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING      ,   
        CP_LANE2_PMA_REG_SLIP_FIFO_INV_EN                             =>     PMA_REG_SLIP_FIFO_INV_EN                   ,   
        CP_LANE2_PMA_REG_SLIP_FIFO_INV                                =>     PMA_REG_SLIP_FIFO_INV                      ,   
        CP_LANE2_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                  =>     PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL        ,   
        CP_LANE2_PMA_REG_RX_SIGDET_4OOB_DET_SEL                       =>     PMA_REG_RX_SIGDET_4OOB_DET_SEL             ,   
        CP_LANE2_PMA_REG_RX_RESERVED_285_283                          =>     PMA_REG_RX_RESERVED_285_283                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_286                              =>     PMA_REG_RX_RESERVED_286                    ,   
        CP_LANE2_PMA_REG_RX_SIGDET_IC_I                               =>     PMA_REG_RX_SIGDET_IC_I                     ,   
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                   =>     PMA_REG_RX_OOB_DETECTOR_RESET_N_OW         ,   
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_RESET_N                      =>     PMA_REG_RX_OOB_DETECTOR_RESET_N            ,   
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD_OW                        =>     PMA_REG_RX_OOB_DETECTOR_PD_OW              ,   
        CP_LANE2_PMA_REG_RX_OOB_DETECTOR_PD                           =>     PMA_REG_RX_OOB_DETECTOR_PD                 ,   
        CP_LANE2_PMA_REG_RX_LS_MODE_EN                                =>     PMA_REG_RX_LS_MODE_EN                      ,   
        CP_LANE2_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL          ,   
        CP_LANE2_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL          ,   
        CP_LANE2_PMA_REG_RX_EQ1_R_SET_TOP                             =>     PMA_REG_RX_EQ1_R_SET_TOP                   ,   
        CP_LANE2_PMA_REG_RX_EQ1_R_SET_FB                              =>     PMA_REG_RX_EQ1_R_SET_FB                    ,   
        CP_LANE2_PMA_REG_RX_EQ1_C_SET_FB                              =>     PMA_REG_RX_EQ1_C_SET_FB                    ,   
        CP_LANE2_PMA_REG_RX_EQ1_OFF                                   =>     PMA_REG_RX_EQ1_OFF                         ,   
        CP_LANE2_PMA_REG_RX_EQ2_R_SET_TOP                             =>     PMA_REG_RX_EQ2_R_SET_TOP                   ,   
        CP_LANE2_PMA_REG_RX_EQ2_R_SET_FB                              =>     PMA_REG_RX_EQ2_R_SET_FB                    ,   
        CP_LANE2_PMA_REG_RX_EQ2_C_SET_FB                              =>     PMA_REG_RX_EQ2_C_SET_FB                    ,   
        CP_LANE2_PMA_REG_RX_EQ2_OFF                                   =>     PMA_REG_RX_EQ2_OFF                         ,   
        CP_LANE2_PMA_REG_EQ_DAC                                       =>     PMA_REG_EQ_DAC                             ,   
        CP_LANE2_PMA_REG_RX_ICTRL_EQ                                  =>     PMA_REG_RX_ICTRL_EQ                        ,   
        CP_LANE2_PMA_REG_EQ_DC_CALIB_EN                               =>     PMA_REG_EQ_DC_CALIB_EN                     ,   
        CP_LANE2_PMA_REG_EQ_DC_CALIB_SEL                              =>     PMA_REG_EQ_DC_CALIB_SEL                    ,   
        CP_LANE2_PMA_REG_RX_RESERVED_337_330                          =>     PMA_REG_RX_RESERVED_337_330                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_345_338                          =>     PMA_REG_RX_RESERVED_345_338                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_353_346                          =>     PMA_REG_RX_RESERVED_353_346                ,   
        CP_LANE2_PMA_REG_RX_RESERVED_361_354                          =>     PMA_REG_RX_RESERVED_361_354                ,   
        CP_LANE2_PMA_CTLE_CTRL_REG_I                                  =>     PMA_CTLE_CTRL_REG_I                        ,   
        CP_LANE2_PMA_CTLE_REG_FORCE_SEL_I                             =>     PMA_CTLE_REG_FORCE_SEL_I                   ,   
        CP_LANE2_PMA_CTLE_REG_HOLD_I                                  =>     PMA_CTLE_REG_HOLD_I                        ,   
        CP_LANE2_PMA_CTLE_REG_INIT_DAC_I                              =>     PMA_CTLE_REG_INIT_DAC_I                    ,   
        CP_LANE2_PMA_CTLE_REG_POLARITY_I                              =>     PMA_CTLE_REG_POLARITY_I                    ,   
        CP_LANE2_PMA_CTLE_REG_SHIFTER_GAIN_I                          =>     PMA_CTLE_REG_SHIFTER_GAIN_I                ,   
        CP_LANE2_PMA_CTLE_REG_THRESHOLD_I                             =>     PMA_CTLE_REG_THRESHOLD_I                   ,   
        CP_LANE2_PMA_REG_RX_RES_TRIM_EN                               =>     PMA_REG_RX_RES_TRIM_EN                     ,   
        CP_LANE2_PMA_REG_RX_RESERVED_393_389                          =>     PMA_REG_RX_RESERVED_393_389                ,   
        CP_LANE2_PMA_CFG_RX_LANE_POWERUP                              =>     PMA_CFG_RX_LANE_POWERUP                    ,   
        CP_LANE2_PMA_CFG_RX_PMA_RSTN                                  =>     PMA_CFG_RX_PMA_RSTN                        ,   
        CP_LANE2_PMA_INT_PMA_RX_MASK_0                                =>     PMA_INT_PMA_RX_MASK_0                      ,   
        CP_LANE2_PMA_INT_PMA_RX_CLR_0                                 =>     PMA_INT_PMA_RX_CLR_0                       ,   
        CP_LANE2_PMA_CFG_CTLE_ADP_RSTN                                =>     PMA_CFG_CTLE_ADP_RSTN                      ,   
        CP_LANE2_PMA_REG_TX_PD                                        =>     PMA_REG_TX_PD                              ,   
        CP_LANE2_PMA_REG_TX_PD_OW                                     =>     PMA_REG_TX_PD_OW                           ,   
        CP_LANE2_PMA_REG_TX_MAIN_PRE_Z                                =>     PMA_REG_TX_MAIN_PRE_Z                      ,   
        CP_LANE2_PMA_REG_TX_MAIN_PRE_Z_OW                             =>     PMA_REG_TX_MAIN_PRE_Z_OW                   ,   
        CP_LANE2_PMA_REG_TX_BEACON_TIMER_SEL                          =>     PMA_REG_TX_BEACON_TIMER_SEL                ,   
        CP_LANE2_PMA_REG_TX_RXDET_REQ_OW                              =>     PMA_REG_TX_RXDET_REQ_OW                    ,   
        CP_LANE2_PMA_REG_TX_RXDET_REQ                                 =>     PMA_REG_TX_RXDET_REQ                       ,   
        CP_LANE2_PMA_REG_TX_BEACON_EN_OW                              =>     PMA_REG_TX_BEACON_EN_OW                    ,   
        CP_LANE2_PMA_REG_TX_BEACON_EN                                 =>     PMA_REG_TX_BEACON_EN                       ,   
        CP_LANE2_PMA_REG_TX_EI_EN_OW                                  =>     PMA_REG_TX_EI_EN_OW                        ,   
        CP_LANE2_PMA_REG_TX_EI_EN                                     =>     PMA_REG_TX_EI_EN                           ,   
        CP_LANE2_PMA_REG_TX_BIT_CONV                                  =>     PMA_REG_TX_BIT_CONV                        ,   
        CP_LANE2_PMA_REG_TX_RES_CAL                                   =>     PMA_REG_TX_RES_CAL                         ,   
        CP_LANE2_PMA_REG_TX_RESERVED_19                               =>     PMA_REG_TX_RESERVED_19                     ,   
        CP_LANE2_PMA_REG_TX_RESERVED_25_20                            =>     PMA_REG_TX_RESERVED_25_20                 ,   
        CP_LANE2_PMA_REG_TX_RESERVED_33_26                            =>     PMA_REG_TX_RESERVED_33_26                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_41_34                            =>     PMA_REG_TX_RESERVED_41_34                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_49_42                            =>     PMA_REG_TX_RESERVED_49_42                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_57_50                            =>     PMA_REG_TX_RESERVED_57_50                  ,   
        CP_LANE2_PMA_REG_TX_SYNC_OW                                   =>     PMA_REG_TX_SYNC_OW                         ,   
        CP_LANE2_PMA_REG_TX_SYNC                                      =>     PMA_REG_TX_SYNC                            ,   
        CP_LANE2_PMA_REG_TX_PD_POST                                   =>     PMA_REG_TX_PD_POST                         ,   
        CP_LANE2_PMA_REG_TX_PD_POST_OW                                =>     PMA_REG_TX_PD_POST_OW                      ,   
        CP_LANE2_PMA_REG_TX_RESET_N_OW                                =>     PMA_REG_TX_RESET_N_OW                      ,   
        CP_LANE2_PMA_REG_TX_RESET_N                                   =>     PMA_REG_TX_RESET_N                         ,   
        CP_LANE2_PMA_REG_TX_RESERVED_64                               =>     PMA_REG_TX_RESERVED_64                     ,   
        CP_LANE2_PMA_REG_TX_RESERVED_65                               =>     PMA_REG_TX_RESERVED_65                     ,   
        CP_LANE2_PMA_REG_TX_BUSWIDTH_OW                               =>     PMA_REG_TX_BUSWIDTH_OW                     ,   
        CP_LANE2_PMA_REG_TX_BUSWIDTH                                  =>     PMA_REG_TX_BUSWIDTH                        ,   
        CP_LANE2_PMA_REG_PLL_READY_OW                                 =>     PMA_REG_PLL_READY_OW                       ,   
        CP_LANE2_PMA_REG_PLL_READY                                    =>     PMA_REG_PLL_READY                          ,   
        CP_LANE2_PMA_REG_TX_RESERVED_72                               =>     PMA_REG_TX_RESERVED_72                     ,   
        CP_LANE2_PMA_REG_TX_RESERVED_73                               =>     PMA_REG_TX_RESERVED_73                     ,   
        CP_LANE2_PMA_REG_TX_RESERVED_74                               =>     PMA_REG_TX_RESERVED_74                     ,   
        CP_LANE2_PMA_REG_EI_PCLK_DELAY_SEL                            =>     PMA_REG_EI_PCLK_DELAY_SEL                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_77                               =>     PMA_REG_TX_RESERVED_77                     ,   
        CP_LANE2_PMA_REG_TX_RESERVED_83_78                            =>     PMA_REG_TX_RESERVED_83_78                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_89_84                            =>     PMA_REG_TX_RESERVED_89_84                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_95_90                            =>     PMA_REG_TX_RESERVED_95_90                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_101_96                           =>     PMA_REG_TX_RESERVED_101_96                 ,   
        CP_LANE2_PMA_REG_TX_RESERVED_107_102                          =>     PMA_REG_TX_RESERVED_107_102                ,   
        CP_LANE2_PMA_REG_TX_RESERVED_113_108                          =>     PMA_REG_TX_RESERVED_113_108                ,   
        CP_LANE2_PMA_REG_TX_AMP_DAC0                                  =>     PMA_REG_TX_AMP_DAC0                        ,   
        CP_LANE2_PMA_REG_TX_AMP_DAC1                                  =>     PMA_REG_TX_AMP_DAC1                        ,   
        CP_LANE2_PMA_REG_TX_AMP_DAC2                                  =>     PMA_REG_TX_AMP_DAC2                        ,   
        CP_LANE2_PMA_REG_TX_AMP_DAC3                                  =>     PMA_REG_TX_AMP_DAC3                        ,   
        CP_LANE2_PMA_REG_TX_RESERVED_143_138                          =>     PMA_REG_TX_RESERVED_143_138                ,   
        CP_LANE2_PMA_REG_TX_MARGIN                                    =>     PMA_REG_TX_MARGIN                          ,   
        CP_LANE2_PMA_REG_TX_MARGIN_OW                                 =>     PMA_REG_TX_MARGIN_OW                       ,   
        CP_LANE2_PMA_REG_TX_RESERVED_149_148                          =>     PMA_REG_TX_RESERVED_149_148                ,   
        CP_LANE2_PMA_REG_TX_RESERVED_150                              =>     PMA_REG_TX_RESERVED_150                    ,   
        CP_LANE2_PMA_REG_TX_SWING                                     =>     PMA_REG_TX_SWING                           ,   
        CP_LANE2_PMA_REG_TX_SWING_OW                                  =>     PMA_REG_TX_SWING_OW                        ,   
        CP_LANE2_PMA_REG_TX_RESERVED_153                              =>     PMA_REG_TX_RESERVED_153                    ,   
        CP_LANE2_PMA_REG_TX_RXDET_THRESHOLD                           =>     PMA_REG_TX_RXDET_THRESHOLD                 ,   
        CP_LANE2_PMA_REG_TX_RESERVED_157_156                          =>     PMA_REG_TX_RESERVED_157_156                ,   
        CP_LANE2_PMA_REG_TX_BEACON_OSC_CTRL                           =>     PMA_REG_TX_BEACON_OSC_CTRL                 ,   
        CP_LANE2_PMA_REG_TX_RESERVED_160_159                          =>     PMA_REG_TX_RESERVED_160_159                ,   
        CP_LANE2_PMA_REG_TX_RESERVED_162_161                          =>     PMA_REG_TX_RESERVED_162_161                ,   
        CP_LANE2_PMA_REG_TX_TX2RX_SLPBACK_EN                          =>     PMA_REG_TX_TX2RX_SLPBACK_EN                ,   
        CP_LANE2_PMA_REG_TX_PCLK_EDGE_SEL                             =>     PMA_REG_TX_PCLK_EDGE_SEL                   ,   
        CP_LANE2_PMA_REG_TX_RXDET_STATUS_OW                           =>     PMA_REG_TX_RXDET_STATUS_OW                 ,   
        CP_LANE2_PMA_REG_TX_RXDET_STATUS                              =>     PMA_REG_TX_RXDET_STATUS                    ,   
        CP_LANE2_PMA_REG_TX_PRBS_GEN_EN                               =>     PMA_REG_TX_PRBS_GEN_EN                     ,   
        CP_LANE2_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                        =>     PMA_REG_TX_PRBS_GEN_WIDTH_SEL              ,   
        CP_LANE2_PMA_REG_TX_PRBS_SEL                                  =>     PMA_REG_TX_PRBS_SEL                        ,   
        CP_LANE2_PMA_REG_TX_UDP_DATA_7_TO_0                           =>     PMA_REG_TX_UDP_DATA_7_TO_0                 ,   
        CP_LANE2_PMA_REG_TX_UDP_DATA_15_TO_8                          =>     PMA_REG_TX_UDP_DATA_15_TO_8                ,   
        CP_LANE2_PMA_REG_TX_UDP_DATA_19_TO_16                         =>     PMA_REG_TX_UDP_DATA_19_TO_16               ,   
        CP_LANE2_PMA_REG_TX_RESERVED_192                              =>     PMA_REG_TX_RESERVED_192                    ,   
        CP_LANE2_PMA_REG_TX_FIFO_WP_CTRL                              =>     PMA_REG_TX_FIFO_WP_CTRL                    ,   
        CP_LANE2_PMA_REG_TX_FIFO_EN                                   =>     PMA_REG_TX_FIFO_EN                         ,   
        CP_LANE2_PMA_REG_TX_DATA_MUX_SEL                              =>     PMA_REG_TX_DATA_MUX_SEL                    ,   
        CP_LANE2_PMA_REG_TX_ERR_INSERT                                =>     PMA_REG_TX_ERR_INSERT                      ,   
        CP_LANE2_PMA_REG_TX_RESERVED_203_200                          =>     PMA_REG_TX_RESERVED_203_200                ,   
        CP_LANE2_PMA_REG_TX_RESERVED_204                              =>     PMA_REG_TX_RESERVED_204                    ,   
        CP_LANE2_PMA_REG_TX_SATA_EN                                   =>     PMA_REG_TX_SATA_EN                         ,   
        CP_LANE2_PMA_REG_TX_RESERVED_207_206                          =>     PMA_REG_TX_RESERVED_207_206                ,   
        CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                     =>     PMA_REG_RATE_CHANGE_TXPCLK_ON_OW           ,   
        CP_LANE2_PMA_REG_RATE_CHANGE_TXPCLK_ON                        =>     PMA_REG_RATE_CHANGE_TXPCLK_ON              ,   
        CP_LANE2_PMA_REG_TX_CFG_POST1                                 =>     PMA_REG_TX_CFG_POST1                       ,   
        CP_LANE2_PMA_REG_TX_CFG_POST2                                 =>     PMA_REG_TX_CFG_POST2                       ,   
        CP_LANE2_PMA_REG_TX_DEEMP                                     =>     PMA_REG_TX_DEEMP                           ,   
        CP_LANE2_PMA_REG_TX_DEEMP_OW                                  =>     PMA_REG_TX_DEEMP_OW                        ,   
        CP_LANE2_PMA_REG_TX_RESERVED_224_223                          =>     PMA_REG_TX_RESERVED_224_223                ,   
        CP_LANE2_PMA_REG_TX_RESERVED_225                              =>     PMA_REG_TX_RESERVED_225                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_229_226                          =>     PMA_REG_TX_RESERVED_229_226                ,   
        CP_LANE2_PMA_REG_TX_OOB_DELAY_SEL                             =>     PMA_REG_TX_OOB_DELAY_SEL                   ,   
        CP_LANE2_PMA_REG_TX_POLARITY                                  =>     PMA_REG_TX_POLARITY                        ,   
        CP_LANE2_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                       =>     PMA_REG_ANA_TX_JTAG_DATA_O_SEL             ,   
        CP_LANE2_PMA_REG_TX_RESERVED_236                              =>     PMA_REG_TX_RESERVED_236                    ,   
        CP_LANE2_PMA_REG_TX_LS_MODE_EN                                =>     PMA_REG_TX_LS_MODE_EN                      ,   
        CP_LANE2_PMA_REG_TX_JTAG_MODE_EN_OW                           =>     PMA_REG_TX_JTAG_MODE_EN_OW                 ,   
        CP_LANE2_PMA_REG_TX_JTAG_MODE_EN                              =>     PMA_REG_TX_JTAG_MODE_EN                    ,   
        CP_LANE2_PMA_REG_RX_JTAG_MODE_EN_OW                           =>     PMA_REG_RX_JTAG_MODE_EN_OW                 ,   
        CP_LANE2_PMA_REG_RX_JTAG_MODE_EN                              =>     PMA_REG_RX_JTAG_MODE_EN                    ,   
        CP_LANE2_PMA_REG_RX_JTAG_OE                                   =>     PMA_REG_RX_JTAG_OE                         ,   
        CP_LANE2_PMA_REG_RX_ACJTAG_VHYSTSEL                           =>     PMA_REG_RX_ACJTAG_VHYSTSEL                 ,   
        CP_LANE2_PMA_REG_TX_RES_CAL_EN                                =>     PMA_REG_TX_RES_CAL_EN                      ,   
        CP_LANE2_PMA_REG_RX_TERM_MODE_CTRL                            =>     PMA_REG_RX_TERM_MODE_CTRL                  ,   
        CP_LANE2_PMA_REG_TX_RESERVED_251_250                          =>     PMA_REG_TX_RESERVED_251_250                ,   
        CP_LANE2_PMA_REG_PLPBK_TXPCLK_EN                              =>     PMA_REG_PLPBK_TXPCLK_EN                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_253                              =>     PMA_REG_TX_RESERVED_253                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_254                              =>     PMA_REG_TX_RESERVED_254                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_255                              =>     PMA_REG_TX_RESERVED_255                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_256                              =>     PMA_REG_TX_RESERVED_256                    ,   
        CP_LANE2_PMA_REG_TX_RESERVED_257                              =>     PMA_REG_TX_RESERVED_257                    ,   
        CP_LANE2_PMA_REG_TX_PH_SEL                                    =>     PMA_REG_TX_PH_SEL                          ,   
        CP_LANE2_PMA_REG_TX_CFG_PRE                                   =>     PMA_REG_TX_CFG_PRE                         ,   
        CP_LANE2_PMA_REG_TX_CFG_MAIN                                  =>     PMA_REG_TX_CFG_MAIN                        ,   
        CP_LANE2_PMA_REG_CFG_POST                                     =>     PMA_REG_CFG_POST                           ,   
        CP_LANE2_PMA_REG_PD_MAIN                                      =>     PMA_REG_PD_MAIN                            ,   
        CP_LANE2_PMA_REG_PD_PRE                                       =>     PMA_REG_PD_PRE                             ,   
        CP_LANE2_PMA_REG_TX_LS_DATA                                   =>     PMA_REG_TX_LS_DATA                         ,   
        CP_LANE2_PMA_REG_TX_DCC_BUF_SZ_SEL                            =>     PMA_REG_TX_DCC_BUF_SZ_SEL                  ,   
        CP_LANE2_PMA_REG_TX_DCC_CAL_CUR_TUNE                          =>     PMA_REG_TX_DCC_CAL_CUR_TUNE                ,   
        CP_LANE2_PMA_REG_TX_DCC_CAL_EN                                =>     PMA_REG_TX_DCC_CAL_EN                      ,   
        CP_LANE2_PMA_REG_TX_DCC_CUR_SS                                =>     PMA_REG_TX_DCC_CUR_SS                      ,   
        CP_LANE2_PMA_REG_TX_DCC_FA_CTRL                               =>     PMA_REG_TX_DCC_FA_CTRL                     ,   
        CP_LANE2_PMA_REG_TX_DCC_RI_CTRL                               =>     PMA_REG_TX_DCC_RI_CTRL                     ,   
        CP_LANE2_PMA_REG_ATB_SEL_2_TO_0                               =>     PMA_REG_ATB_SEL_2_TO_0                     ,   
        CP_LANE2_PMA_REG_ATB_SEL_9_TO_3                               =>     PMA_REG_ATB_SEL_9_TO_3                     ,   
        CP_LANE2_PMA_REG_TX_CFG_7_TO_0                                =>     PMA_REG_TX_CFG_7_TO_0                      ,   
        CP_LANE2_PMA_REG_TX_CFG_15_TO_8                               =>     PMA_REG_TX_CFG_15_TO_8                     ,   
        CP_LANE2_PMA_REG_TX_CFG_23_TO_16                              =>     PMA_REG_TX_CFG_23_TO_16                    ,   
        CP_LANE2_PMA_REG_TX_CFG_31_TO_24                              =>     PMA_REG_TX_CFG_31_TO_24                    ,   
        CP_LANE2_PMA_REG_TX_OOB_EI_EN                                 =>     PMA_REG_TX_OOB_EI_EN                       ,   
        CP_LANE2_PMA_REG_TX_OOB_EI_EN_OW                              =>     PMA_REG_TX_OOB_EI_EN_OW                    ,   
        CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED                         =>     PMA_REG_TX_BEACON_EN_DELAYED               ,   
        CP_LANE2_PMA_REG_TX_BEACON_EN_DELAYED_OW                      =>     PMA_REG_TX_BEACON_EN_DELAYED_OW            ,   
        CP_LANE2_PMA_REG_TX_JTAG_DATA                                 =>     PMA_REG_TX_JTAG_DATA                       ,   
        CP_LANE2_PMA_REG_TX_RXDET_TIMER_SEL                           =>     PMA_REG_TX_RXDET_TIMER_SEL                 ,   
        CP_LANE2_PMA_REG_TX_CFG1_7_0                                  =>     PMA_REG_TX_CFG1_7_0                        ,   
        CP_LANE2_PMA_REG_TX_CFG1_15_8                                 =>     PMA_REG_TX_CFG1_15_8                       ,   
        CP_LANE2_PMA_REG_TX_CFG1_23_16                                =>     PMA_REG_TX_CFG1_23_16                      ,   
        CP_LANE2_PMA_REG_TX_CFG1_31_24                                =>     PMA_REG_TX_CFG1_31_24                      ,   
        CP_LANE2_PMA_REG_CFG_LANE_POWERUP                             =>     PMA_REG_CFG_LANE_POWERUP                   ,   
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                  =>     PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH        ,   
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_PISO                     =>     PMA_REG_CFG_TX_LANE_POWERUP_PISO           ,   
        CP_LANE2_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                   =>     PMA_REG_CFG_TX_LANE_POWERUP_DRIVER            
    )
    port map
    (
        PAD_TX_SDN2                               =>      P_TX_SDN                          ,//PAD PIN  
        PAD_TX_SDP2                               =>      P_TX_SDP                          ,//PAD PIN  
        PCS_RX_MCB_STATUS[2]                    =>      P_PCS_RX_MCB_STATUS               ,
        PCS_LSM_SYNCED[2]                       =>      P_PCS_LSM_SYNCED                  ,
        CFG_READY_2                            =>      P_CFG_READY                       ,
        CFG_RDATA_2                            =>      P_CFG_RDATA                       ,
        CFG_INT_2                              =>      P_CFG_INT                         ,
        RDATA_2                                =>      P_RDATA                           ,
        RCLK2FABRIC[2]                          =>      P_RCLK2FABRIC                     ,
        TCLK2FABRIC[2]                          =>      P_TCLK2FABRIC                     ,
        RX_SIGDET_STATUS_2                     =>      P_RX_SIGDET_STATUS                ,
        RX_SATA_COMINIT_2                      =>      P_RX_SATA_COMINIT                 ,
        RX_SATA_COMWAKE_2                      =>      P_RX_SATA_COMWAKE                 ,
        RX_LS_DATA_2                           =>      P_RX_LS_DATA                      ,
        RX_READY_2                             =>      P_RX_READY                        ,
        TEST_STATUS_2                          =>      P_TEST_STATUS                     ,
        TX_RXDET_STATUS_2                      =>      P_TX_RXDET_STATUS                 ,
        CA_ALIGN_RX[2]                          =>      P_CA_ALIGN_RX                     ,
        CA_ALIGN_TX[2]                          =>      P_CA_ALIGN_TX                     ,
        //PMA_RCLK                               =>      PMA_RCLK                          ,       
        LANE_COUT_BUS_FORWARD0                  =>      LANE_COUT_BUS_FORWARD[0]           ,
        LANE_COUT_BUS_FORWARD1                  =>      LANE_COUT_BUS_FORWARD[1]           ,
        LANE_COUT_BUS_FORWARD2                  =>      LANE_COUT_BUS_FORWARD[2]           ,
        LANE_COUT_BUS_FORWARD3                  =>      LANE_COUT_BUS_FORWARD[3]           ,
        LANE_COUT_BUS_FORWARD4                  =>      LANE_COUT_BUS_FORWARD[4]           ,
        LANE_COUT_BUS_FORWARD5                  =>      LANE_COUT_BUS_FORWARD[5]           ,
        LANE_COUT_BUS_FORWARD6                  =>      LANE_COUT_BUS_FORWARD[6]           ,
        LANE_COUT_BUS_FORWARD7                  =>      LANE_COUT_BUS_FORWARD[7]           ,
        LANE_COUT_BUS_FORWARD8                  =>      LANE_COUT_BUS_FORWARD[8]           ,
        LANE_COUT_BUS_FORWARD9                  =>      LANE_COUT_BUS_FORWARD[9]           ,
        LANE_COUT_BUS_FORWARD10                 =>      LANE_COUT_BUS_FORWARD[10]           ,
        LANE_COUT_BUS_FORWARD11                 =>      LANE_COUT_BUS_FORWARD[11]           ,
        LANE_COUT_BUS_FORWARD12                 =>      LANE_COUT_BUS_FORWARD[12]           ,
        LANE_COUT_BUS_FORWARD13                 =>      LANE_COUT_BUS_FORWARD[13]           ,
        LANE_COUT_BUS_FORWARD14                 =>      LANE_COUT_BUS_FORWARD[14]           ,
        LANE_COUT_BUS_FORWARD15                 =>      LANE_COUT_BUS_FORWARD[15]           ,
        LANE_COUT_BUS_FORWARD16                 =>      LANE_COUT_BUS_FORWARD[16]           ,
        LANE_COUT_BUS_FORWARD17                 =>      LANE_COUT_BUS_FORWARD[17]           ,
        LANE_COUT_BUS_FORWARD18                 =>      LANE_COUT_BUS_FORWARD[18]           ,
        APATTERN_STATUS_COUT                   =>      APATTERN_STATUS_COUT              ,       
        TXPCLK_PLL_2                             =>      TXPCLK_PLL                        ,
        PAD_RX_SDN2                               =>      P_RX_SDN                          ,//PAD PIN  
        PAD_RX_SDP2                               =>      P_RX_SDP                          ,//PAD PIN  
        RX2_CLK_FR_CORE                       =>      P_RX_CLK_FR_CORE                  ,
        RCLK2_2_FR_CORE                        =>      P_RCLK2_FR_CORE                   ,
        TX2_CLK_FR_CORE                       =>      P_TX_CLK_FR_CORE                  ,
        TCLK2_2_FR_CORE                        =>      P_TCLK2_FR_CORE                   ,
        PCS_TX_RST_2                           =>      P_PCS_TX_RST                      ,
        PCS_RX_RST_2                           =>      P_PCS_RX_RST                      ,
        PCS_CB_RST_2                           =>      P_PCS_CB_RST                      ,
        RXGEAR_SLIP_2                          =>      P_RXGEAR_SLIP                     ,
        CFG_CLK_2                              =>      P_CFG_CLK                         ,
        CFG_RST_2                              =>      P_CFG_RST                         ,
        CFG_PSEL_2                             =>      P_CFG_PSEL                        ,
        CFG_ENABLE_2                           =>      P_CFG_ENABLE                      ,
        CFG_WRITE_2                            =>      P_CFG_WRITE                       ,
        CFG_ADDR_2                             =>      P_CFG_ADDR                        ,
        CFG_WDATA_2                            =>      P_CFG_WDATA                       ,
        TDATA_2                                =>      P_TDATA                           ,
        PCS_WORD_ALIGN_EN[2]                    =>      P_PCS_WORD_ALIGN_EN               ,
        RX_POLARITY_INVERT[2]                   =>      P_RX_POLARITY_INVERT              ,
        CEB_ADETECT_EN[2]                       =>      P_CEB_ADETECT_EN                  ,
        PCS_MCB_EXT_EN[2]                       =>      P_PCS_MCB_EXT_EN                  ,
        PCS_NEAREND_LOOP[2]                     =>      P_PCS_NEAREND_LOOP                ,
        PCS_FAREND_LOOP[2]                      =>      P_PCS_FAREND_LOOP                 ,
        PMA_NEAREND_PLOOP[2]                    =>      P_PMA_NEAREND_PLOOP               ,
        PMA_NEAREND_SLOOP[2]                    =>      P_PMA_NEAREND_SLOOP               ,
        PMA_FAREND_PLOOP[2]                     =>      P_PMA_FAREND_PLOOP                ,
        LANE_PD_2                              =>      P_LANE_PD                         ,
        LANE_RST_2                             =>      P_LANE_RST                        ,
        RX_LANE_PD_2                           =>      P_RX_LANE_PD                      ,
        RX_PMA_RST_2                           =>      P_RX_PMA_RST                      ,
        CTLE_ADP_RST_2                         =>      P_CTLE_ADP_RST                    ,
        TX_DEEMP_2                             =>      P_TX_DEEMP                        ,
        TX_LS_DATA_2                           =>      P_TX_LS_DATA                      ,
        TX_BEACON_EN_2                         =>      P_TX_BEACON_EN                    ,
        TX_SWING_2                             =>      P_TX_SWING                        ,
        TX_RXDET_REQ_2                         =>      P_TX_RXDET_REQ                    ,
        TX_RATE_2                              =>      P_TX_RATE                         ,
        TX_BUSWIDTH_2                          =>      P_TX_BUSWIDTH                     ,
        TX_MARGIN_2                            =>      P_TX_MARGIN                       ,
        TX_PMA_RST_2                           =>      P_TX_PMA_RST                      ,
        TX_LANE_PD_CLKPATH_2                   =>      P_TX_LANE_PD_CLKPATH              ,
        TX_LANE_PD_PISO_2                      =>      P_TX_LANE_PD_PISO                 ,
        TX_LANE_PD_DRIVER_2                    =>      P_TX_LANE_PD_DRIVER               ,
        RX_RATE_2                              =>      P_RX_RATE                         ,
        RX_BUSWIDTH_2                          =>      P_RX_BUSWIDTH                     ,
        RX_HIGHZ_2                             =>      P_RX_HIGHZ                        ,
        CIM_CLK_ALIGNER_RX2                   =>      P_CIM_CLK_ALIGNER_RX              ,
        CIM_CLK_ALIGNER_TX2                   =>      P_CIM_CLK_ALIGNER_TX              ,
        CIM_DYN_DLY_SEL_RX2                   =>      P_CIM_DYN_DLY_SEL_RX              ,
        CIM_DYN_DLY_SEL_TX2                   =>      P_CIM_DYN_DLY_SEL_TX              ,
        CIM_START_ALIGN_RX2                   =>      P_CIM_START_ALIGN_RX              ,
        CIM_START_ALIGN_TX2                   =>      P_CIM_START_ALIGN_TX              ,
        //MCB_RCLK                               =>      MCB_RCLK                          ,
        SYNC_CH2                                   =>      SYNC                              ,
        RATE_CHANGE_CH2                            =>      RATE_CHANGE                       ,
        PLL_LOCK_SEL_2                           =>      PLL_LOCK_SEL                      ,        
        LANE_CIN_BUS_FORWARD0                    =>      LANE_CIN_BUS_FORWARD[0]               ,
        LANE_CIN_BUS_FORWARD1                    =>      LANE_CIN_BUS_FORWARD[1]               ,
        LANE_CIN_BUS_FORWARD2                    =>      LANE_CIN_BUS_FORWARD[2]               ,
        LANE_CIN_BUS_FORWARD3                    =>      LANE_CIN_BUS_FORWARD[3]               ,
        LANE_CIN_BUS_FORWARD4                    =>      LANE_CIN_BUS_FORWARD[4]               ,
        LANE_CIN_BUS_FORWARD5                    =>      LANE_CIN_BUS_FORWARD[5]               ,
        LANE_CIN_BUS_FORWARD6                    =>      LANE_CIN_BUS_FORWARD[6]               ,
        LANE_CIN_BUS_FORWARD7                    =>      LANE_CIN_BUS_FORWARD[7]               ,
        LANE_CIN_BUS_FORWARD8                    =>      LANE_CIN_BUS_FORWARD[8]               ,
        LANE_CIN_BUS_FORWARD9                    =>      LANE_CIN_BUS_FORWARD[9]               ,
        LANE_CIN_BUS_FORWARD10                   =>      LANE_CIN_BUS_FORWARD[10]               ,
        LANE_CIN_BUS_FORWARD11                   =>      LANE_CIN_BUS_FORWARD[11]               ,
        LANE_CIN_BUS_FORWARD12                   =>      LANE_CIN_BUS_FORWARD[12]               ,
        LANE_CIN_BUS_FORWARD13                   =>      LANE_CIN_BUS_FORWARD[13]               ,
        LANE_CIN_BUS_FORWARD14                   =>      LANE_CIN_BUS_FORWARD[14]               ,
        LANE_CIN_BUS_FORWARD15                   =>      LANE_CIN_BUS_FORWARD[15]               ,
        LANE_CIN_BUS_FORWARD16                   =>      LANE_CIN_BUS_FORWARD[16]               ,
        LANE_CIN_BUS_FORWARD17                   =>      LANE_CIN_BUS_FORWARD[17]               ,
        LANE_CIN_BUS_FORWARD18                   =>      LANE_CIN_BUS_FORWARD[18]               ,
        APATTERN_STATUS_CIN                    =>      APATTERN_STATUS_CIN               ,        
        CLK_TXP_2                                =>      CLK_TXP                           ,
        CLK_TXN_2                                =>      CLK_TXN                           ,
        CLK_RX0_2                                =>      CLK_RX0                           ,
        CLK_RX90_2                               =>      CLK_RX90                          ,
        CLK_RX180_2                              =>      CLK_RX180                         ,
        CLK_RX270_2                              =>      CLK_RX270                         ,
        PLL_PD_I_2                               =>      PLL_PD_I                          ,
        PLL_RESET_I_2                            =>      PLL_RESET_I                       ,
        PLL_REFCLK_I_2                           =>      PLL_REFCLK_I                      ,
        //PLL_RES_TRIM_I                         =>      PLL_RES_TRIM_I
        HSST_RST                                 =>      HSST_RST                          ,
        TEST_SE_N                                =>     P_TEST_SE_N              ,
        TEST_MODE_N                              =>     P_TEST_MODE_N            ,
        FOR_PMA_TEST_MODE_N                      =>     P_FOR_PMA_TEST_MODE_N    ,
        FOR_PMA_TEST_SE_N                        =>     P_FOR_PMA_TEST_SE_N       
    );

};// end of implementation impl_lane2 of gopHSST_LANE

implementation impl_lane3 of gopHSST_LANE
{   
    device devHSSTLP_LANE3 hsstlp_lane0
    parameter map
    (
        CP_LANE3_MUX_BIAS                                             =>     MUX_BIAS                                   ,   
        CP_LANE3_PD_CLK                                               =>     PD_CLK                                     ,
        CP_LANE3_REG_SYNC                                             =>     REG_SYNC                                   ,   
        CP_LANE3_REG_SYNC_OW                                          =>     REG_SYNC_OW                                ,   
        CP_LANE3_PLL_LOCK_OW                                          =>     PLL_LOCK_OW                                ,   
        CP_LANE3_PLL_LOCK_OW_EN                                       =>     PLL_LOCK_OW_EN                             ,
        CP_LANE3_PCS_SLAVE                                            =>     PCS_SLAVE                             ,   
        CP_LANE3_PCS_BYPASS_WORD_ALIGN                                =>     PCS_BYPASS_WORD_ALIGN                      ,   
        CP_LANE3_PCS_BYPASS_DENC                                      =>     PCS_BYPASS_DENC                            ,   
        CP_LANE3_PCS_BYPASS_BONDING                                   =>     PCS_BYPASS_BONDING                         ,   
        CP_LANE3_PCS_BYPASS_CTC                                       =>     PCS_BYPASS_CTC                             ,   
        CP_LANE3_PCS_BYPASS_GEAR                                      =>     PCS_BYPASS_GEAR                            ,   
        CP_LANE3_PCS_BYPASS_BRIDGE                                    =>     PCS_BYPASS_BRIDGE                          ,   
        CP_LANE3_PCS_BYPASS_BRIDGE_FIFO                               =>     PCS_BYPASS_BRIDGE_FIFO                     ,   
        CP_LANE3_PCS_DATA_MODE                                        =>     PCS_DATA_MODE                              ,   
        CP_LANE3_PCS_RX_POLARITY_INV                                  =>     PCS_RX_POLARITY_INV                        ,   
        CP_LANE3_PCS_ALIGN_MODE                                       =>     PCS_ALIGN_MODE                             ,   
        CP_LANE3_PCS_SAMP_16B                                         =>     PCS_SAMP_16B                               ,   
        CP_LANE3_PCS_FARLP_PWR_REDUCTION                              =>     PCS_FARLP_PWR_REDUCTION                    ,   
        CP_LANE3_PCS_COMMA_REG0                                       =>     PCS_COMMA_REG0                             ,   
        CP_LANE3_PCS_COMMA_MASK                                       =>     PCS_COMMA_MASK                             ,   
        CP_LANE3_PCS_CEB_MODE                                         =>     PCS_CEB_MODE                               ,   
        CP_LANE3_PCS_CTC_MODE                                         =>     PCS_CTC_MODE                               ,   
        CP_LANE3_PCS_A_REG                                            =>     PCS_A_REG                                  ,   
        CP_LANE3_PCS_GE_AUTO_EN                                       =>     PCS_GE_AUTO_EN                             ,   
        CP_LANE3_PCS_SKIP_REG0                                        =>     PCS_SKIP_REG0                              ,   
        CP_LANE3_PCS_SKIP_REG1                                        =>     PCS_SKIP_REG1                              ,   
        CP_LANE3_PCS_SKIP_REG2                                        =>     PCS_SKIP_REG2                              ,   
        CP_LANE3_PCS_SKIP_REG3                                        =>     PCS_SKIP_REG3                              ,   
        CP_LANE3_PCS_DEC_DUAL                                         =>     PCS_DEC_DUAL                               ,   
        CP_LANE3_PCS_SPLIT                                            =>     PCS_SPLIT                                  ,   
        CP_LANE3_PCS_FIFOFLAG_CTC                                     =>     PCS_FIFOFLAG_CTC                           ,   
        CP_LANE3_PCS_COMMA_DET_MODE                                   =>     PCS_COMMA_DET_MODE                         ,   
        CP_LANE3_PCS_ERRDETECT_SILENCE                                =>     PCS_ERRDETECT_SILENCE                      ,   
        CP_LANE3_PCS_PMA_RCLK_POLINV                                  =>     PCS_PMA_RCLK_POLINV                        ,   
        CP_LANE3_PCS_PCS_RCLK_SEL                                     =>     PCS_PCS_RCLK_SEL                           ,   
        CP_LANE3_PCS_CB_RCLK_SEL                                      =>     PCS_CB_RCLK_SEL                            ,   
        CP_LANE3_PCS_AFTER_CTC_RCLK_SEL                               =>     PCS_AFTER_CTC_RCLK_SEL                     ,   
        CP_LANE3_PCS_RCLK_POLINV                                      =>     PCS_RCLK_POLINV                            ,   
        CP_LANE3_PCS_BRIDGE_RCLK_SEL                                  =>     PCS_BRIDGE_RCLK_SEL                        ,   
        CP_LANE3_PCS_PCS_RCLK_EN                                      =>     PCS_PCS_RCLK_EN                            ,   
        CP_LANE3_PCS_CB_RCLK_EN                                       =>     PCS_CB_RCLK_EN                             ,   
        CP_LANE3_PCS_AFTER_CTC_RCLK_EN                                =>     PCS_AFTER_CTC_RCLK_EN                      ,   
        CP_LANE3_PCS_AFTER_CTC_RCLK_EN_GB                             =>     PCS_AFTER_CTC_RCLK_EN_GB                   ,   
        CP_LANE3_PCS_PCS_RX_RSTN                                      =>     PCS_PCS_RX_RSTN                            ,   
        CP_LANE3_PCS_PCIE_SLAVE                                       =>     PCS_PCIE_SLAVE                             ,   
        CP_LANE3_PCS_RX_64B66B_67B                                    =>     PCS_RX_64B66B_67B                          ,   
        CP_LANE3_PCS_RX_BRIDGE_CLK_POLINV                             =>     PCS_RX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE3_PCS_PCS_CB_RSTN                                      =>     PCS_PCS_CB_RSTN                            ,   
        CP_LANE3_PCS_TX_BRIDGE_GEAR_SEL                               =>     PCS_TX_BRIDGE_GEAR_SEL                     ,   
        CP_LANE3_PCS_TX_BYPASS_BRIDGE_UINT                            =>     PCS_TX_BYPASS_BRIDGE_UINT                  ,   
        CP_LANE3_PCS_TX_BYPASS_BRIDGE_FIFO                            =>     PCS_TX_BYPASS_BRIDGE_FIFO                  ,   
        CP_LANE3_PCS_TX_BYPASS_GEAR                                   =>     PCS_TX_BYPASS_GEAR                         ,   
        CP_LANE3_PCS_TX_BYPASS_ENC                                    =>     PCS_TX_BYPASS_ENC                          ,   
        CP_LANE3_PCS_TX_BYPASS_BIT_SLIP                               =>     PCS_TX_BYPASS_BIT_SLIP                     ,   
        CP_LANE3_PCS_TX_GEAR_SPLIT                                    =>     PCS_TX_GEAR_SPLIT                          ,   
        CP_LANE3_PCS_TX_DRIVE_REG_MODE                                =>     PCS_TX_DRIVE_REG_MODE                      ,   
        CP_LANE3_PCS_TX_BIT_SLIP_CYCLES                               =>     PCS_TX_BIT_SLIP_CYCLES                     ,   
        CP_LANE3_PCS_INT_TX_MASK_0                                    =>     PCS_INT_TX_MASK_0                          ,   
        CP_LANE3_PCS_INT_TX_MASK_1                                    =>     PCS_INT_TX_MASK_1                          ,   
        CP_LANE3_PCS_INT_TX_MASK_2                                    =>     PCS_INT_TX_MASK_2                          ,   
        CP_LANE3_PCS_INT_TX_CLR_0                                     =>     PCS_INT_TX_CLR_0                           ,   
        CP_LANE3_PCS_INT_TX_CLR_1                                     =>     PCS_INT_TX_CLR_1                           ,   
        CP_LANE3_PCS_INT_TX_CLR_2                                     =>     PCS_INT_TX_CLR_2                           ,   
        CP_LANE3_PCS_TX_PMA_TCLK_POLINV                               =>     PCS_TX_PMA_TCLK_POLINV                     ,   
        CP_LANE3_PCS_TX_PCS_CLK_EN_SEL                                =>     PCS_TX_PCS_CLK_EN_SEL                      ,   
        CP_LANE3_PCS_TX_BRIDGE_TCLK_SEL                               =>     PCS_TX_BRIDGE_TCLK_SEL                     ,   
        CP_LANE3_PCS_TX_TCLK_POLINV                                   =>     PCS_TX_TCLK_POLINV                         ,   
        CP_LANE3_PCS_PCS_TCLK_SEL                                     =>     PCS_PCS_TCLK_SEL                           ,   
        CP_LANE3_PCS_TX_PCS_TX_RSTN                                   =>     PCS_TX_PCS_TX_RSTN                         ,   
        CP_LANE3_PCS_TX_SLAVE                                         =>     PCS_TX_SLAVE                               ,   
        CP_LANE3_PCS_TX_GEAR_CLK_EN_SEL                               =>     PCS_TX_GEAR_CLK_EN_SEL                     ,   
        CP_LANE3_PCS_DATA_WIDTH_MODE                                  =>     PCS_DATA_WIDTH_MODE                        ,   
        CP_LANE3_PCS_TX_64B66B_67B                                    =>     PCS_TX_64B66B_67B                          ,   
        CP_LANE3_PCS_GEAR_TCLK_SEL                                    =>     PCS_GEAR_TCLK_SEL                          ,   
        CP_LANE3_PCS_TX_TCLK2FABRIC_SEL                               =>     PCS_TX_TCLK2FABRIC_SEL                     ,   
        CP_LANE3_PCS_TX_OUTZZ                                         =>     PCS_TX_OUTZZ                               ,   
        CP_LANE3_PCS_ENC_DUAL                                         =>     PCS_ENC_DUAL                               ,   
        CP_LANE3_PCS_TX_BITSLIP_DATA_MODE                             =>     PCS_TX_BITSLIP_DATA_MODE                   ,   
        CP_LANE3_PCS_TX_BRIDGE_CLK_POLINV                             =>     PCS_TX_BRIDGE_CLK_POLINV                   ,   
        CP_LANE3_PCS_COMMA_REG1                                       =>     PCS_COMMA_REG1                             ,   
        CP_LANE3_PCS_RAPID_IMAX                                       =>     PCS_RAPID_IMAX                             ,   
        CP_LANE3_PCS_RAPID_VMIN_1                                     =>     PCS_RAPID_VMIN_1                           ,   
        CP_LANE3_PCS_RAPID_VMIN_2                                     =>     PCS_RAPID_VMIN_2                           ,   
        CP_LANE3_PCS_RX_PRBS_MODE                                     =>     PCS_RX_PRBS_MODE                           ,   
        CP_LANE3_PCS_RX_ERRCNT_CLR                                    =>     PCS_RX_ERRCNT_CLR                          ,   
        CP_LANE3_PCS_PRBS_ERR_LPBK                                    =>     PCS_PRBS_ERR_LPBK                          ,   
        CP_LANE3_PCS_TX_PRBS_MODE                                     =>     PCS_TX_PRBS_MODE                           ,   
        CP_LANE3_PCS_TX_INSERT_ER                                     =>     PCS_TX_INSERT_ER                           ,   
        CP_LANE3_PCS_ENABLE_PRBS_GEN                                  =>     PCS_ENABLE_PRBS_GEN                        ,   
        CP_LANE3_PCS_DEFAULT_RADDR                                    =>     PCS_DEFAULT_RADDR                          ,   
        CP_LANE3_PCS_MASTER_CHECK_OFFSET                              =>     PCS_MASTER_CHECK_OFFSET                    ,   
        CP_LANE3_PCS_DELAY_SET                                        =>     PCS_DELAY_SET                              ,   
        CP_LANE3_PCS_SEACH_OFFSET                                     =>     PCS_SEACH_OFFSET                           ,   
        CP_LANE3_PCS_CEB_RAPIDLS_MMAX                                 =>     PCS_CEB_RAPIDLS_MMAX                       ,   
        CP_LANE3_PCS_CTC_AFULL                                        =>     PCS_CTC_AFULL                              ,   
        CP_LANE3_PCS_CTC_AEMPTY                                       =>     PCS_CTC_AEMPTY                             ,   
        CP_LANE3_PCS_CTC_CONTI_SKP_SET                                =>     PCS_CTC_CONTI_SKP_SET                      ,   
        CP_LANE3_PCS_FAR_LOOP                                         =>     PCS_FAR_LOOP                               ,   
        CP_LANE3_PCS_NEAR_LOOP                                        =>     PCS_NEAR_LOOP                              ,   
        CP_LANE3_PCS_PMA_TX2RX_PLOOP_EN                               =>     PCS_PMA_TX2RX_PLOOP_EN                     ,   
        CP_LANE3_PCS_PMA_TX2RX_SLOOP_EN                               =>     PCS_PMA_TX2RX_SLOOP_EN                     ,   
        CP_LANE3_PCS_PMA_RX2TX_PLOOP_EN                               =>     PCS_PMA_RX2TX_PLOOP_EN                     ,   
        CP_LANE3_PCS_INT_RX_MASK_0                                    =>     PCS_INT_RX_MASK_0                          ,   
        CP_LANE3_PCS_INT_RX_MASK_1                                    =>     PCS_INT_RX_MASK_1                          ,   
        CP_LANE3_PCS_INT_RX_MASK_2                                    =>     PCS_INT_RX_MASK_2                          ,   
        CP_LANE3_PCS_INT_RX_MASK_3                                    =>     PCS_INT_RX_MASK_3                          ,   
        CP_LANE3_PCS_INT_RX_MASK_4                                    =>     PCS_INT_RX_MASK_4                          ,   
        CP_LANE3_PCS_INT_RX_MASK_5                                    =>     PCS_INT_RX_MASK_5                          ,   
        CP_LANE3_PCS_INT_RX_MASK_6                                    =>     PCS_INT_RX_MASK_6                          ,   
        CP_LANE3_PCS_INT_RX_MASK_7                                    =>     PCS_INT_RX_MASK_7                          ,   
        CP_LANE3_PCS_INT_RX_CLR_0                                     =>     PCS_INT_RX_CLR_0                           ,   
        CP_LANE3_PCS_INT_RX_CLR_1                                     =>     PCS_INT_RX_CLR_1                           ,   
        CP_LANE3_PCS_INT_RX_CLR_2                                     =>     PCS_INT_RX_CLR_2                           ,   
        CP_LANE3_PCS_INT_RX_CLR_3                                     =>     PCS_INT_RX_CLR_3                           ,   
        CP_LANE3_PCS_INT_RX_CLR_4                                     =>     PCS_INT_RX_CLR_4                           ,   
        CP_LANE3_PCS_INT_RX_CLR_5                                     =>     PCS_INT_RX_CLR_5                           ,   
        CP_LANE3_PCS_INT_RX_CLR_6                                     =>     PCS_INT_RX_CLR_6                           ,   
        CP_LANE3_PCS_INT_RX_CLR_7                                     =>     PCS_INT_RX_CLR_7                           ,   
        CP_LANE3_PCS_CA_RSTN_RX                                       =>     PCS_CA_RSTN_RX                             ,   
        CP_LANE3_PCS_CA_DYN_DLY_EN_RX                                 =>     PCS_CA_DYN_DLY_EN_RX                       ,   
        CP_LANE3_PCS_CA_DYN_DLY_SEL_RX                                =>     PCS_CA_DYN_DLY_SEL_RX                      ,   
        CP_LANE3_PCS_CA_RX                                            =>     PCS_CA_RX                                  ,   
        CP_LANE3_PCS_CA_RSTN_TX                                       =>     PCS_CA_RSTN_TX                             ,   
        CP_LANE3_PCS_CA_DYN_DLY_EN_TX                                 =>     PCS_CA_DYN_DLY_EN_TX                       ,   
        CP_LANE3_PCS_CA_DYN_DLY_SEL_TX                                =>     PCS_CA_DYN_DLY_SEL_TX                      ,   
        CP_LANE3_PCS_CA_TX                                            =>     PCS_CA_TX                                  ,   
        CP_LANE3_PCS_RXPRBS_PWR_REDUCTION                             =>     PCS_RXPRBS_PWR_REDUCTION                   ,   
        CP_LANE3_PCS_WDALIGN_PWR_REDUCTION                            =>     PCS_WDALIGN_PWR_REDUCTION                  ,   
        CP_LANE3_PCS_RXDEC_PWR_REDUCTION                              =>     PCS_RXDEC_PWR_REDUCTION                    ,   
        CP_LANE3_PCS_RXCB_PWR_REDUCTION                               =>     PCS_RXCB_PWR_REDUCTION                     ,   
        CP_LANE3_PCS_RXCTC_PWR_REDUCTION                              =>     PCS_RXCTC_PWR_REDUCTION                    ,   
        CP_LANE3_PCS_RXGEAR_PWR_REDUCTION                             =>     PCS_RXGEAR_PWR_REDUCTION                   ,   
        CP_LANE3_PCS_RXBRG_PWR_REDUCTION                              =>     PCS_RXBRG_PWR_REDUCTION                    ,   
        CP_LANE3_PCS_RXTEST_PWR_REDUCTION                             =>     PCS_RXTEST_PWR_REDUCTION                   ,   
        CP_LANE3_PCS_TXBRG_PWR_REDUCTION                             =>     PCS_TXBRG_PWR_REDUCTION                   ,   
        CP_LANE3_PCS_TXGEAR_PWR_REDUCTION                            =>     PCS_TXGEAR_PWR_REDUCTION                  ,   
        CP_LANE3_PCS_TXENC_PWR_REDUCTION                             =>     PCS_TXENC_PWR_REDUCTION                   ,   
        CP_LANE3_PCS_TXBSLP_PWR_REDUCTION                            =>     PCS_TXBSLP_PWR_REDUCTION                  ,   
        CP_LANE3_PCS_TXPRBS_PWR_REDUCTION                            =>     PCS_TXPRBS_PWR_REDUCTION                  ,   
        CP_LANE3_PMA_REG_RX_PD                                        =>     PMA_REG_RX_PD                              ,   
        CP_LANE3_PMA_REG_RX_PD_EN                                     =>     PMA_REG_RX_PD_EN                           ,   
        CP_LANE3_PMA_REG_RX_RESERVED_2                                =>     PMA_REG_RX_RESERVED_2                      ,   
        CP_LANE3_PMA_REG_RX_RESERVED_3                                =>     PMA_REG_RX_RESERVED_3                      ,   
        CP_LANE3_PMA_REG_RX_DATAPATH_PD                               =>     PMA_REG_RX_DATAPATH_PD                     ,   
        CP_LANE3_PMA_REG_RX_DATAPATH_PD_EN                            =>     PMA_REG_RX_DATAPATH_PD_EN                  ,   
        CP_LANE3_PMA_REG_RX_SIGDET_PD                                 =>     PMA_REG_RX_SIGDET_PD                       ,   
        CP_LANE3_PMA_REG_RX_SIGDET_PD_EN                              =>     PMA_REG_RX_SIGDET_PD_EN                    ,   
        CP_LANE3_PMA_REG_RX_DCC_RST_N                                 =>     PMA_REG_RX_DCC_RST_N                       ,   
        CP_LANE3_PMA_REG_RX_DCC_RST_N_EN                              =>     PMA_REG_RX_DCC_RST_N_EN                    ,   
        CP_LANE3_PMA_REG_RX_CDR_RST_N                                 =>     PMA_REG_RX_CDR_RST_N                       ,   
        CP_LANE3_PMA_REG_RX_CDR_RST_N_EN                              =>     PMA_REG_RX_CDR_RST_N_EN                    ,   
        CP_LANE3_PMA_REG_RX_SIGDET_RST_N                              =>     PMA_REG_RX_SIGDET_RST_N                    ,   
        CP_LANE3_PMA_REG_RX_SIGDET_RST_N_EN                           =>     PMA_REG_RX_SIGDET_RST_N_EN                 ,   
        CP_LANE3_PMA_REG_RXPCLK_SLIP                                  =>     PMA_REG_RXPCLK_SLIP                        ,   
        CP_LANE3_PMA_REG_RXPCLK_SLIP_OW                               =>     PMA_REG_RXPCLK_SLIP_OW                     ,   
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N                          =>     PMA_REG_RX_PCLKSWITCH_RST_N                ,   
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_RST_N_EN                       =>     PMA_REG_RX_PCLKSWITCH_RST_N_EN             ,   
        CP_LANE3_PMA_REG_RX_PCLKSWITCH                                =>     PMA_REG_RX_PCLKSWITCH                      ,   
        CP_LANE3_PMA_REG_RX_PCLKSWITCH_EN                             =>     PMA_REG_RX_PCLKSWITCH_EN                   ,   
        CP_LANE3_PMA_REG_RX_HIGHZ                                     =>     PMA_REG_RX_HIGHZ                           ,   
        CP_LANE3_PMA_REG_RX_HIGHZ_EN                                  =>     PMA_REG_RX_HIGHZ_EN                        ,   
        CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW                         =>     PMA_REG_RX_SIGDET_CLK_WINDOW               ,   
        CP_LANE3_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                      =>     PMA_REG_RX_SIGDET_CLK_WINDOW_OW            ,   
        CP_LANE3_PMA_REG_RX_PD_BIAS_RX                                =>     PMA_REG_RX_PD_BIAS_RX                      ,   
        CP_LANE3_PMA_REG_RX_PD_BIAS_RX_OW                             =>     PMA_REG_RX_PD_BIAS_RX_OW                   ,   
        CP_LANE3_PMA_REG_RX_RESET_N                                   =>     PMA_REG_RX_RESET_N                         ,   
        CP_LANE3_PMA_REG_RX_RESET_N_OW                                =>     PMA_REG_RX_RESET_N_OW                      ,   
        CP_LANE3_PMA_REG_RX_RESERVED_29_28                            =>     PMA_REG_RX_RESERVED_29_28                  ,   
        CP_LANE3_PMA_REG_RX_BUSWIDTH                                  =>     PMA_REG_RX_BUSWIDTH                        ,   
        CP_LANE3_PMA_REG_RX_BUSWIDTH_EN                               =>     PMA_REG_RX_BUSWIDTH_EN                     ,   
        CP_LANE3_PMA_REG_RX_RATE                                      =>     PMA_REG_RX_RATE                            ,   
        CP_LANE3_PMA_REG_RX_RESERVED_36                               =>     PMA_REG_RX_RESERVED_36                     ,   
        CP_LANE3_PMA_REG_RX_RATE_EN                                   =>     PMA_REG_RX_RATE_EN                         ,   
        CP_LANE3_PMA_REG_RX_RES_TRIM                                  =>     PMA_REG_RX_RES_TRIM                        ,   
        CP_LANE3_PMA_REG_RX_RESERVED_44                               =>     PMA_REG_RX_RESERVED_44                     ,   
        CP_LANE3_PMA_REG_RX_RESERVED_45                               =>     PMA_REG_RX_RESERVED_45                     ,   
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS_EN                          =>     PMA_REG_RX_SIGDET_STATUS_EN                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_48_47                            =>     PMA_REG_RX_RESERVED_48_47                  ,   
        CP_LANE3_PMA_REG_RX_ICTRL_SIGDET                              =>     PMA_REG_RX_ICTRL_SIGDET                    ,   
        CP_LANE3_PMA_REG_CDR_READY_THD                                =>     PMA_REG_CDR_READY_THD                      ,   
        CP_LANE3_PMA_REG_RX_RESERVED_65                               =>     PMA_REG_RX_RESERVED_65                     ,   
        CP_LANE3_PMA_REG_RX_PCLK_EDGE_SEL                             =>     PMA_REG_RX_PCLK_EDGE_SEL                   ,   
        CP_LANE3_PMA_REG_RX_PIBUF_IC                                  =>     PMA_REG_RX_PIBUF_IC                        ,   
        CP_LANE3_PMA_REG_RX_RESERVED_69                               =>     PMA_REG_RX_RESERVED_69                     ,   
        CP_LANE3_PMA_REG_RX_DCC_IC_RX                                 =>     PMA_REG_RX_DCC_IC_RX                       ,   
        CP_LANE3_PMA_REG_CDR_READY_CHECK_CTRL                         =>     PMA_REG_CDR_READY_CHECK_CTRL               ,   
        CP_LANE3_PMA_REG_RX_ICTRL_TRX                                 =>     PMA_REG_RX_ICTRL_TRX                       ,   
        CP_LANE3_PMA_REG_RX_RESERVED_77_76                            =>     PMA_REG_RX_RESERVED_77_76                  ,   
        CP_LANE3_PMA_REG_RX_RESERVED_79_78                            =>     PMA_REG_RX_RESERVED_79_78                  ,   
        CP_LANE3_PMA_REG_RX_RESERVED_81_80                            =>     PMA_REG_RX_RESERVED_81_80                  ,   
        CP_LANE3_PMA_REG_RX_ICTRL_PIBUF                               =>     PMA_REG_RX_ICTRL_PIBUF                     ,   
        CP_LANE3_PMA_REG_RX_ICTRL_PI                                  =>     PMA_REG_RX_ICTRL_PI                        ,   
        CP_LANE3_PMA_REG_RX_ICTRL_DCC                                 =>     PMA_REG_RX_ICTRL_DCC                       ,   
        CP_LANE3_PMA_REG_RX_RESERVED_89_88                            =>     PMA_REG_RX_RESERVED_89_88                  ,   
        CP_LANE3_PMA_REG_TX_RATE                                      =>     PMA_REG_TX_RATE                            ,   
        CP_LANE3_PMA_REG_RX_RESERVED_92                               =>     PMA_REG_RX_RESERVED_92                     ,   
        CP_LANE3_PMA_REG_TX_RATE_EN                                   =>     PMA_REG_TX_RATE_EN                         ,   
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N                         =>     PMA_REG_RX_TX2RX_PLPBK_RST_N               ,   
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                      =>     PMA_REG_RX_TX2RX_PLPBK_RST_N_EN            ,   
        CP_LANE3_PMA_REG_RX_TX2RX_PLPBK_EN                            =>     PMA_REG_RX_TX2RX_PLPBK_EN                  ,   
        CP_LANE3_PMA_REG_TXCLK_SEL                                    =>     PMA_REG_TXCLK_SEL                          ,   
        CP_LANE3_PMA_REG_RX_DATA_POLARITY                             =>     PMA_REG_RX_DATA_POLARITY                   ,   
        CP_LANE3_PMA_REG_RX_ERR_INSERT                                =>     PMA_REG_RX_ERR_INSERT                      ,   
        CP_LANE3_PMA_REG_UDP_CHK_EN                                   =>     PMA_REG_UDP_CHK_EN                         ,   
        CP_LANE3_PMA_REG_PRBS_SEL                                     =>     PMA_REG_PRBS_SEL                           ,   
        CP_LANE3_PMA_REG_PRBS_CHK_EN                                  =>     PMA_REG_PRBS_CHK_EN                        ,   
        CP_LANE3_PMA_REG_PRBS_CHK_WIDTH_SEL                           =>     PMA_REG_PRBS_CHK_WIDTH_SEL                 ,   
        CP_LANE3_PMA_REG_BIST_CHK_PAT_SEL                             =>     PMA_REG_BIST_CHK_PAT_SEL                   ,   
        CP_LANE3_PMA_REG_LOAD_ERR_CNT                                 =>     PMA_REG_LOAD_ERR_CNT                       ,   
        CP_LANE3_PMA_REG_CHK_COUNTER_EN                               =>     PMA_REG_CHK_COUNTER_EN                     ,   
        CP_LANE3_PMA_REG_CDR_PROP_GAIN                                =>     PMA_REG_CDR_PROP_GAIN                      ,   
        CP_LANE3_PMA_REG_CDR_PROP_TURBO_GAIN                          =>     PMA_REG_CDR_PROP_TURBO_GAIN                ,   
        CP_LANE3_PMA_REG_CDR_INT_GAIN                                 =>     PMA_REG_CDR_INT_GAIN                       ,   
        CP_LANE3_PMA_REG_CDR_INT_TURBO_GAIN                           =>     PMA_REG_CDR_INT_TURBO_GAIN                 ,   
        CP_LANE3_PMA_REG_CDR_INT_SAT_MAX                              =>     PMA_REG_CDR_INT_SAT_MAX                    ,   
        CP_LANE3_PMA_REG_CDR_INT_SAT_MIN                              =>     PMA_REG_CDR_INT_SAT_MIN                    ,   
        CP_LANE3_PMA_REG_CDR_INT_RST                                  =>     PMA_REG_CDR_INT_RST                        ,   
        CP_LANE3_PMA_REG_CDR_INT_RST_OW                               =>     PMA_REG_CDR_INT_RST_OW                     ,   
        CP_LANE3_PMA_REG_CDR_PROP_RST                                 =>     PMA_REG_CDR_PROP_RST                       ,   
        CP_LANE3_PMA_REG_CDR_PROP_RST_OW                              =>     PMA_REG_CDR_PROP_RST_OW                    ,   
        CP_LANE3_PMA_REG_CDR_LOCK_RST                                 =>     PMA_REG_CDR_LOCK_RST                       ,   
        CP_LANE3_PMA_REG_CDR_LOCK_RST_OW                              =>     PMA_REG_CDR_LOCK_RST_OW                    ,   
        CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_SEL                          =>     PMA_REG_CDR_RX_PI_FORCE_SEL                ,   
        CP_LANE3_PMA_REG_CDR_RX_PI_FORCE_D                            =>     PMA_REG_CDR_RX_PI_FORCE_D                  ,   
        CP_LANE3_PMA_REG_CDR_LOCK_TIMER                               =>     PMA_REG_CDR_LOCK_TIMER                     ,   
        CP_LANE3_PMA_REG_CDR_TURBO_MODE_TIMER                         =>     PMA_REG_CDR_TURBO_MODE_TIMER               ,   
        CP_LANE3_PMA_REG_CDR_LOCK_VAL                                 =>     PMA_REG_CDR_LOCK_VAL                       ,   
        CP_LANE3_PMA_REG_CDR_LOCK_OW                                  =>     PMA_REG_CDR_LOCK_OW                        ,   
        CP_LANE3_PMA_REG_CDR_INT_SAT_DET_EN                           =>     PMA_REG_CDR_INT_SAT_DET_EN                 ,   
        CP_LANE3_PMA_REG_CDR_SAT_AUTO_DIS                             =>     PMA_REG_CDR_SAT_AUTO_DIS                   ,   
        CP_LANE3_PMA_REG_CDR_GAIN_AUTO                                =>     PMA_REG_CDR_GAIN_AUTO                      ,   
        CP_LANE3_PMA_REG_CDR_TURBO_GAIN_AUTO                          =>     PMA_REG_CDR_TURBO_GAIN_AUTO                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_171_167                          =>     PMA_REG_RX_RESERVED_171_167                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_175_172                          =>     PMA_REG_RX_RESERVED_175_172                ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_EN                        =>     PMA_REG_CDR_SAT_DET_STATUS_EN              ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                  =>     PMA_REG_CDR_SAT_DET_STATUS_RESET_EN        ,   
        CP_LANE3_PMA_REG_CDR_PI_CTRL_RST                              =>     PMA_REG_CDR_PI_CTRL_RST                    ,   
        CP_LANE3_PMA_REG_CDR_PI_CTRL_RST_OW                           =>     PMA_REG_CDR_PI_CTRL_RST_OW                 ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_RST                              =>     PMA_REG_CDR_SAT_DET_RST                    ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_RST_OW                           =>     PMA_REG_CDR_SAT_DET_RST_OW                 ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST                       =>     PMA_REG_CDR_SAT_DET_STICKY_RST             ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                    =>     PMA_REG_CDR_SAT_DET_STICKY_RST_OW          ,   
        CP_LANE3_PMA_REG_CDR_SIGDET_STATUS_DIS                        =>     PMA_REG_CDR_SIGDET_STATUS_DIS              ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_TIMER                            =>     PMA_REG_CDR_SAT_DET_TIMER                  ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_VAL                       =>     PMA_REG_CDR_SAT_DET_STATUS_VAL             ,   
        CP_LANE3_PMA_REG_CDR_SAT_DET_STATUS_OW                        =>     PMA_REG_CDR_SAT_DET_STATUS_OW              ,   
        CP_LANE3_PMA_REG_CDR_TURBO_MODE_EN                            =>     PMA_REG_CDR_TURBO_MODE_EN                  ,   
        CP_LANE3_PMA_REG_RX_RESERVED_190                              =>     PMA_REG_RX_RESERVED_190                    ,   
        CP_LANE3_PMA_REG_RX_RESERVED_193_191                          =>     PMA_REG_RX_RESERVED_193_191                ,   
        CP_LANE3_PMA_REG_CDR_STATUS_FIFO_EN                           =>     PMA_REG_CDR_STATUS_FIFO_EN                 ,   
        CP_LANE3_PMA_REG_PMA_TEST_SEL                                 =>     PMA_REG_PMA_TEST_SEL                       ,   
        CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MIN                          =>     PMA_REG_OOB_COMWAKE_GAP_MIN                ,   
        CP_LANE3_PMA_REG_OOB_COMWAKE_GAP_MAX                          =>     PMA_REG_OOB_COMWAKE_GAP_MAX                ,   
        CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MIN                          =>     PMA_REG_OOB_COMINIT_GAP_MIN                ,   
        CP_LANE3_PMA_REG_OOB_COMINIT_GAP_MAX                          =>     PMA_REG_OOB_COMINIT_GAP_MAX                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_227_226                          =>     PMA_REG_RX_RESERVED_227_226                ,   
        CP_LANE3_PMA_REG_COMWAKE_STATUS_CLEAR                         =>     PMA_REG_COMWAKE_STATUS_CLEAR               ,   
        CP_LANE3_PMA_REG_COMINIT_STATUS_CLEAR                         =>     PMA_REG_COMINIT_STATUS_CLEAR               ,   
        CP_LANE3_PMA_REG_RX_SYNC_RST_N_EN                             =>     PMA_REG_RX_SYNC_RST_N_EN                   ,   
        CP_LANE3_PMA_REG_RX_SYNC_RST_N                                =>     PMA_REG_RX_SYNC_RST_N                      ,   
        CP_LANE3_PMA_REG_RX_RESERVED_233_232                          =>     PMA_REG_RX_RESERVED_233_232                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_235_234                          =>     PMA_REG_RX_RESERVED_235_234                ,   
        CP_LANE3_PMA_REG_RX_SATA_COMINIT_OW                           =>     PMA_REG_RX_SATA_COMINIT_OW                 ,   
        CP_LANE3_PMA_REG_RX_SATA_COMINIT                              =>     PMA_REG_RX_SATA_COMINIT                    ,   
        CP_LANE3_PMA_REG_RX_SATA_COMWAKE_OW                           =>     PMA_REG_RX_SATA_COMWAKE_OW                 ,   
        CP_LANE3_PMA_REG_RX_SATA_COMWAKE                              =>     PMA_REG_RX_SATA_COMWAKE                    ,   
        CP_LANE3_PMA_REG_RX_RESERVED_241_240                          =>     PMA_REG_RX_RESERVED_241_240                ,   
        CP_LANE3_PMA_REG_RX_DCC_DISABLE                               =>     PMA_REG_RX_DCC_DISABLE                     ,   
        CP_LANE3_PMA_REG_RX_RESERVED_243                              =>     PMA_REG_RX_RESERVED_243                    ,   
        CP_LANE3_PMA_REG_RX_SLIP_SEL_EN                               =>     PMA_REG_RX_SLIP_SEL_EN                     ,   
        CP_LANE3_PMA_REG_RX_SLIP_SEL                                  =>     PMA_REG_RX_SLIP_SEL                        ,   
        CP_LANE3_PMA_REG_RX_SLIP_EN                                   =>     PMA_REG_RX_SLIP_EN                         ,   
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS_SEL                         =>     PMA_REG_RX_SIGDET_STATUS_SEL               ,   
        CP_LANE3_PMA_REG_RX_SIGDET_FSM_RST_N                          =>     PMA_REG_RX_SIGDET_FSM_RST_N                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_254                              =>     PMA_REG_RX_RESERVED_254                    ,   
        CP_LANE3_PMA_REG_RX_SIGDET_STATUS                             =>     PMA_REG_RX_SIGDET_STATUS                   ,   
        CP_LANE3_PMA_REG_RX_SIGDET_VTH                                =>     PMA_REG_RX_SIGDET_VTH                      ,   
        CP_LANE3_PMA_REG_RX_SIGDET_GRM                                =>     PMA_REG_RX_SIGDET_GRM                      ,   
        CP_LANE3_PMA_REG_RX_SIGDET_PULSE_EXT                          =>     PMA_REG_RX_SIGDET_PULSE_EXT                ,   
        CP_LANE3_PMA_REG_RX_SIGDET_CH2_SEL                            =>     PMA_REG_RX_SIGDET_CH2_SEL                  ,   
        CP_LANE3_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                     =>     PMA_REG_RX_SIGDET_CH2_CHK_WINDOW           ,   
        CP_LANE3_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                      =>     PMA_REG_RX_SIGDET_CHK_WINDOW_EN            ,   
        CP_LANE3_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING                =>     PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING      ,   
        CP_LANE3_PMA_REG_SLIP_FIFO_INV_EN                             =>     PMA_REG_SLIP_FIFO_INV_EN                   ,   
        CP_LANE3_PMA_REG_SLIP_FIFO_INV                                =>     PMA_REG_SLIP_FIFO_INV                      ,   
        CP_LANE3_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                  =>     PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL        ,   
        CP_LANE3_PMA_REG_RX_SIGDET_4OOB_DET_SEL                       =>     PMA_REG_RX_SIGDET_4OOB_DET_SEL             ,   
        CP_LANE3_PMA_REG_RX_RESERVED_285_283                          =>     PMA_REG_RX_RESERVED_285_283                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_286                              =>     PMA_REG_RX_RESERVED_286                    ,   
        CP_LANE3_PMA_REG_RX_SIGDET_IC_I                               =>     PMA_REG_RX_SIGDET_IC_I                     ,   
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                   =>     PMA_REG_RX_OOB_DETECTOR_RESET_N_OW         ,   
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_RESET_N                      =>     PMA_REG_RX_OOB_DETECTOR_RESET_N            ,   
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD_OW                        =>     PMA_REG_RX_OOB_DETECTOR_PD_OW              ,   
        CP_LANE3_PMA_REG_RX_OOB_DETECTOR_PD                           =>     PMA_REG_RX_OOB_DETECTOR_PD                 ,   
        CP_LANE3_PMA_REG_RX_LS_MODE_EN                                =>     PMA_REG_RX_LS_MODE_EN                      ,   
        CP_LANE3_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL          ,   
        CP_LANE3_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                    =>     PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL          ,   
        CP_LANE3_PMA_REG_RX_EQ1_R_SET_TOP                             =>     PMA_REG_RX_EQ1_R_SET_TOP                   ,   
        CP_LANE3_PMA_REG_RX_EQ1_R_SET_FB                              =>     PMA_REG_RX_EQ1_R_SET_FB                    ,   
        CP_LANE3_PMA_REG_RX_EQ1_C_SET_FB                              =>     PMA_REG_RX_EQ1_C_SET_FB                    ,   
        CP_LANE3_PMA_REG_RX_EQ1_OFF                                   =>     PMA_REG_RX_EQ1_OFF                         ,   
        CP_LANE3_PMA_REG_RX_EQ2_R_SET_TOP                             =>     PMA_REG_RX_EQ2_R_SET_TOP                   ,   
        CP_LANE3_PMA_REG_RX_EQ2_R_SET_FB                              =>     PMA_REG_RX_EQ2_R_SET_FB                    ,   
        CP_LANE3_PMA_REG_RX_EQ2_C_SET_FB                              =>     PMA_REG_RX_EQ2_C_SET_FB                    ,   
        CP_LANE3_PMA_REG_RX_EQ2_OFF                                   =>     PMA_REG_RX_EQ2_OFF                         ,   
        CP_LANE3_PMA_REG_EQ_DAC                                       =>     PMA_REG_EQ_DAC                             ,   
        CP_LANE3_PMA_REG_RX_ICTRL_EQ                                  =>     PMA_REG_RX_ICTRL_EQ                        ,   
        CP_LANE3_PMA_REG_EQ_DC_CALIB_EN                               =>     PMA_REG_EQ_DC_CALIB_EN                     ,   
        CP_LANE3_PMA_REG_EQ_DC_CALIB_SEL                              =>     PMA_REG_EQ_DC_CALIB_SEL                    ,   
        CP_LANE3_PMA_REG_RX_RESERVED_337_330                          =>     PMA_REG_RX_RESERVED_337_330                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_345_338                          =>     PMA_REG_RX_RESERVED_345_338                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_353_346                          =>     PMA_REG_RX_RESERVED_353_346                ,   
        CP_LANE3_PMA_REG_RX_RESERVED_361_354                          =>     PMA_REG_RX_RESERVED_361_354                ,   
        CP_LANE3_PMA_CTLE_CTRL_REG_I                                  =>     PMA_CTLE_CTRL_REG_I                        ,   
        CP_LANE3_PMA_CTLE_REG_FORCE_SEL_I                             =>     PMA_CTLE_REG_FORCE_SEL_I                   ,   
        CP_LANE3_PMA_CTLE_REG_HOLD_I                                  =>     PMA_CTLE_REG_HOLD_I                        ,   
        CP_LANE3_PMA_CTLE_REG_INIT_DAC_I                              =>     PMA_CTLE_REG_INIT_DAC_I                    ,   
        CP_LANE3_PMA_CTLE_REG_POLARITY_I                              =>     PMA_CTLE_REG_POLARITY_I                    ,   
        CP_LANE3_PMA_CTLE_REG_SHIFTER_GAIN_I                          =>     PMA_CTLE_REG_SHIFTER_GAIN_I                ,   
        CP_LANE3_PMA_CTLE_REG_THRESHOLD_I                             =>     PMA_CTLE_REG_THRESHOLD_I                   ,   
        CP_LANE3_PMA_REG_RX_RES_TRIM_EN                               =>     PMA_REG_RX_RES_TRIM_EN                     ,   
        CP_LANE3_PMA_REG_RX_RESERVED_393_389                          =>     PMA_REG_RX_RESERVED_393_389                ,   
        CP_LANE3_PMA_CFG_RX_LANE_POWERUP                              =>     PMA_CFG_RX_LANE_POWERUP                    ,   
        CP_LANE3_PMA_CFG_RX_PMA_RSTN                                  =>     PMA_CFG_RX_PMA_RSTN                        ,   
        CP_LANE3_PMA_INT_PMA_RX_MASK_0                                =>     PMA_INT_PMA_RX_MASK_0                      ,   
        CP_LANE3_PMA_INT_PMA_RX_CLR_0                                 =>     PMA_INT_PMA_RX_CLR_0                       ,   
        CP_LANE3_PMA_CFG_CTLE_ADP_RSTN                                =>     PMA_CFG_CTLE_ADP_RSTN                      ,   
        CP_LANE3_PMA_REG_TX_PD                                        =>     PMA_REG_TX_PD                              ,   
        CP_LANE3_PMA_REG_TX_PD_OW                                     =>     PMA_REG_TX_PD_OW                           ,   
        CP_LANE3_PMA_REG_TX_MAIN_PRE_Z                                =>     PMA_REG_TX_MAIN_PRE_Z                      ,   
        CP_LANE3_PMA_REG_TX_MAIN_PRE_Z_OW                             =>     PMA_REG_TX_MAIN_PRE_Z_OW                   ,   
        CP_LANE3_PMA_REG_TX_BEACON_TIMER_SEL                          =>     PMA_REG_TX_BEACON_TIMER_SEL                ,   
        CP_LANE3_PMA_REG_TX_RXDET_REQ_OW                              =>     PMA_REG_TX_RXDET_REQ_OW                    ,   
        CP_LANE3_PMA_REG_TX_RXDET_REQ                                 =>     PMA_REG_TX_RXDET_REQ                       ,   
        CP_LANE3_PMA_REG_TX_BEACON_EN_OW                              =>     PMA_REG_TX_BEACON_EN_OW                    ,   
        CP_LANE3_PMA_REG_TX_BEACON_EN                                 =>     PMA_REG_TX_BEACON_EN                       ,   
        CP_LANE3_PMA_REG_TX_EI_EN_OW                                  =>     PMA_REG_TX_EI_EN_OW                        ,   
        CP_LANE3_PMA_REG_TX_EI_EN                                     =>     PMA_REG_TX_EI_EN                           ,   
        CP_LANE3_PMA_REG_TX_BIT_CONV                                  =>     PMA_REG_TX_BIT_CONV                        ,   
        CP_LANE3_PMA_REG_TX_RES_CAL                                   =>     PMA_REG_TX_RES_CAL                         ,   
        CP_LANE3_PMA_REG_TX_RESERVED_19                               =>     PMA_REG_TX_RESERVED_19                     ,   
        CP_LANE3_PMA_REG_TX_RESERVED_25_20                            =>     PMA_REG_TX_RESERVED_25_20                 ,   
        CP_LANE3_PMA_REG_TX_RESERVED_33_26                            =>     PMA_REG_TX_RESERVED_33_26                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_41_34                            =>     PMA_REG_TX_RESERVED_41_34                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_49_42                            =>     PMA_REG_TX_RESERVED_49_42                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_57_50                            =>     PMA_REG_TX_RESERVED_57_50                  ,   
        CP_LANE3_PMA_REG_TX_SYNC_OW                                   =>     PMA_REG_TX_SYNC_OW                         ,   
        CP_LANE3_PMA_REG_TX_SYNC                                      =>     PMA_REG_TX_SYNC                            ,   
        CP_LANE3_PMA_REG_TX_PD_POST                                   =>     PMA_REG_TX_PD_POST                         ,   
        CP_LANE3_PMA_REG_TX_PD_POST_OW                                =>     PMA_REG_TX_PD_POST_OW                      ,   
        CP_LANE3_PMA_REG_TX_RESET_N_OW                                =>     PMA_REG_TX_RESET_N_OW                      ,   
        CP_LANE3_PMA_REG_TX_RESET_N                                   =>     PMA_REG_TX_RESET_N                         ,   
        CP_LANE3_PMA_REG_TX_RESERVED_64                               =>     PMA_REG_TX_RESERVED_64                     ,   
        CP_LANE3_PMA_REG_TX_RESERVED_65                               =>     PMA_REG_TX_RESERVED_65                     ,   
        CP_LANE3_PMA_REG_TX_BUSWIDTH_OW                               =>     PMA_REG_TX_BUSWIDTH_OW                     ,   
        CP_LANE3_PMA_REG_TX_BUSWIDTH                                  =>     PMA_REG_TX_BUSWIDTH                        ,   
        CP_LANE3_PMA_REG_PLL_READY_OW                                 =>     PMA_REG_PLL_READY_OW                       ,   
        CP_LANE3_PMA_REG_PLL_READY                                    =>     PMA_REG_PLL_READY                          ,   
        CP_LANE3_PMA_REG_TX_RESERVED_72                               =>     PMA_REG_TX_RESERVED_72                     ,   
        CP_LANE3_PMA_REG_TX_RESERVED_73                               =>     PMA_REG_TX_RESERVED_73                     ,   
        CP_LANE3_PMA_REG_TX_RESERVED_74                               =>     PMA_REG_TX_RESERVED_74                     ,   
        CP_LANE3_PMA_REG_EI_PCLK_DELAY_SEL                            =>     PMA_REG_EI_PCLK_DELAY_SEL                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_77                               =>     PMA_REG_TX_RESERVED_77                     ,   
        CP_LANE3_PMA_REG_TX_RESERVED_83_78                            =>     PMA_REG_TX_RESERVED_83_78                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_89_84                            =>     PMA_REG_TX_RESERVED_89_84                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_95_90                            =>     PMA_REG_TX_RESERVED_95_90                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_101_96                           =>     PMA_REG_TX_RESERVED_101_96                 ,   
        CP_LANE3_PMA_REG_TX_RESERVED_107_102                          =>     PMA_REG_TX_RESERVED_107_102                ,   
        CP_LANE3_PMA_REG_TX_RESERVED_113_108                          =>     PMA_REG_TX_RESERVED_113_108                ,   
        CP_LANE3_PMA_REG_TX_AMP_DAC0                                  =>     PMA_REG_TX_AMP_DAC0                        ,   
        CP_LANE3_PMA_REG_TX_AMP_DAC1                                  =>     PMA_REG_TX_AMP_DAC1                        ,   
        CP_LANE3_PMA_REG_TX_AMP_DAC2                                  =>     PMA_REG_TX_AMP_DAC2                        ,   
        CP_LANE3_PMA_REG_TX_AMP_DAC3                                  =>     PMA_REG_TX_AMP_DAC3                        ,   
        CP_LANE3_PMA_REG_TX_RESERVED_143_138                          =>     PMA_REG_TX_RESERVED_143_138                ,   
        CP_LANE3_PMA_REG_TX_MARGIN                                    =>     PMA_REG_TX_MARGIN                          ,   
        CP_LANE3_PMA_REG_TX_MARGIN_OW                                 =>     PMA_REG_TX_MARGIN_OW                       ,   
        CP_LANE3_PMA_REG_TX_RESERVED_149_148                          =>     PMA_REG_TX_RESERVED_149_148                ,   
        CP_LANE3_PMA_REG_TX_RESERVED_150                              =>     PMA_REG_TX_RESERVED_150                    ,   
        CP_LANE3_PMA_REG_TX_SWING                                     =>     PMA_REG_TX_SWING                           ,   
        CP_LANE3_PMA_REG_TX_SWING_OW                                  =>     PMA_REG_TX_SWING_OW                        ,   
        CP_LANE3_PMA_REG_TX_RESERVED_153                              =>     PMA_REG_TX_RESERVED_153                    ,   
        CP_LANE3_PMA_REG_TX_RXDET_THRESHOLD                           =>     PMA_REG_TX_RXDET_THRESHOLD                 ,   
        CP_LANE3_PMA_REG_TX_RESERVED_157_156                          =>     PMA_REG_TX_RESERVED_157_156                ,   
        CP_LANE3_PMA_REG_TX_BEACON_OSC_CTRL                           =>     PMA_REG_TX_BEACON_OSC_CTRL                 ,   
        CP_LANE3_PMA_REG_TX_RESERVED_160_159                          =>     PMA_REG_TX_RESERVED_160_159                ,   
        CP_LANE3_PMA_REG_TX_RESERVED_162_161                          =>     PMA_REG_TX_RESERVED_162_161                ,   
        CP_LANE3_PMA_REG_TX_TX2RX_SLPBACK_EN                          =>     PMA_REG_TX_TX2RX_SLPBACK_EN                ,   
        CP_LANE3_PMA_REG_TX_PCLK_EDGE_SEL                             =>     PMA_REG_TX_PCLK_EDGE_SEL                   ,   
        CP_LANE3_PMA_REG_TX_RXDET_STATUS_OW                           =>     PMA_REG_TX_RXDET_STATUS_OW                 ,   
        CP_LANE3_PMA_REG_TX_RXDET_STATUS                              =>     PMA_REG_TX_RXDET_STATUS                    ,   
        CP_LANE3_PMA_REG_TX_PRBS_GEN_EN                               =>     PMA_REG_TX_PRBS_GEN_EN                     ,   
        CP_LANE3_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                        =>     PMA_REG_TX_PRBS_GEN_WIDTH_SEL              ,   
        CP_LANE3_PMA_REG_TX_PRBS_SEL                                  =>     PMA_REG_TX_PRBS_SEL                        ,   
        CP_LANE3_PMA_REG_TX_UDP_DATA_7_TO_0                           =>     PMA_REG_TX_UDP_DATA_7_TO_0                 ,   
        CP_LANE3_PMA_REG_TX_UDP_DATA_15_TO_8                          =>     PMA_REG_TX_UDP_DATA_15_TO_8                ,   
        CP_LANE3_PMA_REG_TX_UDP_DATA_19_TO_16                         =>     PMA_REG_TX_UDP_DATA_19_TO_16               ,   
        CP_LANE3_PMA_REG_TX_RESERVED_192                              =>     PMA_REG_TX_RESERVED_192                    ,   
        CP_LANE3_PMA_REG_TX_FIFO_WP_CTRL                              =>     PMA_REG_TX_FIFO_WP_CTRL                    ,   
        CP_LANE3_PMA_REG_TX_FIFO_EN                                   =>     PMA_REG_TX_FIFO_EN                         ,   
        CP_LANE3_PMA_REG_TX_DATA_MUX_SEL                              =>     PMA_REG_TX_DATA_MUX_SEL                    ,   
        CP_LANE3_PMA_REG_TX_ERR_INSERT                                =>     PMA_REG_TX_ERR_INSERT                      ,   
        CP_LANE3_PMA_REG_TX_RESERVED_203_200                          =>     PMA_REG_TX_RESERVED_203_200                ,   
        CP_LANE3_PMA_REG_TX_RESERVED_204                              =>     PMA_REG_TX_RESERVED_204                    ,   
        CP_LANE3_PMA_REG_TX_SATA_EN                                   =>     PMA_REG_TX_SATA_EN                         ,   
        CP_LANE3_PMA_REG_TX_RESERVED_207_206                          =>     PMA_REG_TX_RESERVED_207_206                ,   
        CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                     =>     PMA_REG_RATE_CHANGE_TXPCLK_ON_OW           ,   
        CP_LANE3_PMA_REG_RATE_CHANGE_TXPCLK_ON                        =>     PMA_REG_RATE_CHANGE_TXPCLK_ON              ,   
        CP_LANE3_PMA_REG_TX_CFG_POST1                                 =>     PMA_REG_TX_CFG_POST1                       ,   
        CP_LANE3_PMA_REG_TX_CFG_POST2                                 =>     PMA_REG_TX_CFG_POST2                       ,   
        CP_LANE3_PMA_REG_TX_DEEMP                                     =>     PMA_REG_TX_DEEMP                           ,   
        CP_LANE3_PMA_REG_TX_DEEMP_OW                                  =>     PMA_REG_TX_DEEMP_OW                        ,   
        CP_LANE3_PMA_REG_TX_RESERVED_224_223                          =>     PMA_REG_TX_RESERVED_224_223                ,   
        CP_LANE3_PMA_REG_TX_RESERVED_225                              =>     PMA_REG_TX_RESERVED_225                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_229_226                          =>     PMA_REG_TX_RESERVED_229_226                ,   
        CP_LANE3_PMA_REG_TX_OOB_DELAY_SEL                             =>     PMA_REG_TX_OOB_DELAY_SEL                   ,   
        CP_LANE3_PMA_REG_TX_POLARITY                                  =>     PMA_REG_TX_POLARITY                        ,   
        CP_LANE3_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                       =>     PMA_REG_ANA_TX_JTAG_DATA_O_SEL             ,   
        CP_LANE3_PMA_REG_TX_RESERVED_236                              =>     PMA_REG_TX_RESERVED_236                    ,   
        CP_LANE3_PMA_REG_TX_LS_MODE_EN                                =>     PMA_REG_TX_LS_MODE_EN                      ,   
        CP_LANE3_PMA_REG_TX_JTAG_MODE_EN_OW                           =>     PMA_REG_TX_JTAG_MODE_EN_OW                 ,   
        CP_LANE3_PMA_REG_TX_JTAG_MODE_EN                              =>     PMA_REG_TX_JTAG_MODE_EN                    ,   
        CP_LANE3_PMA_REG_RX_JTAG_MODE_EN_OW                           =>     PMA_REG_RX_JTAG_MODE_EN_OW                 ,   
        CP_LANE3_PMA_REG_RX_JTAG_MODE_EN                              =>     PMA_REG_RX_JTAG_MODE_EN                    ,   
        CP_LANE3_PMA_REG_RX_JTAG_OE                                   =>     PMA_REG_RX_JTAG_OE                         ,   
        CP_LANE3_PMA_REG_RX_ACJTAG_VHYSTSEL                           =>     PMA_REG_RX_ACJTAG_VHYSTSEL                 ,   
        CP_LANE3_PMA_REG_TX_RES_CAL_EN                                =>     PMA_REG_TX_RES_CAL_EN                      ,   
        CP_LANE3_PMA_REG_RX_TERM_MODE_CTRL                            =>     PMA_REG_RX_TERM_MODE_CTRL                  ,   
        CP_LANE3_PMA_REG_TX_RESERVED_251_250                          =>     PMA_REG_TX_RESERVED_251_250                ,   
        CP_LANE3_PMA_REG_PLPBK_TXPCLK_EN                              =>     PMA_REG_PLPBK_TXPCLK_EN                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_253                              =>     PMA_REG_TX_RESERVED_253                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_254                              =>     PMA_REG_TX_RESERVED_254                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_255                              =>     PMA_REG_TX_RESERVED_255                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_256                              =>     PMA_REG_TX_RESERVED_256                    ,   
        CP_LANE3_PMA_REG_TX_RESERVED_257                              =>     PMA_REG_TX_RESERVED_257                    ,   
        CP_LANE3_PMA_REG_TX_PH_SEL                                    =>     PMA_REG_TX_PH_SEL                          ,   
        CP_LANE3_PMA_REG_TX_CFG_PRE                                   =>     PMA_REG_TX_CFG_PRE                         ,   
        CP_LANE3_PMA_REG_TX_CFG_MAIN                                  =>     PMA_REG_TX_CFG_MAIN                        ,   
        CP_LANE3_PMA_REG_CFG_POST                                     =>     PMA_REG_CFG_POST                           ,   
        CP_LANE3_PMA_REG_PD_MAIN                                      =>     PMA_REG_PD_MAIN                            ,   
        CP_LANE3_PMA_REG_PD_PRE                                       =>     PMA_REG_PD_PRE                             ,   
        CP_LANE3_PMA_REG_TX_LS_DATA                                   =>     PMA_REG_TX_LS_DATA                         ,   
        CP_LANE3_PMA_REG_TX_DCC_BUF_SZ_SEL                            =>     PMA_REG_TX_DCC_BUF_SZ_SEL                  ,   
        CP_LANE3_PMA_REG_TX_DCC_CAL_CUR_TUNE                          =>     PMA_REG_TX_DCC_CAL_CUR_TUNE                ,   
        CP_LANE3_PMA_REG_TX_DCC_CAL_EN                                =>     PMA_REG_TX_DCC_CAL_EN                      ,   
        CP_LANE3_PMA_REG_TX_DCC_CUR_SS                                =>     PMA_REG_TX_DCC_CUR_SS                      ,   
        CP_LANE3_PMA_REG_TX_DCC_FA_CTRL                               =>     PMA_REG_TX_DCC_FA_CTRL                     ,   
        CP_LANE3_PMA_REG_TX_DCC_RI_CTRL                               =>     PMA_REG_TX_DCC_RI_CTRL                     ,   
        CP_LANE3_PMA_REG_ATB_SEL_2_TO_0                               =>     PMA_REG_ATB_SEL_2_TO_0                     ,   
        CP_LANE3_PMA_REG_ATB_SEL_9_TO_3                               =>     PMA_REG_ATB_SEL_9_TO_3                     ,   
        CP_LANE3_PMA_REG_TX_CFG_7_TO_0                                =>     PMA_REG_TX_CFG_7_TO_0                      ,   
        CP_LANE3_PMA_REG_TX_CFG_15_TO_8                               =>     PMA_REG_TX_CFG_15_TO_8                     ,   
        CP_LANE3_PMA_REG_TX_CFG_23_TO_16                              =>     PMA_REG_TX_CFG_23_TO_16                    ,   
        CP_LANE3_PMA_REG_TX_CFG_31_TO_24                              =>     PMA_REG_TX_CFG_31_TO_24                    ,   
        CP_LANE3_PMA_REG_TX_OOB_EI_EN                                 =>     PMA_REG_TX_OOB_EI_EN                       ,   
        CP_LANE3_PMA_REG_TX_OOB_EI_EN_OW                              =>     PMA_REG_TX_OOB_EI_EN_OW                    ,   
        CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED                         =>     PMA_REG_TX_BEACON_EN_DELAYED               ,   
        CP_LANE3_PMA_REG_TX_BEACON_EN_DELAYED_OW                      =>     PMA_REG_TX_BEACON_EN_DELAYED_OW            ,   
        CP_LANE3_PMA_REG_TX_JTAG_DATA                                 =>     PMA_REG_TX_JTAG_DATA                       ,   
        CP_LANE3_PMA_REG_TX_RXDET_TIMER_SEL                           =>     PMA_REG_TX_RXDET_TIMER_SEL                 ,   
        CP_LANE3_PMA_REG_TX_CFG1_7_0                                  =>     PMA_REG_TX_CFG1_7_0                        ,   
        CP_LANE3_PMA_REG_TX_CFG1_15_8                                 =>     PMA_REG_TX_CFG1_15_8                       ,   
        CP_LANE3_PMA_REG_TX_CFG1_23_16                                =>     PMA_REG_TX_CFG1_23_16                      ,   
        CP_LANE3_PMA_REG_TX_CFG1_31_24                                =>     PMA_REG_TX_CFG1_31_24                      ,   
        CP_LANE3_PMA_REG_CFG_LANE_POWERUP                             =>     PMA_REG_CFG_LANE_POWERUP                   ,   
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                  =>     PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH        ,   
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_PISO                     =>     PMA_REG_CFG_TX_LANE_POWERUP_PISO           ,   
        CP_LANE3_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER                   =>     PMA_REG_CFG_TX_LANE_POWERUP_DRIVER            
    )
    port map
    (
        PAD_TX_SDN3                             =>      P_TX_SDN                          ,//PAD PIN  
        PAD_TX_SDP3                             =>      P_TX_SDP                          ,//PAD PIN  
        PCS_RX_MCB_STATUS[3]                    =>      P_PCS_RX_MCB_STATUS               ,
        PCS_LSM_SYNCED[3]                       =>      P_PCS_LSM_SYNCED                  ,
        CFG_READY_3                             =>      P_CFG_READY                       ,
        CFG_RDATA_3                             =>      P_CFG_RDATA                       ,
        CFG_INT_3                               =>      P_CFG_INT                         ,
        RDATA_3                                 =>      P_RDATA                           ,
        RCLK2FABRIC[3]                          =>      P_RCLK2FABRIC                     ,
        TCLK2FABRIC[3]                          =>      P_TCLK2FABRIC                     ,
        RX_SIGDET_STATUS_3                     =>      P_RX_SIGDET_STATUS                ,
        RX_SATA_COMINIT_3                      =>      P_RX_SATA_COMINIT                 ,
        RX_SATA_COMWAKE_3                      =>      P_RX_SATA_COMWAKE                 ,
        RX_LS_DATA_3                           =>      P_RX_LS_DATA                      ,
        RX_READY_3                             =>      P_RX_READY                        ,
        TEST_STATUS_3                          =>      P_TEST_STATUS                     ,
        TX_RXDET_STATUS_3                      =>      P_TX_RXDET_STATUS                 ,
        CA_ALIGN_RX[3]                          =>      P_CA_ALIGN_RX                     ,
        CA_ALIGN_TX[3]                          =>      P_CA_ALIGN_TX                     ,
        //PMA_RCLK                               =>      PMA_RCLK                          ,        
        LANE_COUT_BUS_FORWARD0                  =>      LANE_COUT_BUS_FORWARD[0]           ,
        LANE_COUT_BUS_FORWARD1                  =>      LANE_COUT_BUS_FORWARD[1]           ,
        LANE_COUT_BUS_FORWARD2                  =>      LANE_COUT_BUS_FORWARD[2]           ,
        LANE_COUT_BUS_FORWARD3                  =>      LANE_COUT_BUS_FORWARD[3]           ,
        LANE_COUT_BUS_FORWARD4                  =>      LANE_COUT_BUS_FORWARD[4]           ,
        LANE_COUT_BUS_FORWARD5                  =>      LANE_COUT_BUS_FORWARD[5]           ,
        LANE_COUT_BUS_FORWARD6                  =>      LANE_COUT_BUS_FORWARD[6]           ,
        LANE_COUT_BUS_FORWARD7                  =>      LANE_COUT_BUS_FORWARD[7]           ,
        LANE_COUT_BUS_FORWARD8                  =>      LANE_COUT_BUS_FORWARD[8]           ,
        LANE_COUT_BUS_FORWARD9                  =>      LANE_COUT_BUS_FORWARD[9]           ,
        LANE_COUT_BUS_FORWARD10                 =>      LANE_COUT_BUS_FORWARD[10]           ,
        LANE_COUT_BUS_FORWARD11                 =>      LANE_COUT_BUS_FORWARD[11]           ,
        LANE_COUT_BUS_FORWARD12                 =>      LANE_COUT_BUS_FORWARD[12]           ,
        LANE_COUT_BUS_FORWARD13                 =>      LANE_COUT_BUS_FORWARD[13]           ,
        LANE_COUT_BUS_FORWARD14                 =>      LANE_COUT_BUS_FORWARD[14]           ,
        LANE_COUT_BUS_FORWARD15                 =>      LANE_COUT_BUS_FORWARD[15]           ,
        LANE_COUT_BUS_FORWARD16                 =>      LANE_COUT_BUS_FORWARD[16]           ,
        LANE_COUT_BUS_FORWARD17                 =>      LANE_COUT_BUS_FORWARD[17]           ,
        LANE_COUT_BUS_FORWARD18                 =>      LANE_COUT_BUS_FORWARD[18]           ,
        APATTERN_STATUS_COUT                  =>      APATTERN_STATUS_COUT              ,       
        TXPCLK_PLL_3                            =>      TXPCLK_PLL                        ,
        PAD_RX_SDN3                            =>      P_RX_SDN                          ,//PAD PIN  
        PAD_RX_SDP3                            =>      P_RX_SDP                          ,//PAD PIN  
        RX3_CLK_FR_CORE                        =>      P_RX_CLK_FR_CORE                  ,
        RCLK2_3_FR_CORE                        =>      P_RCLK2_FR_CORE                   ,
        TX3_CLK_FR_CORE                        =>      P_TX_CLK_FR_CORE                  ,
        TCLK2_3_FR_CORE                        =>      P_TCLK2_FR_CORE                   ,
        PCS_TX_RST_3                           =>      P_PCS_TX_RST                      ,
        PCS_RX_RST_3                           =>      P_PCS_RX_RST                      ,
        PCS_CB_RST_3                           =>      P_PCS_CB_RST                      ,
        RXGEAR_SLIP_3                          =>      P_RXGEAR_SLIP                     ,
        CFG_CLK_3                              =>      P_CFG_CLK                         ,
        CFG_RST_3                              =>      P_CFG_RST                         ,
        CFG_PSEL_3                             =>      P_CFG_PSEL                        ,
        CFG_ENABLE_3                           =>      P_CFG_ENABLE                      ,
        CFG_WRITE_3                            =>      P_CFG_WRITE                       ,
        CFG_ADDR_3                             =>      P_CFG_ADDR                        ,
        CFG_WDATA_3                            =>      P_CFG_WDATA                       ,
        TDATA_3                                =>      P_TDATA                           ,
        PCS_WORD_ALIGN_EN[3]                    =>      P_PCS_WORD_ALIGN_EN               ,
        RX_POLARITY_INVERT[3]                   =>      P_RX_POLARITY_INVERT              ,
        CEB_ADETECT_EN[3]                       =>      P_CEB_ADETECT_EN                  ,
        PCS_MCB_EXT_EN[3]                       =>      P_PCS_MCB_EXT_EN                  ,
        PCS_NEAREND_LOOP[3]                     =>      P_PCS_NEAREND_LOOP                ,
        PCS_FAREND_LOOP[3]                      =>      P_PCS_FAREND_LOOP                 ,
        PMA_NEAREND_PLOOP[3]                    =>      P_PMA_NEAREND_PLOOP               ,
        PMA_NEAREND_SLOOP[3]                    =>      P_PMA_NEAREND_SLOOP               ,
        PMA_FAREND_PLOOP[3]                     =>      P_PMA_FAREND_PLOOP                ,
        LANE_PD_3                              =>      P_LANE_PD                         ,
        LANE_RST_3                             =>      P_LANE_RST                        ,
        RX_LANE_PD_3                           =>      P_RX_LANE_PD                      ,
        RX_PMA_RST_3                           =>      P_RX_PMA_RST                      ,
        CTLE_ADP_RST_3                         =>      P_CTLE_ADP_RST                    ,
        TX_DEEMP_3                             =>      P_TX_DEEMP                        ,
        TX_LS_DATA_3                           =>      P_TX_LS_DATA                      ,
        TX_BEACON_EN_3                         =>      P_TX_BEACON_EN                    ,
        TX_SWING_3                             =>      P_TX_SWING                        ,
        TX_RXDET_REQ_3                         =>      P_TX_RXDET_REQ                    ,
        TX_RATE_3                              =>      P_TX_RATE                         ,
        TX_BUSWIDTH_3                         =>      P_TX_BUSWIDTH                     ,
        TX_MARGIN_3                            =>      P_TX_MARGIN                       ,
        TX_PMA_RST_3                           =>      P_TX_PMA_RST                      ,
        TX_LANE_PD_CLKPATH_3                   =>      P_TX_LANE_PD_CLKPATH              ,
        TX_LANE_PD_PISO_3                      =>      P_TX_LANE_PD_PISO                 ,
        TX_LANE_PD_DRIVER_3                    =>      P_TX_LANE_PD_DRIVER               ,
        RX_RATE_3                              =>      P_RX_RATE                         ,
        RX_BUSWIDTH_3                          =>      P_RX_BUSWIDTH                     ,
        RX_HIGHZ_3                             =>      P_RX_HIGHZ                        ,
        CIM_CLK_ALIGNER_RX3                   =>      P_CIM_CLK_ALIGNER_RX              ,
        CIM_CLK_ALIGNER_TX3                   =>      P_CIM_CLK_ALIGNER_TX              ,
        CIM_DYN_DLY_SEL_RX3                   =>      P_CIM_DYN_DLY_SEL_RX              ,
        CIM_DYN_DLY_SEL_TX3                   =>      P_CIM_DYN_DLY_SEL_TX              ,
        CIM_START_ALIGN_RX3                   =>      P_CIM_START_ALIGN_RX              ,
        CIM_START_ALIGN_TX3                   =>      P_CIM_START_ALIGN_TX              ,
        //MCB_RCLK                               =>      MCB_RCLK                          ,
        SYNC_CH3                                   =>      SYNC                              ,
        RATE_CHANGE_CH3                            =>      RATE_CHANGE                       ,
        PLL_LOCK_SEL_3                           =>      PLL_LOCK_SEL                      ,        
        LANE_CIN_BUS_FORWARD0                    =>      LANE_CIN_BUS_FORWARD[0]               ,
        LANE_CIN_BUS_FORWARD1                    =>      LANE_CIN_BUS_FORWARD[1]               ,
        LANE_CIN_BUS_FORWARD2                    =>      LANE_CIN_BUS_FORWARD[2]               ,
        LANE_CIN_BUS_FORWARD3                    =>      LANE_CIN_BUS_FORWARD[3]               ,
        LANE_CIN_BUS_FORWARD4                    =>      LANE_CIN_BUS_FORWARD[4]               ,
        LANE_CIN_BUS_FORWARD5                    =>      LANE_CIN_BUS_FORWARD[5]               ,
        LANE_CIN_BUS_FORWARD6                    =>      LANE_CIN_BUS_FORWARD[6]               ,
        LANE_CIN_BUS_FORWARD7                    =>      LANE_CIN_BUS_FORWARD[7]               ,
        LANE_CIN_BUS_FORWARD8                    =>      LANE_CIN_BUS_FORWARD[8]               ,
        LANE_CIN_BUS_FORWARD9                    =>      LANE_CIN_BUS_FORWARD[9]               ,
        LANE_CIN_BUS_FORWARD10                   =>      LANE_CIN_BUS_FORWARD[10]               ,
        LANE_CIN_BUS_FORWARD11                   =>      LANE_CIN_BUS_FORWARD[11]               ,
        LANE_CIN_BUS_FORWARD12                   =>      LANE_CIN_BUS_FORWARD[12]               ,
        LANE_CIN_BUS_FORWARD13                   =>      LANE_CIN_BUS_FORWARD[13]               ,
        LANE_CIN_BUS_FORWARD14                   =>      LANE_CIN_BUS_FORWARD[14]               ,
        LANE_CIN_BUS_FORWARD15                   =>      LANE_CIN_BUS_FORWARD[15]               ,
        LANE_CIN_BUS_FORWARD16                   =>      LANE_CIN_BUS_FORWARD[16]               ,
        LANE_CIN_BUS_FORWARD17                   =>      LANE_CIN_BUS_FORWARD[17]               ,
        LANE_CIN_BUS_FORWARD18                   =>      LANE_CIN_BUS_FORWARD[18]               ,
        APATTERN_STATUS_CIN                    =>      APATTERN_STATUS_CIN               ,       
        CLK_TXP_3                                =>      CLK_TXP                           ,
        CLK_TXN_3                                =>      CLK_TXN                           ,
        CLK_RX0_3                                =>      CLK_RX0                           ,
        CLK_RX90_3                               =>      CLK_RX90                          ,
        CLK_RX180_3                              =>      CLK_RX180                         ,
        CLK_RX270_3                              =>      CLK_RX270                         ,
        PLL_PD_I_3                               =>      PLL_PD_I                          ,
        PLL_RESET_I_3                            =>      PLL_RESET_I                       ,
        PLL_REFCLK_I_3                           =>      PLL_REFCLK_I                      ,
        //PLL_RES_TRIM_I                         =>      PLL_RES_TRIM_I
        HSST_RST                                 =>      HSST_RST                          ,
        TEST_SE_N                                =>     P_TEST_SE_N              ,
        TEST_MODE_N                              =>     P_TEST_MODE_N            ,
        FOR_PMA_TEST_MODE_N                      =>     P_FOR_PMA_TEST_MODE_N    ,
        FOR_PMA_TEST_SE_N                        =>     P_FOR_PMA_TEST_SE_N       
    );

};// end of implementation impl_lane3 of gopHSST_LANE











