
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {
       ./ \
       /home/RAID2/COURSE/dic/dic169/homework2/ex2_3a }  

       ./  /home/RAID2/COURSE/dic/dic169/homework2/ex2_3a 
# You need to upload the libraries(.db in the NLDM) and modify this path for NLDM
#set link_library {dw_foundation.sldb }
set synthetic_library { asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db}
 asap7sc7p5t_AO_RVT_TT_08302018.db asap7sc7p5t_OA_RVT_TT_08302018.db asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_AO_RVT_TT_08302018.db  asap7sc7p5t_OA_RVT_TT_08302018.db
set target_library {asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db }         
asap7sc7p5t_INVBUF_RVT_TT_08302018.db asap7sc7p5t_SIMPLE_RVT_TT_08302018.db asap7sc7p5t_SEQ_RVT_TT_08302018.db 
#======================================================
#  Global Parameters
#======================================================
set DESIGN "Adder_4bit"
Adder_4bit
set MAX_Delay 90
90
#======================================================
#  Read RTL Code
#======================================================
read_sverilog {Adder_4bit.v}
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/Adder_4bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_AO_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_OA_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_SEQ_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /RAID2/COURSE/dic/dic169/homework2/ex2_3a/Adder_4bit.v
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/Adder_4bit.db:Adder_4bit'
Loaded 1 design.
Current design is 'Adder_4bit'.
Adder_4bit
current_design Adder_4bit
Current design is 'Adder_4bit'.
{Adder_4bit}
#======================================================
#  Global Setting
#======================================================
#set_operating_conditions -max slow -min fast
#======================================================
#  Set Design Constraints
#======================================================
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
#======================================================
#  Optimization
#======================================================
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
| asap7sc7p5t_AO_RVT_TT_08302018     | 1.0                     |           |
| asap7sc7p5t_OA_RVT_TT_08302018     | 1.0                     |           |
| asap7sc7p5t_INVBUF_RVT_TT_08302018 | 1.0                     |           |
| asap7sc7p5t_SEQ_RVT_TT_08302018    | 1.0                     |           |
| asap7sc7p5t_SIMPLE_RVT_TT_08302018 | 1.0                     |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 0                                      |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

  Loading target library 'asap7sc7p5t_INVBUF_RVT_TT_08302018'
  Loading target library 'asap7sc7p5t_SIMPLE_RVT_TT_08302018'
  Loading target library 'asap7sc7p5t_SEQ_RVT_TT_08302018'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Adder_4bit'
Warning: Can't read link_library file 'your_library.db'. (UID-3)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Processing 'Adder_4bit_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_R.
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.8      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
    0:00:01      30.1      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_INVBUF_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db'
Loading db file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_SEQ_RVT_TT_08302018.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/Netlist/Adder_4bit_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/dic/dic169/homework2/ex2_3a/Netlist/Adder_4bit_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : Adder_4bit
Version: T-2022.03
Date   : Fri Oct 27 21:13:54 2023
****************************************

Library(s) Used:

    asap7sc7p5t_SIMPLE_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db)
    asap7sc7p5t_INVBUF_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic169/homework2/ex2_3a/asap7sc7p5t_INVBUF_RVT_TT_08302018.db)

Number of ports:                           13
Number of nets:                            30
Number of cells:                           22
Number of combinational cells:             22
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          2
Number of references:                       7

Combinational area:                 30.093120
Buf/Inv area:                        1.399680
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                    30.093120
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Adder_4bit
Version: T-2022.03
Date   : Fri Oct 27 21:13:54 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_INVBUF_RVT_TT_08302018
Wire Load Model Mode: top

  Startpoint: B[0] (input port)
  Endpoint: Output[4] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  B[0] (in)                                0.00       0.00 r
  U4/Y (NAND2xp5_ASAP7_75t_R)             17.78      17.78 f
  U16/Y (NAND3xp33_ASAP7_75t_R)           15.20      32.98 r
  U17/Y (NAND3xp33_ASAP7_75t_R)           22.36      55.34 f
  U20/Y (INVx1_ASAP7_75t_R)               12.23      67.57 r
  U22/Y (NAND2xp5_ASAP7_75t_R)             8.95      76.53 f
  U24/Y (NAND2xp5_ASAP7_75t_R)             6.63      83.16 r
  Output[4] (out)                          0.00      83.16 r
  data arrival time                                  83.16

  max_delay                               90.00      90.00
  output external delay                    0.00      90.00
  data required time                                 90.00
  -----------------------------------------------------------
  data required time                                 90.00
  data arrival time                                 -83.16
  -----------------------------------------------------------
  slack (MET)                                         6.84


1
exit

Memory usage for this session 167 Mbytes.
Memory usage for this session including child processes 167 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).
Elapsed time for this session 5 seconds ( 0.00 hours ).

Thank you...
