-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv15_7F70 : STD_LOGIC_VECTOR (14 downto 0) := "111111101110000";
    constant ap_const_lv15_78 : STD_LOGIC_VECTOR (14 downto 0) := "000000001111000";
    constant ap_const_lv15_7F80 : STD_LOGIC_VECTOR (14 downto 0) := "111111110000000";
    constant ap_const_lv15_7FB0 : STD_LOGIC_VECTOR (14 downto 0) := "111111110110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln124_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal outidx_2_ce0 : STD_LOGIC;
    signal outidx_2_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal w2_ce0 : STD_LOGIC;
    signal w2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal do_init_reg_114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir17_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_index18_reg_270 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc16_reg_284 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1614_reg_298 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1712_reg_312 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1810_reg_326 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_do_init_phi_fu_118_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir_fu_490_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ir_reg_791 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln124_reg_796 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_22_fu_640_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal acc_21_fu_648_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_20_fu_656_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_fu_664_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_index_fu_684_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_ir17_phi_fu_134_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln124_fu_484_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_fu_502_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln133_fu_534_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_i_fu_550_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_540_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln133_5_fu_564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln133_6_fu_568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln133_fu_572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln133_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln133_9_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln133_7_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln133_8_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln133_10_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln133_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln133_11_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln133_12_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_18_fu_620_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_19_fu_628_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_index_2_fu_672_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln141_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln111_fu_692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln111_7_fu_696_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln111_8_fu_700_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln111_9_fu_704_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_176 : BOOLEAN;
    signal ap_condition_39 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mux_9_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_16s_9s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mux_4_2_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        din3 : IN STD_LOGIC_VECTOR (14 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    outidx_2_U : component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe
    generic map (
        DataWidth => 2,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_2_address0,
        ce0 => outidx_2_ce0,
        q0 => outidx_2_q0);

    w2_U : component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg
    generic map (
        DataWidth => 9,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_address0,
        ce0 => w2_ce0,
        q0 => w2_q0);

    mux_9_4_16_1_1_U19 : component myproject_mux_9_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4,
        din3 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4,
        din4 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4,
        din5 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4,
        din6 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4,
        din7 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4,
        din8 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4,
        din9 => in_index18_reg_270,
        dout => a_fu_502_p11);

    mul_16s_9s_22_1_1_U20 : component myproject_mul_16s_9s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => a_fu_502_p11,
        din1 => w2_q0,
        dout => mul_ln133_fu_534_p2);

    mux_4_2_15_1_1_U21 : component myproject_mux_4_2_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        din2_WIDTH => 15,
        din3_WIDTH => 15,
        din4_WIDTH => 2,
        dout_WIDTH => 15)
    port map (
        din0 => acc16_reg_284,
        din1 => acc_1614_reg_298,
        din2 => acc_1712_reg_312,
        din3 => acc_1810_reg_326,
        din4 => outidx_2_q0,
        dout => tmp_i_fu_550_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
                    ap_return_0_preg <= sext_ln111_fu_692_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
                    ap_return_1_preg <= sext_ln111_7_fu_696_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
                    ap_return_2_preg <= sext_ln111_8_fu_700_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
                    ap_return_3_preg <= sext_ln111_9_fu_704_p1;
                end if; 
            end if;
        end if;
    end process;


    acc16_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                acc16_reg_284 <= acc_fu_664_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc16_reg_284 <= ap_const_lv15_7F70;
            end if; 
        end if;
    end process;

    acc_1614_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                acc_1614_reg_298 <= acc_20_fu_656_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1614_reg_298 <= ap_const_lv15_78;
            end if; 
        end if;
    end process;

    acc_1712_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                acc_1712_reg_312 <= acc_21_fu_648_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1712_reg_312 <= ap_const_lv15_7F80;
            end if; 
        end if;
    end process;

    acc_1810_reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                acc_1810_reg_326 <= acc_22_fu_640_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1810_reg_326 <= ap_const_lv15_7FB0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_118_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                do_init_reg_114 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_114 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index18_reg_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                in_index18_reg_270 <= in_index_fu_684_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index18_reg_270 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    ir17_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then 
                ir17_reg_130 <= ir_reg_791;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ir17_reg_130 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln124_reg_796 <= icmp_ln124_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ir_reg_791 <= ir_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_0))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_18_fu_620_p3 <= 
        acc_1810_reg_326 when (or_ln133_11_fu_614_p2(0) = '1') else 
        ap_const_lv15_0;
    acc_19_fu_628_p2 <= std_logic_vector(signed(trunc_ln_fu_540_p4) + signed(tmp_i_fu_550_p6));
    acc_20_fu_656_p3 <= 
        acc_19_fu_628_p2 when (icmp_ln133_7_fu_584_p2(0) = '1') else 
        acc_1614_reg_298;
    acc_21_fu_648_p3 <= 
        acc_19_fu_628_p2 when (icmp_ln133_8_fu_590_p2(0) = '1') else 
        acc_1712_reg_312;
    acc_22_fu_640_p3 <= 
        acc_18_fu_620_p3 when (or_ln133_12_fu_634_p2(0) = '1') else 
        acc_19_fu_628_p2;
    acc_fu_664_p3 <= 
        acc_19_fu_628_p2 when (icmp_ln133_fu_578_p2(0) = '1') else 
        acc16_reg_284;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_176_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_176 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_39_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_39 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln124_reg_796, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_118_p6_assign_proc : process(do_init_reg_114, icmp_ln124_reg_796, ap_condition_176)
    begin
        if ((ap_const_boolean_1 = ap_condition_176)) then
            if ((icmp_ln124_reg_796 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_118_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln124_reg_796 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_118_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_118_p6 <= do_init_reg_114;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_118_p6 <= do_init_reg_114;
        end if; 
    end process;


    ap_phi_mux_ir17_phi_fu_134_p6_assign_proc : process(ir17_reg_130, ir_reg_791, icmp_ln124_reg_796, ap_condition_176)
    begin
        if ((ap_const_boolean_1 = ap_condition_176)) then
            if ((icmp_ln124_reg_796 = ap_const_lv1_1)) then 
                ap_phi_mux_ir17_phi_fu_134_p6 <= ap_const_lv6_0;
            elsif ((icmp_ln124_reg_796 = ap_const_lv1_0)) then 
                ap_phi_mux_ir17_phi_fu_134_p6 <= ir_reg_791;
            else 
                ap_phi_mux_ir17_phi_fu_134_p6 <= ir17_reg_130;
            end if;
        else 
            ap_phi_mux_ir17_phi_fu_134_p6 <= ir17_reg_130;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4_assign_proc : process(do_init_reg_114, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436)
    begin
        if ((do_init_reg_114 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln124_fu_496_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln124_fu_496_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln124_reg_796, ap_enable_reg_pp0_iter1, sext_ln111_fu_692_p1, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
            ap_return_0 <= sext_ln111_fu_692_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln124_reg_796, ap_enable_reg_pp0_iter1, sext_ln111_7_fu_696_p1, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
            ap_return_1 <= sext_ln111_7_fu_696_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln124_reg_796, ap_enable_reg_pp0_iter1, sext_ln111_8_fu_700_p1, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
            ap_return_2 <= sext_ln111_8_fu_700_p1;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln124_reg_796, ap_enable_reg_pp0_iter1, sext_ln111_9_fu_704_p1, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln124_reg_796 = ap_const_lv1_1))) then 
            ap_return_3 <= sext_ln111_9_fu_704_p1;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    icmp_ln124_fu_496_p2 <= "1" when (ap_phi_mux_ir17_phi_fu_134_p6 = ap_const_lv6_23) else "0";
    icmp_ln133_7_fu_584_p2 <= "1" when (outidx_2_q0 = ap_const_lv2_1) else "0";
    icmp_ln133_8_fu_590_p2 <= "1" when (outidx_2_q0 = ap_const_lv2_2) else "0";
    icmp_ln133_9_fu_596_p2 <= "0" when (sext_ln133_6_fu_568_p1 = sub_ln133_fu_572_p2) else "1";
    icmp_ln133_fu_578_p2 <= "1" when (outidx_2_q0 = ap_const_lv2_0) else "0";
    icmp_ln141_fu_678_p2 <= "1" when (unsigned(in_index_2_fu_672_p2) > unsigned(ap_const_lv4_8)) else "0";
    in_index_2_fu_672_p2 <= std_logic_vector(unsigned(in_index18_reg_270) + unsigned(ap_const_lv4_1));
    in_index_fu_684_p3 <= 
        ap_const_lv4_0 when (icmp_ln141_fu_678_p2(0) = '1') else 
        in_index_2_fu_672_p2;
    ir_fu_490_p2 <= std_logic_vector(unsigned(ap_phi_mux_ir17_phi_fu_134_p6) + unsigned(ap_const_lv6_1));
    or_ln133_10_fu_608_p2 <= (icmp_ln133_8_fu_590_p2 or icmp_ln133_7_fu_584_p2);
    or_ln133_11_fu_614_p2 <= (or_ln133_fu_602_p2 or or_ln133_10_fu_608_p2);
    or_ln133_12_fu_634_p2 <= (or_ln133_10_fu_608_p2 or icmp_ln133_fu_578_p2);
    or_ln133_fu_602_p2 <= (icmp_ln133_fu_578_p2 or icmp_ln133_9_fu_596_p2);
    outidx_2_address0 <= zext_ln124_fu_484_p1(6 - 1 downto 0);

    outidx_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_2_ce0 <= ap_const_logic_1;
        else 
            outidx_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln111_7_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_20_fu_656_p3),16));

        sext_ln111_8_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_21_fu_648_p3),16));

        sext_ln111_9_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_22_fu_640_p3),16));

        sext_ln111_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_fu_664_p3),16));

        sext_ln133_5_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_fu_550_p6),16));

        sext_ln133_6_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_540_p4),16));

    sub_ln133_fu_572_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(sext_ln133_5_fu_564_p1));
    trunc_ln_fu_540_p4 <= mul_ln133_fu_534_p2(21 downto 7);
    w2_address0 <= zext_ln124_fu_484_p1(6 - 1 downto 0);

    w2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_ce0 <= ap_const_logic_1;
        else 
            w2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln124_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir17_phi_fu_134_p6),64));
end behav;
