// Seed: 642920525
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    output tri id_4,
    input tri1 id_5
);
  assign id_4 = 1;
  always @(negedge 1) id_0 = id_5;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    output supply0 id_8
);
  tri0 id_10;
  always #1 begin
    if (id_10) begin
      id_10 = id_5;
      id_10 = 1;
    end
  end
  assign id_7 = 1;
  module_0(
      id_10, id_5, id_7, id_8, id_8, id_5
  );
endmodule
