<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Class Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all class members with links to the classes they belong to:</div>

<h3><a id="index_u"></a>- u -</h3><ul>
<li>u
: <a class="el" href="classArmISA_1_1PMU.html#ac360a7d4d1c2bc478cdb8dd43ad0f308">ArmISA::PMU</a>
</li>
<li>U
: <a class="el" href="classGicv3CPUInterface.html#abad88df32d0b8a3b7d53b243bed4330c">Gicv3CPUInterface</a>
, <a class="el" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8abad61d23c860c97bd550bf02e77367be">SparcISA::SparcFaultBase</a>
</li>
<li>u
: <a class="el" href="structTAGEBase_1_1TageEntry.html#a8b897d37bb01049aeba04a327e1fa0aa">TAGEBase::TageEntry</a>
</li>
<li>uAdvance()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a8f6e1ee71fba76395dd4a0abf33173fd">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a761b1165e1a182ff5a9ccc1ac779b478">GenericISA::UPCState&lt; MachInst &gt;</a>
</li>
<li>Uart()
: <a class="el" href="classUart.html#a909d6319b166acd898d64e4b1d568982">Uart</a>
</li>
<li>Uart8250()
: <a class="el" href="classUart8250.html#ad1c7ac6374e1956e6ffac33ea00005bc">Uart8250</a>
</li>
<li>UART_BEINTR
: <a class="el" href="classPl011.html#ad5211a5f54dbdbc1a18e14e5e4dc7529">Pl011</a>
</li>
<li>UART_CDCINTR
: <a class="el" href="classPl011.html#a71237f115b0589bf2fae15676f8a3f10">Pl011</a>
</li>
<li>UART_CR
: <a class="el" href="classPl011.html#ae55f9a0cd637839912657ef44f1c3f51">Pl011</a>
</li>
<li>UART_CTSINTR
: <a class="el" href="classPl011.html#aa2bfa5a00b5df6a3d4b7a8eb417e5fa9">Pl011</a>
</li>
<li>UART_DMACR
: <a class="el" href="classPl011.html#a70caedf6d2885a94713c25033304e4ab">Pl011</a>
</li>
<li>UART_DR
: <a class="el" href="classPl011.html#ae83f8327bd319b5762b1367d6ececf98">Pl011</a>
</li>
<li>UART_DSRINTR
: <a class="el" href="classPl011.html#adf45383a7654387cdf5a623b8ee180bf">Pl011</a>
</li>
<li>UART_ECR
: <a class="el" href="classPl011.html#a0749d9ef367e4dcdf86cd405ae2d3642">Pl011</a>
</li>
<li>UART_FBRD
: <a class="el" href="classPl011.html#a1eaeba18270a755e0255504cece0b1a4">Pl011</a>
</li>
<li>UART_FEINTR
: <a class="el" href="classPl011.html#a483b2ebafe1ef59320753d147f780f34">Pl011</a>
</li>
<li>UART_FR
: <a class="el" href="classPl011.html#a769671ecfab60727f8c26f72dc0066bb">Pl011</a>
</li>
<li>UART_FR_CTS
: <a class="el" href="classPl011.html#a7774739ee43d94f4beeae5c767b36ead">Pl011</a>
</li>
<li>UART_FR_RXFE
: <a class="el" href="classPl011.html#ac1bc24638f7bfaf9cffb5982785239af">Pl011</a>
</li>
<li>UART_FR_RXFF
: <a class="el" href="classPl011.html#a81cb57d06aa7f43d3504cf7694f4fb16">Pl011</a>
</li>
<li>UART_FR_TXFE
: <a class="el" href="classPl011.html#a412eadd5a0042b4992cb6369702a8237">Pl011</a>
</li>
<li>UART_FR_TXFF
: <a class="el" href="classPl011.html#ae609a754bba05af8bdbed2d67011cfdf">Pl011</a>
</li>
<li>UART_IBRD
: <a class="el" href="classPl011.html#ab6b92d4227d598592df72284e438ea08">Pl011</a>
</li>
<li>UART_ICR
: <a class="el" href="classPl011.html#a0bd8cd35134acb5cc4bd8c9a309d724a">Pl011</a>
</li>
<li>UART_IFLS
: <a class="el" href="classPl011.html#a9dd9a5a994b9ebe15a1709af76b6e036">Pl011</a>
</li>
<li>UART_IMSC
: <a class="el" href="classPl011.html#a50be495b2fc587ffc18baa957c1d2576">Pl011</a>
</li>
<li>UART_LCRH
: <a class="el" href="classPl011.html#a1b09dd11d026f7045d5a71e6ae28aaa7">Pl011</a>
</li>
<li>UART_MIS
: <a class="el" href="classPl011.html#a46d126e34ca04a0367a1bc6e4b743562">Pl011</a>
</li>
<li>UART_OEINTR
: <a class="el" href="classPl011.html#a2541b46e93fafc3e305e1917cfefca7e">Pl011</a>
</li>
<li>UART_PEINTR
: <a class="el" href="classPl011.html#a8a48977462f6e286a68b8d0f4fb9b330">Pl011</a>
</li>
<li>UART_RIINTR
: <a class="el" href="classPl011.html#a37cbcf750cc0b95aac92c69d92a67283">Pl011</a>
</li>
<li>UART_RIS
: <a class="el" href="classPl011.html#ae5e854d40b080fa1de44b77988a3fb0a">Pl011</a>
</li>
<li>UART_RSR
: <a class="el" href="classPl011.html#a17871f97b5637d57df7aead770bf5e78">Pl011</a>
</li>
<li>UART_RTINTR
: <a class="el" href="classPl011.html#acdfb07279f0ecf66f5525c954a360a60">Pl011</a>
</li>
<li>UART_RXINTR
: <a class="el" href="classPl011.html#a8e7f8ef4eaab8672ba07b1c9f6e98b57">Pl011</a>
</li>
<li>UART_TXINTR
: <a class="el" href="classPl011.html#aef4624dd188d40ef66b270ca8bf28683">Pl011</a>
</li>
<li>UDelayEvent()
: <a class="el" href="classFreeBSD_1_1UDelayEvent.html#a3eeab1b27b7648056f431fd3f88ef4c5">FreeBSD::UDelayEvent</a>
, <a class="el" href="classLinux_1_1UDelayEvent.html#af601f6555c6b3033d094bc8ec6b18c37">Linux::UDelayEvent</a>
</li>
<li>uDelaySkipEvent
: <a class="el" href="classFreebsdArmSystem.html#abfa406ea05882ec3088f7c71063424a8">FreebsdArmSystem</a>
, <a class="el" href="classLinuxArmSystem.html#a4d4084717e3c28568e0dcf0e5c230b20">LinuxArmSystem</a>
</li>
<li>udmaControl
: <a class="el" href="classIdeController.html#a7d36a277f4c1daf27064e9def078518a">IdeController</a>
</li>
<li>udmaTiming
: <a class="el" href="classIdeController.html#a426a539741a06cc518d492819222bfdb">IdeController</a>
</li>
<li>UdpPtr
: <a class="el" href="classNet_1_1Ip6Ptr.html#ae00019f223a3b97d7f64791d15e438e5">Net::Ip6Ptr</a>
, <a class="el" href="classNet_1_1IpPtr.html#ae00019f223a3b97d7f64791d15e438e5">Net::IpPtr</a>
, <a class="el" href="classNet_1_1UdpPtr.html#a6774e94b649985af0cfbd7f8194e356b">Net::UdpPtr</a>
</li>
<li>uEnd()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a37b7a594850726b84611ae4b711dfcc1">GenericISA::UPCState&lt; MachInst &gt;</a>
, <a class="el" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">X86ISA::PCState</a>
</li>
<li>UFSDevice
: <a class="el" href="classUFSHostDevice.html#af41e655708399351b96c0d65d77adb04">UFSHostDevice</a>
</li>
<li>UFSHCIMem
: <a class="el" href="classUFSHostDevice.html#a42bb5c0dfc5f68271dfa9341da2f90c5">UFSHostDevice</a>
</li>
<li>UFSHCIRegisters
: <a class="el" href="classUFSHostDevice.html#ad2247ca7dee36f882e3d2a512537f02d">UFSHostDevice</a>
</li>
<li>UFSHostDevice()
: <a class="el" href="classUFSHostDevice.html#a7d8b75128b6d66a69c176288712b875c">UFSHostDevice</a>
</li>
<li>UFSSCSIDevice()
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#a0536e9a6f90f2395d9ee2b44c815779b">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>UFSSlots
: <a class="el" href="classUFSHostDevice.html#acf02882943451c5bf52ba1a261e9f217">UFSHostDevice</a>
</li>
<li>UICCommandCOMPL
: <a class="el" href="classUFSHostDevice.html#a576c3aae41360d989456d8f9cb5ed3f1">UFSHostDevice</a>
</li>
<li>UICCommandReady
: <a class="el" href="classUFSHostDevice.html#a98894aa7d578f6d0c2535f95decbd626">UFSHostDevice</a>
</li>
<li>uid()
: <a class="el" href="classProcess.html#aff5c22682384938536e8b31f641ac90c">Process</a>
</li>
<li>uid_t
: <a class="el" href="classFreeBSD.html#a6598f0b3bc723012ccd1f498c38ff6ab">FreeBSD</a>
, <a class="el" href="classLinux.html#a1591ebb3e2e19634333bcd4881a22130">Linux</a>
, <a class="el" href="classRiscvLinux64.html#a2ea984bab02b128bcda11342d8ac8445">RiscvLinux64</a>
, <a class="el" href="classSolaris.html#a2a93a0147c9e234b53c452305ddabe44">Solaris</a>
</li>
<li>UIE
: <a class="el" href="classGicv3CPUInterface.html#a2a8a13f0c2bf8b890d9e00a7ca383f94">Gicv3CPUInterface</a>
</li>
<li>uie
: <a class="el" href="classMC146818.html#a25dc88e5c4b22c4115966ae820760192">MC146818</a>
</li>
<li>UIE
: <a class="el" href="classVGic.html#a83aa5981f5cf235805c24fec2d4686b7">VGic</a>
</li>
<li>uimm
: <a class="el" href="classPowerISA_1_1IntImmOp.html#a72e104eb6efdf0d6032f422fc63ac860">PowerISA::IntImmOp</a>
, <a class="el" href="classRiscvISA_1_1CSROp.html#ad0102c90e40a6519b9c496289faa5f0a">RiscvISA::CSROp</a>
</li>
<li>UnaryNode()
: <a class="el" href="classStats_1_1UnaryNode.html#a0c037072c708bcb0515e32a6d0d67bb6">Stats::UnaryNode&lt; Op &gt;</a>
</li>
<li>unaryOp()
: <a class="el" href="classArmISA_1_1FpOp.html#ad39ecc7b0a0a5c03fbf47204bd54c38a">ArmISA::FpOp</a>
</li>
<li>unbind()
: <a class="el" href="classEtherInt.html#a7eaa4438df1ad8d14b6514e5fe319967">EtherInt</a>
, <a class="el" href="classIntSinkPinBase.html#ad2e055c52de2c1d5b2a3ba119e998481">IntSinkPinBase</a>
, <a class="el" href="classIntSourcePinBase.html#a406815527ffc02b1571285b261c0b12e">IntSourcePinBase</a>
, <a class="el" href="classMasterPort.html#a3220e6f2fc9ddc8fb765cdb240ae97ff">MasterPort</a>
, <a class="el" href="classPort.html#a4e03e29c5afcbd5df0c74dbfc970622f">Port</a>
, <a class="el" href="classRubyDummyPort.html#ae90e9b27a6e2c05c7887ee54216c725a">RubyDummyPort</a>
, <a class="el" href="classsc__gem5_1_1ScExportWrapper.html#a5868965452f5512a62635a87e4362e28">sc_gem5::ScExportWrapper&lt; IF &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScInterfaceWrapper.html#acf35dc00069fa9c572174b715fa65865">sc_gem5::ScInterfaceWrapper&lt; IF &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScPortWrapper.html#a13183b4c2a955c5229945dfd746e2845">sc_gem5::ScPortWrapper&lt; IF &gt;</a>
, <a class="el" href="classsc__gem5_1_1TlmInitiatorBaseWrapper.html#a2ead58f0d3e4c9c851218cc5c5182dcf">sc_gem5::TlmInitiatorBaseWrapper&lt; BUSWIDTH, FW_IF, BW_IF, N, POL &gt;</a>
, <a class="el" href="classsc__gem5_1_1TlmTargetBaseWrapper.html#a35a54f31674b0f17ed4dd99adffe7aca">sc_gem5::TlmTargetBaseWrapper&lt; BUSWIDTH, FW_IF, BW_IF, N, POL &gt;</a>
, <a class="el" href="classSlavePort.html#acf505ddb1bce550c801cfc92c925f107">SlavePort</a>
, <a class="el" href="classtlm_1_1tlm__analysis__port.html#a9a8a0800f4e6367ccc0fa959dc02133b">tlm::tlm_analysis_port&lt; T &gt;</a>
</li>
<li>unblock()
: <a class="el" href="classAbstractController.html#a6a9d838f85bbf40e962b4aad333c3d19">AbstractController</a>
, <a class="el" href="classDefaultDecode.html#a0617ffe218c42b2951abcfabbde70f07">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a1fe0469fd8a3899c449d423feac219d3">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#aa95925638ef2b976efdd739c3140019b">DefaultRename&lt; Impl &gt;</a>
</li>
<li>Unblocking
: <a class="el" href="classDefaultDecode.html#adbffa8b57608f54cdd69b00fdc3ff2b0aa396966f43d46591cb96e1105a240fb1">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#af889e28bdd72698d0c42c0b3d56bd9d1a2bd1fcd238865e652d7f663ea87e416a">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#a51b5dc14fe95f1d64585dd0bef997b27a612dc1d3f4a97c62ad197f518a27e89b">DefaultRename&lt; Impl &gt;</a>
</li>
<li>Uncacheable
: <a class="el" href="classEmulationPageTable.html#ad28e4377007e2ccda8ec52a7ec19f8c4ad83776af07a54b44632edb06f86479e6">EmulationPageTable</a>
</li>
<li>UNCACHEABLE
: <a class="el" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request</a>
</li>
<li>uncacheable()
: <a class="el" href="classX86ISA_1_1LongModePTE.html#ad5890a70e2dccefd910abafa7102d3a4">X86ISA::LongModePTE</a>
, <a class="el" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">X86ISA::TlbEntry</a>
</li>
<li>uncacheAddr
: <a class="el" href="classMemTest.html#ad6801d1018bf608b4b9b3ce8e11b49ad">MemTest</a>
</li>
<li>uncoalescedAccesses
: <a class="el" href="classTLBCoalescer.html#ac0a8f3b1e9f25391ac2ef044de84424c">TLBCoalescer</a>
</li>
<li>UncompressedPattern()
: <a class="el" href="classDictionaryCompressor_1_1UncompressedPattern.html#a6aebd9630193d9d85fc9b8fe0ab1ad64">DictionaryCompressor&lt; T &gt;::UncompressedPattern</a>
</li>
<li>uncondBranch()
: <a class="el" href="classBiModeBP.html#a13212e416a27eb3a57ca57400a6df212">BiModeBP</a>
, <a class="el" href="classBPredUnit.html#aa88abefebf4833c935d6000498854a72">BPredUnit</a>
, <a class="el" href="classLocalBP.html#aaf06e5ac8ad095dece0468ccdd13bf36">LocalBP</a>
, <a class="el" href="classMultiperspectivePerceptron.html#af1144fc4046e0900a523409fb2be0c89">MultiperspectivePerceptron</a>
, <a class="el" href="classMultiperspectivePerceptronTAGE.html#a5b2e158dab3e9d56fd68c0fa7ad21c03">MultiperspectivePerceptronTAGE</a>
, <a class="el" href="classTAGE.html#a6c8d58f5feb0de6dbc7f8905f7559d39">TAGE</a>
, <a class="el" href="classTournamentBP.html#ada0fe01c0b9882044ddc22652b0ed3ae">TournamentBP</a>
</li>
<li>undefinedFault32()
: <a class="el" href="classArmISA_1_1ArmStaticInst.html#a38574cf803dfd085c42f86f8cc0be9ed">ArmISA::ArmStaticInst</a>
</li>
<li>undefinedFault64()
: <a class="el" href="classArmISA_1_1ArmStaticInst.html#a0f236df674d7ba2397720f17cfd325cf">ArmISA::ArmStaticInst</a>
</li>
<li>UndefinedInstruction()
: <a class="el" href="classArmISA_1_1UndefinedInstruction.html#aa3a2f5a14384f7bd9c89b14605aecbb9">ArmISA::UndefinedInstruction</a>
</li>
<li>underflow
: <a class="el" href="structStats_1_1DistData.html#a8b58b97e8c87d248c5508bb601f03bdd">Stats::DistData</a>
, <a class="el" href="classStats_1_1DistStor.html#a8a75aa5972379c742e417af713a52be1">Stats::DistStor</a>
</li>
<li>UnderlyingType
: <a class="el" href="classLaneData.html#adc390abcfa7269ab03986f29f47335d1">LaneData&lt; LS &gt;</a>
</li>
<li>underReset
: <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a826b27cabe4f6746617b134970ee58de">CopyEngine::CopyEngineChannel</a>
</li>
<li>underrun()
: <a class="el" href="classBasePixelPump.html#a9d266c64f53554ee3531aeded76e6a3a">BasePixelPump</a>
</li>
<li>underruns
: <a class="el" href="classHDLcd.html#a6fbeaf06d00251ab42260373e8976091">HDLcd</a>
</li>
<li>uNeg
: <a class="el" href="classMathExpr.html#af38eb08db8fe8c7f0cb4a6e8539f67b0abb5f4a5df0370395f11b90844c488cbc">MathExpr</a>
</li>
<li>unfair_arbitration
: <a class="el" href="classFaultModel.html#a9402216846dd5cacbb136258fa082e0ca08b0902037406e9a344113eba67ca1d4">FaultModel</a>
</li>
<li>unforceParent()
: <a class="el" href="classsc__core_1_1sc__vector__base.html#a562a7298c5998112c791e4b0dbf4d44c">sc_core::sc_vector_base</a>
</li>
<li>unicast()
: <a class="el" href="structNet_1_1EthAddr.html#a062530237073fac1f1f44a9ece632b0c">Net::EthAddr</a>
</li>
<li>UnifiedFreeList()
: <a class="el" href="classUnifiedFreeList.html#a6737560f89a90d2d3957026a4ed306cd">UnifiedFreeList</a>
</li>
<li>UnifiedRenameMap
: <a class="el" href="classUnifiedFreeList.html#a0fd5167b0ca5092436903818ae92db1a">UnifiedFreeList</a>
, <a class="el" href="classUnifiedRenameMap.html#a2ad6958919bfbfca293ed777f7307235">UnifiedRenameMap</a>
</li>
<li>UnimpFault()
: <a class="el" href="classUnimpFault.html#ab6c765f463544b5332edf0b40d945a50">UnimpFault</a>
</li>
<li>unimplemented()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a5daebed6f904fea09d20f9e380c67429">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>UnimplementedFault()
: <a class="el" href="classRiscvISA_1_1UnimplementedFault.html#a54828ab4c74bf27ce06e036b6461defb">RiscvISA::UnimplementedFault</a>
</li>
<li>UnimplementedOpcodeFault()
: <a class="el" href="classPowerISA_1_1UnimplementedOpcodeFault.html#adcb94ed91ff7c083bb5832052c859467">PowerISA::UnimplementedOpcodeFault</a>
</li>
<li>UnImplMask
: <a class="el" href="structAlphaISA_1_1VAddr.html#acc4e1992c8c2f350d74299ca4dbdc202">AlphaISA::VAddr</a>
, <a class="el" href="structPowerISA_1_1VAddr.html#a6e7259eab6ebdb26a9b88fd179c4a954">PowerISA::VAddr</a>
</li>
<li>uniq
: <a class="el" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">AlphaISA::ISA</a>
</li>
<li>uniqueName()
: <a class="el" href="classsc__gem5_1_1Module.html#a04ba8fee035ffeec09ac4be7861c35f8">sc_gem5::Module</a>
, <a class="el" href="classsc__gem5_1_1Process.html#a836b54bdedeba5deb1a017b4b39a0b9e">sc_gem5::Process</a>
</li>
<li>unit()
: <a class="el" href="classsc__core_1_1sc__time__tuple.html#aefd321e6437d1a85e546bf0fbbcb9a8a">sc_core::sc_time_tuple</a>
</li>
<li>unit_symbol()
: <a class="el" href="classsc__core_1_1sc__time__tuple.html#a7682210eb1ce4af6457652ab00afbfa2">sc_core::sc_time_tuple</a>
</li>
<li>unitBusy
: <a class="el" href="classFUPool.html#ac589c370cfc54a3dcb5a09664f73e91f">FUPool</a>
</li>
<li>unitsToBeFreed
: <a class="el" href="classFUPool.html#a055a553ea0703d132cb67fc1c3b3ceed">FUPool</a>
</li>
<li>unknown
: <a class="el" href="classAlphaISA_1_1StackTrace.html#a161c44ebc2f9594e5b7f10c8fb8c9800a80a27ed5d79b78dfbc480c41977fe3fa">AlphaISA::StackTrace</a>
, <a class="el" href="classArmISA_1_1UndefinedInstruction.html#a8607796a74a429fa40c3e61203184efb">ArmISA::UndefinedInstruction</a>
, <a class="el" href="classMipsISA_1_1StackTrace.html#afff9b0f30d13ece6fdff0b848d6ef141">MipsISA::StackTrace</a>
, <a class="el" href="classPowerISA_1_1StackTrace.html#a5f8802f7ce42c759791849da0b3c7d9c">PowerISA::StackTrace</a>
, <a class="el" href="classRiscvISA_1_1StackTrace.html#a4e648b2fe51075d5eb3973266bc59192">RiscvISA::StackTrace</a>
</li>
<li>Unknown()
: <a class="el" href="classRiscvISA_1_1Unknown.html#a4e6e76911fc86fe8b500781aabbc7b00">RiscvISA::Unknown</a>
, <a class="el" href="classSparcISA_1_1Unknown.html#a08929cf3e74433f307d430502bf3d241">SparcISA::Unknown</a>
</li>
<li>unknown
: <a class="el" href="classX86ISA_1_1StackTrace.html#a3e6b35539d4fbf35b8ff2f1cd68acac7">X86ISA::StackTrace</a>
</li>
<li>UnknownArch
: <a class="el" href="classObjectFile.html#a5c57c217ce8e0a3192475d048657b38fa15968e141e855212f2b675ea3fa2fe37">ObjectFile</a>
</li>
<li>UnknownInstFault()
: <a class="el" href="classRiscvISA_1_1UnknownInstFault.html#aedd0fd1322121b2badd95b21cfbae5a8">RiscvISA::UnknownInstFault</a>
</li>
<li>UnknownOp()
: <a class="el" href="classUnknownOp.html#aaf34603c2b6bf83c980dc976c1d4c396">UnknownOp</a>
</li>
<li>UnknownOp64()
: <a class="el" href="classUnknownOp64.html#aa7d93eb8fbf655d9d559021dfcad67a3">UnknownOp64</a>
</li>
<li>UnknownOpSys
: <a class="el" href="classObjectFile.html#a632090e2b010307a0c9c3951866edef7af5925ea122cdc8eb43e867d3da68344e">ObjectFile</a>
</li>
<li>unknownPages
: <a class="el" href="classFlashDevice.html#aac4d710ad8d0679d1097cfa81adf9c2a">FlashDevice</a>
</li>
<li>UnknownTran
: <a class="el" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92">ArmISA::ArmFault</a>
</li>
<li>unlock()
: <a class="el" href="classEventQueue.html#a20e05fc2df04213c4217d61070d433df">EventQueue</a>
, <a class="el" href="classsc__core_1_1sc__mutex.html#a0f3e0b7f914297f24109f46fd3c436b0">sc_core::sc_mutex</a>
, <a class="el" href="classsc__core_1_1sc__mutex__if.html#a98b7482db60812a9acf28554ecbd5f5e">sc_core::sc_mutex_if</a>
</li>
<li>unlock_observer()
: <a class="el" href="classsc__dt_1_1sc__fxnum.html#a21930cf328fcb86251ef6f05a5c32698">sc_dt::sc_fxnum</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast.html#a18b9c1327fbbf0efc249fe05c0e24526">sc_dt::sc_fxnum_fast</a>
, <a class="el" href="classsc__dt_1_1sc__fxval.html#a97e3aa355eb68f34d4a01f57ee9afd5b">sc_dt::sc_fxval</a>
, <a class="el" href="classsc__dt_1_1sc__fxval__fast.html#aa7417c28dce30adb834d5c7823b4d4f4">sc_dt::sc_fxval_fast</a>
</li>
<li>unlockEvent
: <a class="el" href="classsc__core_1_1sc__mutex.html#a5829fd1adee6279dc2a33159996e7b45">sc_core::sc_mutex</a>
</li>
<li>unmap()
: <a class="el" href="classEmulationPageTable.html#affea3e7dc373bed954ecf86b1519bcbd">EmulationPageTable</a>
, <a class="el" href="classMultiLevelPageTable.html#abe4827456f9cabd3b4a23005489dfd1c">MultiLevelPageTable&lt; EntryTypes &gt;</a>
</li>
<li>UnmapInfo
: <a class="el" href="classROB.html#a3983c39cf22e29d74b2fbdeabfc758ab">ROB&lt; Impl &gt;</a>
</li>
<li>unmaskAll()
: <a class="el" href="classX86ISA_1_1I8259.html#af2a4c5ff01fd7af7184e19fd0758d313">X86ISA::I8259</a>
</li>
<li>unPostMaintInt()
: <a class="el" href="classVGic.html#aa31b422d58aaf2aae9c954e89c09de86">VGic</a>
</li>
<li>unPostVInt()
: <a class="el" href="classVGic.html#a727b439e851049ae938eda013ce610ba">VGic</a>
</li>
<li>UnpredictedBranch
: <a class="el" href="classMinor_1_1BranchData.html#ae394e4bdf847bbf5610a6fdc9d9a6f66a31cb9d4f1795b02d21845e2d2debdc65">Minor::BranchData</a>
</li>
<li>unregisterDequeueCallback()
: <a class="el" href="classMessageBuffer.html#ac59dcfee29f369dabfb14300428535af">MessageBuffer</a>
</li>
<li>unregisterDrainable()
: <a class="el" href="classDrainManager.html#ad6b585f2ca6a932300c404d571eac704">DrainManager</a>
</li>
<li>unregisterTraceFile()
: <a class="el" href="classsc__gem5_1_1Scheduler.html#a9ebb02a3f5fddf917a3f60ea7301facc">sc_gem5::Scheduler</a>
</li>
<li>unRename()
: <a class="el" href="classCxxConfigManager.html#af1b6aa1193d2eb5dab69a826b3ae57b5">CxxConfigManager</a>
</li>
<li>unreservedRemainingSpace()
: <a class="el" href="classMinor_1_1InputBuffer.html#af5e8453df165e13d3771fee2a0804f7e">Minor::InputBuffer&lt; ElemType, ReportTraits, BubbleTraits &gt;</a>
, <a class="el" href="classMinor_1_1Queue.html#a9e903a6f101bf5f66c3613fe7694bbc4">Minor::Queue&lt; ElemType, ReportTraits, BubbleTraits &gt;</a>
</li>
<li>unscheduleTickEvent()
: <a class="el" href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>unserialize()
: <a class="el" href="classA9GlobalTimer_1_1Timer.html#a23e40851c642a2149b50aaba666da234">A9GlobalTimer::Timer</a>
, <a class="el" href="classA9GlobalTimer.html#a2deaac7f5dc7fad1853ce89c43619662">A9GlobalTimer</a>
, <a class="el" href="structAlphaBackdoor_1_1Access.html#a88ff7f0115b2e8e0f690f9a39678c6cf">AlphaBackdoor::Access</a>
, <a class="el" href="classAlphaBackdoor.html#a3af264f1ab6ff5e55fe48a247ecde612">AlphaBackdoor</a>
, <a class="el" href="classAlphaISA_1_1Interrupts.html#a3db58a02a19df7f9fe46fff2170b8d2d">AlphaISA::Interrupts</a>
, <a class="el" href="classAlphaISA_1_1ISA.html#a20ebcd0993d2891aff2779e55e495e9c">AlphaISA::ISA</a>
, <a class="el" href="classAlphaISA_1_1Kernel_1_1Statistics.html#a313ad1c47f091614e75e4f59216d08ff">AlphaISA::Kernel::Statistics</a>
, <a class="el" href="classAlphaISA_1_1TLB.html#a8cf89af7149cd95383b72e13a8fdbde3">AlphaISA::TLB</a>
, <a class="el" href="structAlphaISA_1_1TlbEntry.html#a5716a3d5c42b9f5abed532e7284781aa">AlphaISA::TlbEntry</a>
, <a class="el" href="classAlphaProcess.html#a282826334024eb3d25116af6a15dac96">AlphaProcess</a>
, <a class="el" href="classArchTimer.html#aaa12c337320846d0a8bb4b17369a50e9">ArchTimer</a>
, <a class="el" href="classArmISA_1_1Interrupts.html#a6b8bf450916ab14a6c2cfaa304637e90">ArmISA::Interrupts</a>
, <a class="el" href="classArmISA_1_1ISA.html#ace8617f30f78bc9a41a53a141844fb13">ArmISA::ISA</a>
, <a class="el" href="structArmISA_1_1PMU_1_1CounterState.html#acc55b81d1a9f8285716bd714a84d62d8">ArmISA::PMU::CounterState</a>
, <a class="el" href="classArmISA_1_1PMU.html#acb30033ccf56a80722f2d13af8c9089a">ArmISA::PMU</a>
, <a class="el" href="structArmISA_1_1PTE.html#a279ff0398075f95fbdec3f97401ee353">ArmISA::PTE</a>
, <a class="el" href="classArmISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">ArmISA::TLB</a>
, <a class="el" href="structArmISA_1_1TlbEntry.html#adffa0419bcca42abd308542f057bd127">ArmISA::TlbEntry</a>
, <a class="el" href="classArmSemihosting_1_1File.html#ad2b9fc9e75b14cb5d396b5b1bbc7cf6d">ArmSemihosting::File</a>
, <a class="el" href="classArmSemihosting_1_1FileBase.html#a6c9ef196ff998b0df6bf12851b8da447">ArmSemihosting::FileBase</a>
, <a class="el" href="classArmSemihosting_1_1FileFeatures.html#a2217b1dab64c7aa64be55e4e7e0c5236">ArmSemihosting::FileFeatures</a>
, <a class="el" href="classArmSemihosting.html#a65667cd6242f981d170a16534686b32b">ArmSemihosting</a>
, <a class="el" href="classBaseCache.html#ae7da1b0583d4763435a735b6d08703ae">BaseCache</a>
, <a class="el" href="classBaseCPU.html#a2808487f08f220dc26f80e9b884f4043">BaseCPU</a>
, <a class="el" href="classBasePixelPump_1_1PixelEvent.html#a1bb72a4a5b20ab46e2639585c39a1cab">BasePixelPump::PixelEvent</a>
, <a class="el" href="classBasePixelPump.html#a17d5f84ce640ac5469b1ec7d7113202f">BasePixelPump</a>
, <a class="el" href="classBaseTrafficGen.html#a4f329753f59d5f576d4aa537762d041b">BaseTrafficGen</a>
, <a class="el" href="classCheckerCPU.html#a0a210c2519df022b6efc188812075441">CheckerCPU</a>
, <a class="el" href="classClockedObject.html#a01d1e47b781b6e9a657bc49a3e11807e">ClockedObject</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a6a2b06b8715cd42c6cfefd7220f4a287">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="classCopyEngine.html#a06f74fa50984bc06cd97059dc4db07a7">CopyEngine</a>
, <a class="el" href="structCopyEngineReg_1_1ChanRegs.html#a5fe3f39efa039d041b471eed3c2a70e1">CopyEngineReg::ChanRegs</a>
, <a class="el" href="structCopyEngineReg_1_1Reg.html#a35ba66e28cc6236c813f54f15febc00b">CopyEngineReg::Reg&lt; T &gt;</a>
, <a class="el" href="structCopyEngineReg_1_1Regs.html#a47498c2169fda11ec346d8a36e5ca606">CopyEngineReg::Regs</a>
, <a class="el" href="classCowDiskImage.html#a26d4233f3bb7a62e57712c099a306ecc">CowDiskImage</a>
, <a class="el" href="classCpuLocalTimer_1_1Timer.html#a2ec8e177730fec443847113b4d1e6a26">CpuLocalTimer::Timer</a>
, <a class="el" href="classCpuLocalTimer.html#a54702be985bc21c12558b0a27834c4c4">CpuLocalTimer</a>
, <a class="el" href="classDeviceFDEntry.html#a787c15f6e0c247b53ac9f14f825c0139">DeviceFDEntry</a>
, <a class="el" href="structDisplayTimings.html#a04516e871d5a1176fe1e46c1a93e091f">DisplayTimings</a>
, <a class="el" href="classDistEtherLink_1_1Link.html#a3a43826dddf84743d32e91086288fbcf">DistEtherLink::Link</a>
, <a class="el" href="classDistEtherLink.html#a8232c889fc5b846b30750fddde9d8fa7">DistEtherLink</a>
, <a class="el" href="structDistIface_1_1RecvScheduler_1_1Desc.html#aa26f523b491edfd968f2d85aa2e983ae">DistIface::RecvScheduler::Desc</a>
, <a class="el" href="classDistIface_1_1RecvScheduler.html#aadcb592aaae3eff2d4b6d79ac68aa177">DistIface::RecvScheduler</a>
, <a class="el" href="classDistIface_1_1Sync.html#a9c8657e8c7702a251aac3972d31e8f6f">DistIface::Sync</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#ad5255719293e2c01d5667b51313bde04">DistIface::SyncNode</a>
, <a class="el" href="classDistIface_1_1SyncSwitch.html#a799d5595aac398435750ff37db9752fc">DistIface::SyncSwitch</a>
, <a class="el" href="classDistIface.html#a6f0dec4600db9a961794f2a6d1d5d546">DistIface</a>
, <a class="el" href="classDmaReadFifo.html#ac95411add5e0b5e58c5ed1a0bdbe5f48">DmaReadFifo</a>
, <a class="el" href="classDumbTOD.html#abc1c47a58b63fce3c5c466f8ee1230b3">DumbTOD</a>
, <a class="el" href="classDVFSHandler.html#a71f3d558f6ee607db1d39a03ca3acc3f">DVFSHandler</a>
, <a class="el" href="classEmulationPageTable.html#ae4f745ba3ad558ad2989f93ba8d18ad3">EmulationPageTable</a>
, <a class="el" href="classEnergyCtrl.html#a145c42771ee1fccf5c7676964412fde3">EnergyCtrl</a>
, <a class="el" href="classEtherLink_1_1Link.html#ac1dea3987a9b23b3dff7b63a13dd54e7">EtherLink::Link</a>
, <a class="el" href="classEtherLink.html#a1c1ce9c16ce26f8cfebba324be8e7f23">EtherLink</a>
, <a class="el" href="classEtherSwitch_1_1Interface_1_1PortFifo.html#af9063eb8fa2c14d24f88565d03703bf3">EtherSwitch::Interface::PortFifo</a>
, <a class="el" href="structEtherSwitch_1_1Interface_1_1PortFifoEntry.html#a3c44586296e54b9999c6e3124c03f403">EtherSwitch::Interface::PortFifoEntry</a>
, <a class="el" href="classEtherSwitch_1_1Interface.html#ae9e614ca3abe29cf9aa57f2863ed7424">EtherSwitch::Interface</a>
, <a class="el" href="classEtherSwitch.html#a0f37f37e728fe1acd9798e9f20005937">EtherSwitch</a>
, <a class="el" href="classEtherTapBase.html#a78abfe349e687c93ac832023ddac5c66">EtherTapBase</a>
, <a class="el" href="classEtherTapStub.html#a5b632333ec92da84c7ced81d58d975a4">EtherTapStub</a>
, <a class="el" href="classEthPacketData.html#a3628d7cf014758cc920ba157d4b860eb">EthPacketData</a>
, <a class="el" href="classEvent.html#a8d31a0465149bcf47ef187196212c64d">Event</a>
, <a class="el" href="classFDEntry.html#a62e51ce51d886af3b0ff7b3297f08146">FDEntry</a>
, <a class="el" href="classFileFDEntry.html#ab9f5c41a376c9cee70fbdc724347af91">FileFDEntry</a>
, <a class="el" href="classFlashDevice.html#a7c4c77e083b2c2934269819b7df537ca">FlashDevice</a>
, <a class="el" href="classFrameBuffer.html#a357488d0512a185d31b21b2b04dc03c3">FrameBuffer</a>
, <a class="el" href="classGenericISA_1_1DelaySlotPCState.html#a9e6b88870a8a3f8d4e96b622efabde06">GenericISA::DelaySlotPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#aac11d727ccfeac329a919d0f59dc00f4">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1PCStateBase.html#a22f92a43cf93c438d6ec0521970b48a0">GenericISA::PCStateBase</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a4388dd760bdd05f7fdde769693a2c227">GenericISA::UPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericTimer.html#abfcb91a2a004e700ea3709089922ec1f">GenericTimer</a>
, <a class="el" href="classGenericTimerMem.html#aa873bb45263573392716df31bb37504b">GenericTimerMem</a>
, <a class="el" href="structGicV2_1_1BankedRegs.html#a3f080c181e84df2558f7c9bdfc37910e">GicV2::BankedRegs</a>
, <a class="el" href="classGicV2.html#a035186591c0e1c044abf4d29a432f145">GicV2</a>
, <a class="el" href="classGicv3.html#a71fe5cd903deff594265e7b34b40dc30">Gicv3</a>
, <a class="el" href="classGicv3CPUInterface.html#a3c4c6722ff3e15b3f717b8e5b0b2b870">Gicv3CPUInterface</a>
, <a class="el" href="classGicv3Distributor.html#ae225b0c7db61aa19a8fea7449ae1d28f">Gicv3Distributor</a>
, <a class="el" href="classGicv3Its.html#a2ba3f18fb8b0ea4169b72717f727bbbb">Gicv3Its</a>
, <a class="el" href="classGicv3Redistributor.html#af6fe4e16a63637ad4da2ec12e78e3f70">Gicv3Redistributor</a>
, <a class="el" href="classGlobals.html#af1673af34dc039fd8953c6b51182dd1c">Globals</a>
, <a class="el" href="classGpuDispatcher.html#a00a260e9a1151f0b1e9f20362d1af982">GpuDispatcher</a>
, <a class="el" href="classHDLcd_1_1DmaEngine.html#ad35dee154da5cfce199ee3ccb30f10fb">HDLcd::DmaEngine</a>
, <a class="el" href="classHDLcd.html#affdcc9a19966f7779c834ac977bcb91a">HDLcd</a>
, <a class="el" href="classI2CBus.html#a993dcb75853f641807c53dbf69840cea">I2CBus</a>
, <a class="el" href="classIdeController.html#a5698ba6e5337a27a2cac6130b03f61b9">IdeController</a>
, <a class="el" href="classIdeDisk.html#ab5948677f542cdbb2ef588b3f7585b53">IdeDisk</a>
, <a class="el" href="classIGbE_1_1DescCache.html#a78450827cbdbc7e7fb4658a96dfeac90">IGbE::DescCache&lt; T &gt;</a>
, <a class="el" href="classIGbE_1_1RxDescCache.html#ab8dce3922d37378611575ac9ed050bf0">IGbE::RxDescCache</a>
, <a class="el" href="classIGbE_1_1TxDescCache.html#a45ec53d57504b801075ae001520a1cd8">IGbE::TxDescCache</a>
, <a class="el" href="classIGbE.html#add083d2fc0307fa2ea5a579580284b1c">IGbE</a>
, <a class="el" href="structiGbReg_1_1Regs_1_1Reg.html#a60aff97015c1ffe979e7ca4fa2ea577b">iGbReg::Regs::Reg&lt; T &gt;</a>
, <a class="el" href="structiGbReg_1_1Regs.html#a76351b7763853d5ceaf948824dfe75a5">iGbReg::Regs</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#aa9bfae2601278c327ea33602399ffb54">Intel8254Timer::Counter</a>
, <a class="el" href="classIntel8254Timer.html#a1d1f8370ff24f8ed9d4f749c1312cd02">Intel8254Timer</a>
, <a class="el" href="classIob.html#a399a0474246eb6b08736a2bb38e6f1c0">Iob</a>
, <a class="el" href="classKernel_1_1Statistics.html#a263f7409b81438f978a4a50be2db57b2">Kernel::Statistics</a>
, <a class="el" href="classLocalSimLoopExitEvent.html#ad59050324db5b54a2ed04a3029d0fdd5">LocalSimLoopExitEvent</a>
, <a class="el" href="classMalta.html#aaa299c42d52c6579e2aba94bf12b1f6d">Malta</a>
, <a class="el" href="classMaltaCChip.html#a44c928055c42f25afd047388946be84d">MaltaCChip</a>
, <a class="el" href="classMaltaIO.html#aa8c8dc93394609e20c347d916514f274">MaltaIO</a>
, <a class="el" href="classMC146818.html#ac46c59eff13386edf32c45c49d2a9ade">MC146818</a>
, <a class="el" href="classMemState.html#a2e5fdcd4718c77696648f4d870364eac">MemState</a>
, <a class="el" href="classMinorCPU.html#aecd5a89733b677e660a8ec933fb9faa1">MinorCPU</a>
, <a class="el" href="classMipsISA_1_1Interrupts.html#a72190b89baa3751d284a41f40cfa294c">MipsISA::Interrupts</a>
, <a class="el" href="structMipsISA_1_1PTE.html#a67a49d8357990d434ddf1e621bea1d07">MipsISA::PTE</a>
, <a class="el" href="classMipsISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">MipsISA::TLB</a>
, <a class="el" href="structMipsISA_1_1TlbEntry.html#ac890540b7461b68fac657a2539ffd888">MipsISA::TlbEntry</a>
, <a class="el" href="classMultiLevelPageTable.html#a6a7618e64290b756fb7b202c785c9ae9">MultiLevelPageTable&lt; EntryTypes &gt;</a>
, <a class="el" href="classNoMaliGpu.html#aaf75a20d0a3cb4892cea79632eeab56e">NoMaliGpu</a>
, <a class="el" href="classNSGigE.html#aa68849ab41653a56a0acf4681607c8c6">NSGigE</a>
, <a class="el" href="structO3ThreadState.html#aeaa8ac86a01a10c36d5da3c39cdf0625">O3ThreadState&lt; Impl &gt;</a>
, <a class="el" href="classPacketFifo.html#a13b5df9822f42348815e8297c63f1795">PacketFifo</a>
, <a class="el" href="structPacketFifoEntry.html#a4613f3cfafb5add07d28d51d00810dc3">PacketFifoEntry</a>
, <a class="el" href="classPciDevice.html#ab084422c9fdd912217dd06ab00c70cf7">PciDevice</a>
, <a class="el" href="classPhysicalMemory.html#a68712b29eaff34a5fdffb982583d0492">PhysicalMemory</a>
, <a class="el" href="classPipeFDEntry.html#a98b46f0323ec7db60697bfe43e2ee49f">PipeFDEntry</a>
, <a class="el" href="classPl011.html#a8fd8a38445616530fa4158e72c18e2a6">Pl011</a>
, <a class="el" href="classPL031.html#a1e959828fe6c6da2c76018f53447c726">PL031</a>
, <a class="el" href="classPl050.html#a2bf9a59249382cabeb71469884de9fa5">Pl050</a>
, <a class="el" href="classPl111.html#ae144c21d412474c8a9dd75d67d3765c1">Pl111</a>
, <a class="el" href="classPollEvent.html#a33a2beb0c17f51bec911b869a1ea3fbc">PollEvent</a>
, <a class="el" href="structPowerISA_1_1PTE.html#ab565136cea9bea2879c6d27eb88f3409">PowerISA::PTE</a>
, <a class="el" href="classPowerISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">PowerISA::TLB</a>
, <a class="el" href="structPowerISA_1_1TlbEntry.html#ae4942903d48c6fafc389c8a68108f667">PowerISA::TlbEntry</a>
, <a class="el" href="classProcess.html#a9783ee2582ccb7b67dedb844985248dc">Process</a>
, <a class="el" href="classPS2Device.html#a67726d0e273b929a60b3018c28325389">PS2Device</a>
, <a class="el" href="classPS2Keyboard.html#a2db5d2910fd799ab0183067bfecba1f2">PS2Keyboard</a>
, <a class="el" href="classPS2Mouse.html#a8bbb276f27783dca98484739f64d1a64">PS2Mouse</a>
, <a class="el" href="classPS2TouchKit.html#a4fd90925b7390265f5ff1e83b2ac6ebc">PS2TouchKit</a>
, <a class="el" href="classRandom.html#a9c5f349974bbe51ec6924ede0bc4e047">Random</a>
, <a class="el" href="classRealViewCtrl.html#a495bf82187cda07d80fcef46f8ddd7b4">RealViewCtrl</a>
, <a class="el" href="classRealViewOsc.html#afc7a25dff24fb310d86ef8bf2e656fd4">RealViewOsc</a>
, <a class="el" href="classRiscvISA_1_1Interrupts.html#a7eabf85b28750c5417f7c4ef3eb118cb">RiscvISA::Interrupts</a>
, <a class="el" href="structRiscvISA_1_1PTE.html#ad3be307cfe635551b6576031b9954e3b">RiscvISA::PTE</a>
, <a class="el" href="classRiscvISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">RiscvISA::TLB</a>
, <a class="el" href="structRiscvISA_1_1TlbEntry.html#aafd91456b876c4fc26a5f92adc2cf4cc">RiscvISA::TlbEntry</a>
, <a class="el" href="classRubySystem.html#a0a9079b76f7451fde19ae3ce9258e380">RubySystem</a>
, <a class="el" href="classSerializable.html#afd7d0fe2730122837f99d2c93dee2308">Serializable</a>
, <a class="el" href="classSimObject.html#ae96fc59d4b1af420778b0b622b027672">SimObject</a>
, <a class="el" href="classSimpleThread.html#ae878b563b8098036301e67672bdf4fca">SimpleThread</a>
, <a class="el" href="classSinic_1_1Base.html#aafa293e9bff19311e136c62c38813853">Sinic::Base</a>
, <a class="el" href="classSinic_1_1Device.html#ac957d85e414074c716ab6aea2d921eb6">Sinic::Device</a>
, <a class="el" href="classSMMUv3.html#a0e44de8c9239ab72cbfc26861deb63e2">SMMUv3</a>
, <a class="el" href="classSp804_1_1Timer.html#a12612a1ceefe05b34aa30b6096a41a70">Sp804::Timer</a>
, <a class="el" href="classSp804.html#aa25d82de0baa6ed18dd1538231deb979">Sp804</a>
, <a class="el" href="classSparcISA_1_1Interrupts.html#a007688422d3f0671187cd133f6865290">SparcISA::Interrupts</a>
, <a class="el" href="classSparcISA_1_1ISA.html#a775224af62ce95eca7238d696098f53e">SparcISA::ISA</a>
, <a class="el" href="classSparcISA_1_1TLB.html#af10d2d89dac1ddef79273dfabba89a29">SparcISA::TLB</a>
, <a class="el" href="structSparcISA_1_1TlbEntry.html#a6d806a6d10c618c799dee963de42114c">SparcISA::TlbEntry</a>
, <a class="el" href="classSrcClockDomain.html#a12d8a99dd8f25df5dde3378cedbe0df0">SrcClockDomain</a>
, <a class="el" href="classSymbolTable.html#af0f65c2dae3212c5a53e53b2aa471b5b">SymbolTable</a>
, <a class="el" href="classSystem.html#a370196fccb82cf2b81f0124d538b914c">System</a>
, <a class="el" href="classSystemCounter.html#a90b70aa7a0cef4f1c8e315077fdc5e68">SystemCounter</a>
, <a class="el" href="classThermalCapacitor.html#a7bfbb66f1a643119bb1101b721ce0488">ThermalCapacitor</a>
, <a class="el" href="classThermalDomain.html#a2cd7f6754669dc17987f7e0527512afb">ThermalDomain</a>
, <a class="el" href="classThermalModel.html#a5342f692403adb1f0d6f70fa22ba10aa">ThermalModel</a>
, <a class="el" href="classThermalReference.html#a5d0821430a10d7dadd225ae074a93387">ThermalReference</a>
, <a class="el" href="classThermalResistor.html#a188fce5cac4dd39690ed8747338295e4">ThermalResistor</a>
, <a class="el" href="structThreadState.html#a05120ac068d2159cd3c558d76622105b">ThreadState</a>
, <a class="el" href="classTicked.html#a32dd049039368ce052e6d0d46969f965">Ticked</a>
, <a class="el" href="classTickedObject.html#a59095d692f3e338bbc3158b24f5fda43">TickedObject</a>
, <a class="el" href="classTime.html#aa09c37f2025d81a65129317e41bb96f5">Time</a>
, <a class="el" href="classTrafficGen.html#a54b78ba90405aac973f75f1a01c166db">TrafficGen</a>
, <a class="el" href="classTsunami.html#a7a5b10cc343444b530d88b089d1357a7">Tsunami</a>
, <a class="el" href="classTsunamiCChip.html#aa609e6b6b4e645367f702ab700691496">TsunamiCChip</a>
, <a class="el" href="classTsunamiIO.html#a50fcdae34207a6ca68a100cf5bbf0390">TsunamiIO</a>
, <a class="el" href="classTsunamiPChip.html#aa15d2a62ddb4dd725d29d10b7bc68810">TsunamiPChip</a>
, <a class="el" href="classUart8250.html#a9607bc25d2bdb222d8df2955420d9c66">Uart8250</a>
, <a class="el" href="classUFSHostDevice.html#aea2d9b18d21d1906ef49d30bb5cc8dfd">UFSHostDevice</a>
, <a class="el" href="classVGic.html#a7d229abc03e60f7ccc1cf62e2b190987">VGic</a>
, <a class="el" href="classVirtIO9PProxy.html#a4f5125609bfbc9b480a83ff28dba4377">VirtIO9PProxy</a>
, <a class="el" href="classVirtIODeviceBase.html#adbd4a24afb043943f5ab2b3a7a3064ba">VirtIODeviceBase</a>
, <a class="el" href="classVirtQueue.html#a89f302c7dd1a4b00ce5df7c3ca30923d">VirtQueue</a>
, <a class="el" href="classVoltageDomain.html#a57bc72f715ed036842c3d88e223b7dd3">VoltageDomain</a>
, <a class="el" href="classX86ISA_1_1Cmos.html#af1137e88b340c13f9366144126b98e37">X86ISA::Cmos</a>
, <a class="el" href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">X86ISA::GpuTLB</a>
, <a class="el" href="classX86ISA_1_1I8042.html#a0158ac0501957739aad9a2f4157dfdb7">X86ISA::I8042</a>
, <a class="el" href="classX86ISA_1_1I82094AA.html#a0666e67593f0794f73dd781df0674665">X86ISA::I82094AA</a>
, <a class="el" href="classX86ISA_1_1I8237.html#a2f7d57d576e6131ea4aa93cba23c4d09">X86ISA::I8237</a>
, <a class="el" href="classX86ISA_1_1I8254.html#aa6cf850bd44f7c44a4a7a7233da76917">X86ISA::I8254</a>
, <a class="el" href="classX86ISA_1_1I8259.html#a668e28ac7cfccca39ec36d73e219aa50">X86ISA::I8259</a>
, <a class="el" href="classX86ISA_1_1Interrupts.html#ad44586cc5b80ea38c21b5bb93e08e0ae">X86ISA::Interrupts</a>
, <a class="el" href="classX86ISA_1_1ISA.html#a1f0c68f17d8d95304595a32a71592b24">X86ISA::ISA</a>
, <a class="el" href="classX86ISA_1_1PCState.html#a36e5ee237e0609598c4af0079ea79d4b">X86ISA::PCState</a>
, <a class="el" href="classX86ISA_1_1Speaker.html#ac2454f94ea0b80feac9bfd1069b25a09">X86ISA::Speaker</a>
, <a class="el" href="classX86ISA_1_1TLB.html#a79ff1705dd06c56ef5feb6fd8a94a460">X86ISA::TLB</a>
, <a class="el" href="structX86ISA_1_1TlbEntry.html#af89137da3a51cf237e73020f668f04cd">X86ISA::TlbEntry</a>
</li>
<li>unserializedCurTick
: <a class="el" href="classGlobals.html#ae82f5554057cb5c965398cb29d5115b4">Globals</a>
</li>
<li>unserializeGlobals()
: <a class="el" href="classSerializable.html#a2e33f134d36aa0cd5a36b3fb461962df">Serializable</a>
</li>
<li>unserializeSection()
: <a class="el" href="classSerializable.html#ad019457160891a7974f124f1c6899f21">Serializable</a>
</li>
<li>unserializeStore()
: <a class="el" href="classPhysicalMemory.html#aba176bbc099adc0ea42abf7b4c6b92ec">PhysicalMemory</a>
</li>
<li>unserializeSymtab()
: <a class="el" href="classAlphaSystem.html#a0e3ee628607b621edbf86643a607af8c">AlphaSystem</a>
, <a class="el" href="classSparcSystem.html#a02e523c88bce09b5fef3ef8aae070a74">SparcSystem</a>
, <a class="el" href="classSystem.html#a4b396e730a50d94a25c78effd24dc27d">System</a>
</li>
<li>unserializeThread()
: <a class="el" href="classBaseCPU.html#a37e1ad0f02d9b7549b98973f68646189">BaseCPU</a>
, <a class="el" href="classBaseKvmCPU.html#a553125e78a317d238355dbbc41248f67">BaseKvmCPU</a>
, <a class="el" href="classBaseSimpleCPU.html#a4b1dc66b84f8a9d94dfe8232222114da">BaseSimpleCPU</a>
, <a class="el" href="classFullO3CPU.html#af77f65e1134911ec1bca9897ad6c18bd">FullO3CPU&lt; Impl &gt;</a>
, <a class="el" href="classMinorCPU.html#ad0afd1bd00fbbf01d157246ffda874cf">MinorCPU</a>
</li>
<li>unset()
: <a class="el" href="classBloomFilter_1_1Base.html#a59af53d64e669adbe53c71d0847f871a">BloomFilter::Base</a>
, <a class="el" href="classBloomFilter_1_1Block.html#a56575505e8222a219c0df29b06d84e7e">BloomFilter::Block</a>
, <a class="el" href="classBloomFilter_1_1Multi.html#aee51423f5994979f692568f8449105b6">BloomFilter::Multi</a>
, <a class="el" href="classBloomFilter_1_1Perfect.html#a79034198cd036d4bb0d4419f7268b779">BloomFilter::Perfect</a>
, <a class="el" href="classTimerTable.html#ad508cf2a6bd4eaa1ef0336862d8e8da3">TimerTable</a>
</li>
<li>unsetReg()
: <a class="el" href="classScoreboard.html#ad5d9681dcfae27cb9726e09f4292bdba">Scoreboard</a>
</li>
<li>unsignedCtrUpdate()
: <a class="el" href="classLoopPredictor.html#a7877e907578675ef2e05f5d64bde495d">LoopPredictor</a>
, <a class="el" href="classTAGEBase.html#a280afdd7f3ef5c6110cf59d9185a2853">TAGEBase</a>
</li>
<li>unstallPort()
: <a class="el" href="classComputeUnit_1_1DTLBPort.html#a439cbe792188ddc3c000777df4bb2f06">ComputeUnit::DTLBPort</a>
, <a class="el" href="classComputeUnit_1_1ITLBPort.html#a0cba6252ea1b000e61c02345523fded6">ComputeUnit::ITLBPort</a>
, <a class="el" href="classComputeUnit_1_1LDSPort.html#a89d2941195fc87f69a517ca51b306c62">ComputeUnit::LDSPort</a>
</li>
<li>unused
: <a class="el" href="classExtensionPool.html#aa077475cc6bd5dddba753fc1f1eb3389">ExtensionPool&lt; T &gt;</a>
, <a class="el" href="classtlm__utils_1_1instance__specific__extension__container__pool.html#ae117d1b529784ac335bc9ab89a8bc91f">tlm_utils::instance_specific_extension_container_pool</a>
</li>
<li>unused0
: <a class="el" href="structX86Linux64_1_1tgt__stat64.html#a91432a6db7efb3d7e58c8f5406e88481">X86Linux64::tgt_stat64</a>
</li>
<li>unusedCache
: <a class="el" href="classIGbE_1_1DescCache.html#aaebef4dd0f350727bbd011b400495ded">IGbE::DescCache&lt; T &gt;</a>
</li>
<li>unusedPrefetches
: <a class="el" href="structBaseCache_1_1CacheStats.html#afc890963fe2cd85e10dbcd73f1a04de0">BaseCache::CacheStats</a>
</li>
<li>unverifiable()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a433dd6044391a6801361b759d60bab43">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>unverifiedInst
: <a class="el" href="classChecker.html#afb0234ea07afa3e29e35c66106eb2782">Checker&lt; Impl &gt;</a>
</li>
<li>unverifiedMemData
: <a class="el" href="classCheckerCPU.html#a2258687f1b67a019a92cec3dee1ec825">CheckerCPU</a>
</li>
<li>unverifiedReq
: <a class="el" href="classCheckerCPU.html#a78d902b383a2e41095c4d86e2730b3f4">CheckerCPU</a>
</li>
<li>unverifiedResult
: <a class="el" href="classCheckerCPU.html#aa9ec0ea0e2044e0a4be2422cef39f8f9">CheckerCPU</a>
</li>
<li>UnwindExceptionKill()
: <a class="el" href="classsc__gem5_1_1UnwindExceptionKill.html#a5d97229c849c27591e827bbde720b362">sc_gem5::UnwindExceptionKill</a>
</li>
<li>UnwindExceptionReset()
: <a class="el" href="classsc__gem5_1_1UnwindExceptionReset.html#a87906c30620f47d8aa74be47c4636d70">sc_gem5::UnwindExceptionReset</a>
</li>
<li>uops
: <a class="el" href="classArmISA_1_1Memory64.html#a277e5761638d3783f8b69d6751d3f3f3">ArmISA::Memory64</a>
, <a class="el" href="classArmISA_1_1Memory.html#a9283c69727ab63be6137edf0534e4a3d">ArmISA::Memory</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a9886b03e6a87fbaf91d7b515d57b169c">ArmISA::RfeOp</a>
, <a class="el" href="classArmISA_1_1SrsOp.html#af7219f6210a7a5bb95d20540b598e2fa">ArmISA::SrsOp</a>
</li>
<li>up
: <a class="el" href="classArmISA_1_1MicroMemOp.html#a353a6ee3307802bb02a6795982eaeda3">ArmISA::MicroMemOp</a>
, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aa7054417700802c439a1f957bc392a5e">ArmISA::MicroMemPairOp</a>
, <a class="el" href="structstack__el.html#a080b998977dcc45e2280ec41fe30fc92">stack_el</a>
</li>
<li>upc()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#aaab96add0019153cc82c8666b67b56ed">GenericISA::UPCState&lt; MachInst &gt;</a>
</li>
<li>UPCState()
: <a class="el" href="classGenericISA_1_1UPCState.html#a56ff861b13d45fa7ea09cb495d789219">GenericISA::UPCState&lt; MachInst &gt;</a>
</li>
<li>update()
: <a class="el" href="classAccessTraceForAddress.html#a66611a07a1f82b518f24a26c283eb4e1">AccessTraceForAddress</a>
, <a class="el" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">ArmISA::ArmFault</a>
, <a class="el" href="classBaseTrafficGen.html#a8a65c83fdf097cbcb8b3684505f8e0aa">BaseTrafficGen</a>
, <a class="el" href="classBiModeBP.html#a99864245f1b2cba4d315fb6327e80b0d">BiModeBP</a>
, <a class="el" href="classBPredUnit.html#ac3fee97947355b3682025777f5aa4e31">BPredUnit</a>
, <a class="el" href="classClocked.html#a54ce7b38a3fff24234af1768fc07c0ae">Clocked</a>
, <a class="el" href="classDecodeCache_1_1AddrMap.html#abf3fc9b7798dea8d15ea26455e0a6631">DecodeCache::AddrMap&lt; Value &gt;</a>
, <a class="el" href="classDefaultBTB.html#a554c0af23b92df168310e4edaf627c51">DefaultBTB</a>
, <a class="el" href="classFlags.html#a0ed8beb3457254744120423124eb73a8">Flags&lt; T &gt;</a>
, <a class="el" href="classGicv3CPUInterface.html#a94899c25a7e49902a4fd55f33940392d">Gicv3CPUInterface</a>
, <a class="el" href="classGicv3Distributor.html#a263786d84c85cce68db482ddec81512d">Gicv3Distributor</a>
, <a class="el" href="classGicv3Redistributor.html#a5a5ba39cb07027216f040b3b64516e75">Gicv3Redistributor</a>
, <a class="el" href="classLocalBP.html#a099c46b70b5828b60295369ab53bc6ed">LocalBP</a>
, <a class="el" href="classLTAGE.html#a65d16487d26c78909ec2c4ca0355b1ce">LTAGE</a>
, <a class="el" href="classMultiperspectivePerceptron_1_1LocalHistories.html#a1dcc256e1d1e50b576240d7953b305a1">MultiperspectivePerceptron::LocalHistories</a>
, <a class="el" href="classMultiperspectivePerceptron.html#a12e35accec4d41c96badb5945ae4f53e">MultiperspectivePerceptron</a>
, <a class="el" href="classMultiperspectivePerceptronTAGE.html#a2d8f1bf702880acf3578ea09f7e5151c">MultiperspectivePerceptronTAGE</a>
, <a class="el" href="classsc__core_1_1sc__buffer.html#a7f06c3a6a556a0c26f25ace32cf6c3b3">sc_core::sc_buffer&lt; T, WRITER_POLICY &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo.html#af549f49b78c5ecb809a1010d4002733b">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__prim__channel.html#aa5424bdf12aa3eccc5060b49d49ba506">sc_core::sc_prim_channel</a>
, <a class="el" href="classsc__core_1_1sc__signal.html#a3b237545781f60baf46caca880d6e62e">sc_core::sc_signal&lt; T, WRITER_POLICY &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01bool_00_01WRITER__POLICY_01_4.html#ac5e0854f31d6ca1446006de2c37f10af">sc_core::sc_signal&lt; bool, WRITER_POLICY &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a99772a541d9cd1752f300dda8b97bcad">sc_core::sc_signal&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a21f5fe002a88a1dff522651c2358b743">sc_core::sc_signal&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a19c9e94ed43bb243ff2b4595b7ea3e7b">sc_core::sc_signal&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__logic_00_01WRITER__POLICY_01_4.html#a931c2146d499818967506cf2538f8b00">sc_core::sc_signal&lt; sc_dt::sc_logic, WRITER_POLICY &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a1aa248ec8ddb68a9817b285e518cc945">sc_core::sc_signal&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__resolved.html#a9327edce88c74a7195872c22a27d3039">sc_core::sc_signal_resolved</a>
, <a class="el" href="classsc__core_1_1sc__signal__rv.html#af12d6686368bc0f63a17a47af3b80622">sc_core::sc_signal_rv&lt; W &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__global.html#a14438537f52ee885f89adf2bd1dcd424">sc_dt::sc_global&lt; T &gt;</a>
, <a class="el" href="classsc__gem5_1_1Channel.html#a22bfdbf3a1ad51c23afa7bc3b82bb402">sc_gem5::Channel</a>
, <a class="el" href="classsc__gem5_1_1Reset.html#ad27ddbb76b66a7b5b8f3f75532fe1d0d">sc_gem5::Reset</a>
, <a class="el" href="structStats_1_1ScalarPrint.html#a4b24bfbb86cf2a5f2dee215c7b200482">Stats::ScalarPrint</a>
, <a class="el" href="structSTeMSPrefetcher_1_1ActiveGenerationTableEntry.html#a403de5b76943c910acca292dd427ea22">STeMSPrefetcher::ActiveGenerationTableEntry</a>
, <a class="el" href="classTAGE.html#a36aa9e8dcd5cb16096030528a6ec8a25">TAGE</a>
, <a class="el" href="classTAGE__SC__L.html#ac2d3315cd5b9f01bbb036e866adfb961">TAGE_SC_L</a>
, <a class="el" href="structTAGEBase_1_1FoldedHistory.html#af763740ab2609aa80f1adc35238653ca">TAGEBase::FoldedHistory</a>
, <a class="el" href="classTAGEBase.html#aa80a0d3ff848d9ab3f0351a4df2fe69a">TAGEBase</a>
, <a class="el" href="classtlm_1_1tlm__fifo.html#aa8d74507db85547f0dd42ecbd9f8b12a">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classTournamentBP.html#a2e19fe2db2424347b89c803141e24da9">TournamentBP</a>
, <a class="el" href="structTrace_1_1ArmNativeTrace_1_1ThreadState.html#a773c7ecc332edcd412c9eac64652c3ab">Trace::ArmNativeTrace::ThreadState</a>
, <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a7a7023dcf1b8bd9b09b808586a538b42">Trace::TarmacTracerRecord::TraceRegEntry</a>
, <a class="el" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">Trace::X86NativeTrace::ThreadState</a>
, <a class="el" href="classVirtDescriptor.html#a0c84269b4f81ac01fbad0d037564ab30">VirtDescriptor</a>
</li>
<li>update_extensions_from()
: <a class="el" href="classtlm_1_1tlm__generic__payload.html#a032e1b228cae4d310ffe5cafee29d199">tlm::tlm_generic_payload</a>
</li>
<li>update_original_from()
: <a class="el" href="classtlm_1_1tlm__generic__payload.html#a6f2e6ebfbab3d63f926412fee3690b72">tlm::tlm_generic_payload</a>
</li>
<li>update_sw_winner()
: <a class="el" href="classCrossbarSwitch.html#ae369fcf6cb59a9c601d4fd3bcad01ce6">CrossbarSwitch</a>
</li>
<li>updateAckEvent
: <a class="el" href="classEnergyCtrl.html#af022bf8416b6d354158ce19be20731e4">EnergyCtrl</a>
</li>
<li>updateAcyclic()
: <a class="el" href="structMultiperspectivePerceptron_1_1ThreadData.html#a425c8da3b8bdca60c1470e4c15b08d72">MultiperspectivePerceptron::ThreadData</a>
</li>
<li>updateAllCounters()
: <a class="el" href="classArmISA_1_1PMU.html#a2b5f134fb1ae7093236c993532d5d8d2">ArmISA::PMU</a>
</li>
<li>updateAttachedCounters()
: <a class="el" href="structArmISA_1_1PMU_1_1PMUEvent.html#a638b5954851d35b100bdb2eecd9417ef">ArmISA::PMU::PMUEvent</a>
</li>
<li>updateAttributes()
: <a class="el" href="structArmISA_1_1TlbEntry.html#a67b76649fd7f8b3be5c2922e623cbd07">ArmISA::TlbEntry</a>
</li>
<li>updateBias()
: <a class="el" href="classElfObject.html#a660681714e0ea1d9d9447fc41eb90dc1">ElfObject</a>
, <a class="el" href="classObjectFile.html#ac6e60c901a3d63ecd441117f8ec6511d">ObjectFile</a>
, <a class="el" href="classProcess.html#a39cc5526346de376a7c74392f7bc8328">Process</a>
</li>
<li>updateBranchData()
: <a class="el" href="classMinor_1_1Execute.html#adb3ad5b342fb781b9aec6e148f33dbbd">Minor::Execute</a>
</li>
<li>updateBranchPrediction()
: <a class="el" href="classMinor_1_1Fetch2.html#a73cbefcf0a78746e3b433516bcccfba5">Minor::Fetch2</a>
</li>
<li>updateCache()
: <a class="el" href="classAlphaISA_1_1TLB.html#adaa20cb5617a0a032d5b1e0061995626">AlphaISA::TLB</a>
</li>
<li>updateCC()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a517a300e9df15a069e280d231784d9d9">Trace::TarmacTracerRecord::TraceRegEntry</a>
</li>
<li>updateChain()
: <a class="el" href="classVirtDescriptor.html#a0987e4f0e66975235c120b2dd422906d">VirtDescriptor</a>
</li>
<li>updateClockPeriod()
: <a class="el" href="classClocked.html#ae93e70e6b7cdded575b723803fd6aa43">Clocked</a>
, <a class="el" href="classDerivedClockDomain.html#a4a74098fe4a2d83cc1b47ae8f6c43e81">DerivedClockDomain</a>
</li>
<li>updateComInstStats()
: <a class="el" href="classDefaultCommit.html#ac91da05b5fe16780e79ccabcaea3ab76">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>updateCommitOrderDep()
: <a class="el" href="classElasticTrace.html#a9315c8ee1c6896396a6f86478ebbb76c">ElasticTrace</a>
</li>
<li>updateCompressionData()
: <a class="el" href="classBaseCache.html#a353447c0492c1e19924000cc7306e1f7">BaseCache</a>
</li>
<li>updateContext()
: <a class="el" href="classShader.html#a45d3c9c862021ea07f2ff5f2b7c7b307">Shader</a>
</li>
<li>updateCounter()
: <a class="el" href="classArchTimer.html#a398c1aa4054b1a680626d192f00ea312">ArchTimer</a>
, <a class="el" href="classArmISA_1_1PMU.html#acc5a22bf0ed40ccb11bcb72014ba99c1">ArmISA::PMU</a>
</li>
<li>UpdateCP0
: <a class="el" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">MipsISA::ISA</a>
</li>
<li>updateCP0ReadView()
: <a class="el" href="classMipsISA_1_1ISA.html#a89510489c3309a88de19cf200d10510e">MipsISA::ISA</a>
</li>
<li>updateCPU()
: <a class="el" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">MipsISA::ISA</a>
</li>
<li>updateCPUID()
: <a class="el" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">X86KvmCPU</a>
</li>
<li>updateCycleCounters()
: <a class="el" href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">BaseCPU</a>
</li>
<li>updateCycleCounts()
: <a class="el" href="classTimingSimpleCPU.html#a8097bc532196d3457723720711ad0b1f">TimingSimpleCPU</a>
</li>
<li>updateDelayedTicks()
: <a class="el" href="classMessage.html#afa1daf585c98eaadfe36ad0e88b32702">Message</a>
</li>
<li>updateDirectionInfo()
: <a class="el" href="classIndirectPredictor.html#a65ee37c2606c42fd7ed18216b28d9910">IndirectPredictor</a>
, <a class="el" href="classSimpleIndirectPredictor.html#a5f1cab216c92a15b2ee7de0a319696b7">SimpleIndirectPredictor</a>
</li>
<li>updateDistributor()
: <a class="el" href="classGicv3CPUInterface.html#a1188e27f3d2d27de8c2481a2c12deb7d">Gicv3CPUInterface</a>
, <a class="el" href="classGicv3Redistributor.html#a031884e13e4f7c333c5644079355e63b">Gicv3Redistributor</a>
</li>
<li>updatedQueues
: <a class="el" href="classDefaultIEW.html#a3ad6eea8655a7d98cec390a3f21caf36">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateEvent
: <a class="el" href="classBaseTrafficGen.html#ae0d5a50776a22732930e4f7f1a9e262d">BaseTrafficGen</a>
</li>
<li>UpdateEvent()
: <a class="el" href="structDVFSHandler_1_1UpdateEvent.html#ab09be1a4ff2473d4e768b4f87bb4de47">DVFSHandler::UpdateEvent</a>
</li>
<li>updateEvents()
: <a class="el" href="classComputeUnit.html#a677855da9f62d5b165c3a740fe1532c3">ComputeUnit</a>
, <a class="el" href="classVectorRegisterFile.html#a1d5b2980edd1a77e897b97afcd3b7710">VectorRegisterFile</a>
</li>
<li>updateExeInstStats()
: <a class="el" href="classDefaultIEW.html#a6cbf7e1053d15135471c72329f07a3a8">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateExpectedSeqNums()
: <a class="el" href="classMinor_1_1Fetch1.html#a3dca5fe4f4dcdc26da5b875467a62f73">Minor::Fetch1</a>
</li>
<li>updateFetchStatus()
: <a class="el" href="classDefaultFetch.html#ae2e249e55926e17979306096fbd28d04">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>updateFileOffsets()
: <a class="el" href="classFDArray.html#ac234d040aee7835eddc1b57c129bc030">FDArray</a>
</li>
<li>updateFlags()
: <a class="el" href="classMSHR_1_1TargetList.html#ab7183a18f2764adb7aa42c8869c86663">MSHR::TargetList</a>
</li>
<li>updateFloat()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a2b3e9571998b75f7631c936ba6883bc3">Trace::TarmacTracerRecord::TraceRegEntry</a>
</li>
<li>updateGHist()
: <a class="el" href="classTAGEBase.html#ae45fb4a2fd1d76a2fca6653948b9cfed">TAGEBase</a>
</li>
<li>updateGlobalHistNotTaken()
: <a class="el" href="classTournamentBP.html#a7115997000aba7a2775111b8b27ec938">TournamentBP</a>
</li>
<li>updateGlobalHistReg()
: <a class="el" href="classBiModeBP.html#a0746b1f20a5b75bdb22d7dcb49bf6fe1">BiModeBP</a>
</li>
<li>updateGlobalHistTaken()
: <a class="el" href="classTournamentBP.html#a4bfeabcfec2341752619c77015f88ffc">TournamentBP</a>
</li>
<li>updateHandyM5Reg()
: <a class="el" href="classX86ISA_1_1ISA.html#a1118faac9105b931175994b5d81633e7">X86ISA::ISA</a>
</li>
<li>updateHead()
: <a class="el" href="classIGbE_1_1DescCache.html#a8baed659774179431942b57fe224d769">IGbE::DescCache&lt; T &gt;</a>
, <a class="el" href="classIGbE_1_1RxDescCache.html#ac34d86002adb134ce3c583e67505b194">IGbE::RxDescCache</a>
, <a class="el" href="classIGbE_1_1TxDescCache.html#aea0f8b4a88d3624c9a6dc4c85cc7722a">IGbE::TxDescCache</a>
, <a class="el" href="classROB.html#a47b9b46cef66a6ac33a90dee612b426e">ROB&lt; Impl &gt;</a>
</li>
<li>updateHistories()
: <a class="el" href="classMPP__TAGE.html#a27da892fa99b6edacc547213cbb1d9e2">MPP_TAGE</a>
, <a class="el" href="classMultiperspectivePerceptronTAGE.html#a5f407e955bf648c1a23808d1ceb2bf95">MultiperspectivePerceptronTAGE</a>
, <a class="el" href="classTAGE__SC__L__TAGE.html#ad01ebb547324ed56a94c1668b4de05e3">TAGE_SC_L_TAGE</a>
, <a class="el" href="classTAGEBase.html#afc53c5fffff7e7e7a8f20e48dc723f8b">TAGEBase</a>
</li>
<li>updateHistoryStack()
: <a class="el" href="structMPP__StatisticalCorrector_1_1MPP__SCThreadHistory.html#a62d7c110171c1aafa10aabd6f169a9d7">MPP_StatisticalCorrector::MPP_SCThreadHistory</a>
</li>
<li>updateInstStats()
: <a class="el" href="classComputeUnit.html#a675f93e1e6b78a07a7509890d6ab6bdd">ComputeUnit</a>
</li>
<li>updateInt()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#adf0fc55f6542b8e33b7be2e4371856d6">Trace::TarmacTracerRecord::TraceRegEntry</a>
, <a class="el" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a7ac2f9eeecb58c94083274701550daa9">Trace::TarmacTracerRecordV8::TraceRegEntryV8</a>
</li>
<li>updateIntCtrl()
: <a class="el" href="classPl050.html#a3bd97edcb2f0fbbc0203a85e13441f5e">Pl050</a>
</li>
<li>updateIntrInfo()
: <a class="el" href="classAlphaISA_1_1Interrupts.html#af1c1da14bc0e1750d3e9d6387ecaccf0">AlphaISA::Interrupts</a>
, <a class="el" href="classArmISA_1_1Interrupts.html#a9a50b94f7ce876d0b356e2aadf5d9b83">ArmISA::Interrupts</a>
, <a class="el" href="classBaseInterrupts.html#aa23da8f2f6e338d74e4a3898bff49171">BaseInterrupts</a>
, <a class="el" href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">MipsISA::Interrupts</a>
, <a class="el" href="classPowerISA_1_1Interrupts.html#a45741273724267725a9042f02822bd26">PowerISA::Interrupts</a>
, <a class="el" href="classRiscvISA_1_1Interrupts.html#a02ff09b296c1cfc342c1a0ddbb1f7d2a">RiscvISA::Interrupts</a>
, <a class="el" href="classSparcISA_1_1Interrupts.html#a2584245488e62ab1edc458e268f91000">SparcISA::Interrupts</a>
, <a class="el" href="classX86ISA_1_1Interrupts.html#a50e711de0fd3d01464d40cf69b44667b">X86ISA::Interrupts</a>
</li>
<li>updateIntState()
: <a class="el" href="classGicV2.html#aa6626429ca8dee292db85c524b03023a">GicV2</a>
, <a class="el" href="classMuxingKvmGic.html#af7976662615db0889455225649d7a457">MuxingKvmGic</a>
, <a class="el" href="classVGic.html#a3c41147bdde37a4ab7f4f77a7e7cec0b">VGic</a>
</li>
<li>updateIRRV()
: <a class="el" href="classX86ISA_1_1Interrupts.html#a7e1feecb19333a2d96f2bd52874261e8">X86ISA::Interrupts</a>
</li>
<li>updateISRV()
: <a class="el" href="classX86ISA_1_1Interrupts.html#a6e412f0fa9223ab4c1a90cfe3cab9dec">X86ISA::Interrupts</a>
</li>
<li>updateIssueOrderDep()
: <a class="el" href="classElasticTrace.html#a752ca865df43bc0ed2d3c01fcf7e099e">ElasticTrace</a>
</li>
<li>updateKvmState()
: <a class="el" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">ArmKvmCPU</a>
, <a class="el" href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">ArmV8KvmCPU</a>
, <a class="el" href="classBaseKvmCPU.html#a74c51072421abe73972e1085f45f5f8b">BaseKvmCPU</a>
, <a class="el" href="classX86KvmCPU.html#ace9c7fbbeb433ffe5bba3a3d0185bc17">X86KvmCPU</a>
</li>
<li>updateKvmStateCoProc()
: <a class="el" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">ArmKvmCPU</a>
</li>
<li>updateKvmStateCore()
: <a class="el" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">ArmKvmCPU</a>
</li>
<li>updateKvmStateFPU()
: <a class="el" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">X86KvmCPU</a>
</li>
<li>updateKvmStateFPULegacy()
: <a class="el" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">X86KvmCPU</a>
</li>
<li>updateKvmStateFPUXSave()
: <a class="el" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">X86KvmCPU</a>
</li>
<li>updateKvmStateMisc()
: <a class="el" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">ArmKvmCPU</a>
</li>
<li>updateKvmStateMSRs()
: <a class="el" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">X86KvmCPU</a>
</li>
<li>updateKvmStateRegs()
: <a class="el" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">X86KvmCPU</a>
</li>
<li>updateKvmStateSRegs()
: <a class="el" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">X86KvmCPU</a>
</li>
<li>updateKvmStateVFP()
: <a class="el" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">ArmKvmCPU</a>
</li>
<li>updateList
: <a class="el" href="classsc__gem5_1_1Scheduler.html#ae986306e27ca610f8f77838de144a827">sc_gem5::Scheduler</a>
</li>
<li>updateLocalHistNotTaken()
: <a class="el" href="classTournamentBP.html#af6d0cd73ff8f30a41f500bf647faf315">TournamentBP</a>
</li>
<li>updateLocalHistory()
: <a class="el" href="structStatisticalCorrector_1_1SCThreadHistory.html#a63859f110691b0bb2921b075fe9472f0">StatisticalCorrector::SCThreadHistory</a>
</li>
<li>updateLocalHistTaken()
: <a class="el" href="classTournamentBP.html#a4eefa82084d4b89056147422d087f4eb">TournamentBP</a>
</li>
<li>updateLSQNextCycle
: <a class="el" href="classDefaultIEW.html#a4996321e58e6fb888fcac3c25ca7114d">DefaultIEW&lt; Impl &gt;</a>
</li>
<li>updateMisc()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a3efa7af0b226538b4a912a2965c138a3">Trace::TarmacTracerRecord::TraceRegEntry</a>
, <a class="el" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a2d72e48aeac2a7cefdb2d57421c4b923">Trace::TarmacTracerRecordV8::TraceRegEntryV8</a>
</li>
<li>updateMiscReg()
: <a class="el" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">ArmISA::TLB</a>
</li>
<li>updateMiscRegs()
: <a class="el" href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941">BaseO3DynInst&lt; Impl &gt;</a>
</li>
<li>updateMode()
: <a class="el" href="classWriteAllocator.html#ab3fe8aa801c01a5b4fed500e2020e7d4">WriteAllocator</a>
</li>
<li>updateNext()
: <a class="el" href="classTimerTable.html#a7de9f6362f9c3e51e3e1d5f17b36ea8b">TimerTable</a>
</li>
<li>updateNPC()
: <a class="el" href="classX86ISA_1_1Decoder.html#a62cb2601afca31117d0d66dbf8671473">X86ISA::Decoder</a>
</li>
<li>updateNumOps()
: <a class="el" href="classTraceCPU.html#a3ab4725c4080061aff64460a3d3d2a10">TraceCPU</a>
</li>
<li>updateOffsetState()
: <a class="el" href="classX86ISA_1_1Decoder.html#aac97b2a47d572170b1337eed89d3c22b">X86ISA::Decoder</a>
</li>
<li>updateOnError
: <a class="el" href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">CheckerCPU</a>
</li>
<li>updateOutcome()
: <a class="el" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6">X86ISA::GpuTLB::TLBEvent</a>
</li>
<li>updatePageDivergenceDist()
: <a class="el" href="classComputeUnit.html#a2a54a07781a16345f8bf103d1ae29d56">ComputeUnit</a>
</li>
<li>updatePageFootprint()
: <a class="el" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">X86ISA::GpuTLB</a>
</li>
<li>updatePartial()
: <a class="el" href="classMultiperspectivePerceptronTAGE.html#afdbfd97c26a105780f3832f05c479c35">MultiperspectivePerceptronTAGE</a>
</li>
<li>updatePathAndGlobalHistory()
: <a class="el" href="classMPP__TAGE.html#a0f933c34ee46a60eb0467105f3a02eb4">MPP_TAGE</a>
, <a class="el" href="classTAGE__SC__L__TAGE.html#a0b48b3e6c618f5d87686732df2d36037">TAGE_SC_L_TAGE</a>
</li>
<li>updatePatternTable()
: <a class="el" href="classSignaturePathPrefetcher.html#a3c8817c1e3bf022e49512b13f392f2fb">SignaturePathPrefetcher</a>
</li>
<li>updatePerfLevel()
: <a class="el" href="structDVFSHandler_1_1UpdateEvent.html#aa869edc4325e947f5ebed6c7ef13300b">DVFSHandler::UpdateEvent</a>
</li>
<li>updatePerfLevelEvents
: <a class="el" href="classDVFSHandler.html#a7682139265488ef75278e9048758ee0b">DVFSHandler</a>
</li>
<li>UpdatePerfLevelEvents
: <a class="el" href="classDVFSHandler.html#ad8d1397af009642bd548026d44c71e66">DVFSHandler</a>
</li>
<li>updatePhysAddresses()
: <a class="el" href="classTLBCoalescer.html#a9bf1cf5c6405ff8af867553f19913993">TLBCoalescer</a>
, <a class="el" href="classX86ISA_1_1GpuTLB.html#a3dac70e0b49db404c779912a6aa7e00d">X86ISA::GpuTLB</a>
</li>
<li>updatePLAck()
: <a class="el" href="classEnergyCtrl.html#a14b999b7728a96295a54fd972d2760a8">EnergyCtrl</a>
</li>
<li>updatePowerStats()
: <a class="el" href="classDRAMCtrl_1_1Rank.html#addbf0460fd32dd1854d9839eae5fc229">DRAMCtrl::Rank</a>
, <a class="el" href="classDRAMCtrl.html#ad7dbb6e5660961b4b83bfca751a10930">DRAMCtrl</a>
</li>
<li>updatePred()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">Trace::TarmacTracerRecord::TraceRegEntry</a>
, <a class="el" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#ad23181b4145565b31c2a32f8b970a12e">Trace::TarmacTracerRecordV8::TraceRegEntryV8</a>
</li>
<li>updateRegDep()
: <a class="el" href="classElasticTrace.html#a44858884e0dee8b48bd2180f0fb549aa">ElasticTrace</a>
</li>
<li>updateRegMap()
: <a class="el" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">ArmISA::ISA</a>
</li>
<li>updateReqStats()
: <a class="el" href="structCommMonitor_1_1MonitorStats.html#a2e3ddee8cd38d4da92f44cfc6761aeb7">CommMonitor::MonitorStats</a>
</li>
<li>updateResources()
: <a class="el" href="classVectorRegisterFile.html#a70bc0ef646127199b6ee591fd7b3ce53">VectorRegisterFile</a>
, <a class="el" href="classWavefront.html#a8c4f9b2a4e7f3be48bd6050e605dd9ae">Wavefront</a>
</li>
<li>updateResponse()
: <a class="el" href="classSnoopFilter.html#a918b564146c158716460f12726f2a08c">SnoopFilter</a>
</li>
<li>updateRespStats()
: <a class="el" href="structCommMonitor_1_1MonitorStats.html#af3ed0d38373dc7a10c396fb8f8868c23">CommMonitor::MonitorStats</a>
</li>
<li>updateRunPri()
: <a class="el" href="classGicV2.html#a075a296416b65882f1430ad9dc72156e">GicV2</a>
</li>
<li>updateRxInt()
: <a class="el" href="classPl050.html#ad7725853f34e5f4e296ddfd457b36245">Pl050</a>
</li>
<li>updatesByStageLevel
: <a class="el" href="classWalkCache.html#a3ec7947f23b35922471e0d9cde45fc03">WalkCache</a>
</li>
<li>updateScore()
: <a class="el" href="classQoS_1_1PropFairPolicy.html#ac8012d560cbe055b7e4ddd1f6d28e029">QoS::PropFairPolicy</a>
</li>
<li>updateSignals()
: <a class="el" href="classI2CBus.html#ae25ef631b886faa50714ea47728d9f5c">I2CBus</a>
</li>
<li>updateSignature()
: <a class="el" href="classSignaturePathPrefetcher.html#abcf884e43465a1eafa2be01b45bb004c">SignaturePathPrefetcher</a>
</li>
<li>updateSnoopForward()
: <a class="el" href="classSnoopFilter.html#aab16d00934fdd03be1339a0c0fd6f93e">SnoopFilter</a>
</li>
<li>updateSnoopResponse()
: <a class="el" href="classSnoopFilter.html#a783d60950d399d382b01d151b139f6ce">SnoopFilter</a>
</li>
<li>updateState()
: <a class="el" href="classIdeDisk.html#a065b7c8d6188d4bb96ec9aa3993ef3e8">IdeDisk</a>
</li>
<li>updateStats()
: <a class="el" href="classGPUDynInst.html#a7315abfb011b1072d4261f4a0a144070">GPUDynInst</a>
, <a class="el" href="classLoopPredictor.html#aff666d936adbcf4688ea797ad5349304">LoopPredictor</a>
, <a class="el" href="classStatisticalCorrector.html#aff017288f677bf1a4b1c4d595ae93735">StatisticalCorrector</a>
, <a class="el" href="classTAGEBase.html#ac75ce3f042e695a1af2a972f93034d98">TAGEBase</a>
</li>
<li>updateStatus()
: <a class="el" href="classDefaultCommit.html#ac487ec57c3b09370deeb7f3bf594adaa">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#ae0b6954c347ab720fd208d936512bac6">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a4f99a80589ba1d3336d37b4e2dac7433">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#abe3dc4132fd024b324179151a38026a1">DefaultRename&lt; Impl &gt;</a>
</li>
<li>updateSum()
: <a class="el" href="classStackDistCalc.html#a04bf554cb07ad44b71ec929d4ea1ac02">StackDistCalc</a>
</li>
<li>updateSumsLeavesToRoot()
: <a class="el" href="classStackDistCalc.html#ab10d49737ef12d3a373e4a9fe2a19846">StackDistCalc</a>
</li>
<li>updateTail()
: <a class="el" href="classROB.html#a3ad0c75a8554836c854b2b12145e9850">ROB&lt; Impl &gt;</a>
</li>
<li>updateTCStateCoProc()
: <a class="el" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">ArmKvmCPU</a>
</li>
<li>updateTCStateCore()
: <a class="el" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">ArmKvmCPU</a>
</li>
<li>updateTCStateMisc()
: <a class="el" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">ArmKvmCPU</a>
</li>
<li>updateTCStateVFP()
: <a class="el" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">ArmKvmCPU</a>
</li>
<li>updateThisCycle
: <a class="el" href="classChecker.html#a5eef28661b27702660a6c86db2e101a6">Checker&lt; Impl &gt;</a>
</li>
<li>updateThreadContext()
: <a class="el" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">ArmKvmCPU</a>
, <a class="el" href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">ArmV8KvmCPU</a>
, <a class="el" href="classBaseKvmCPU.html#ac943446adae87cc8b93f9adc9ce26158">BaseKvmCPU</a>
, <a class="el" href="classX86KvmCPU.html#ad39b4fd83d34ffd5bb94572663e7c80d">X86KvmCPU</a>
</li>
<li>updateThreadContextFPU()
: <a class="el" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">X86KvmCPU</a>
</li>
<li>updateThreadContextMSRs()
: <a class="el" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">X86KvmCPU</a>
</li>
<li>updateThreadContextRegs()
: <a class="el" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">X86KvmCPU</a>
</li>
<li>updateThreadContextSRegs()
: <a class="el" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">X86KvmCPU</a>
</li>
<li>updateThreadContextXSave()
: <a class="el" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">X86KvmCPU</a>
</li>
<li>updateThreadPriority()
: <a class="el" href="classFullO3CPU.html#a569a77e072ba8b79375ea9da20130a83">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>updateThreshold
: <a class="el" href="classStatisticalCorrector.html#a6a733f50c993eeb5841dee3d3ce8ad75">StatisticalCorrector</a>
</li>
<li>updateThresholdWidth
: <a class="el" href="classStatisticalCorrector.html#ad973eb3ba8f79cfe9b75007ef7e68317">StatisticalCorrector</a>
</li>
<li>updateTimings()
: <a class="el" href="classBasePixelPump.html#aa645fc4eadd11d5e6e73268004502d16">BasePixelPump</a>
</li>
<li>updateTree()
: <a class="el" href="classStackDistCalc.html#a5d090d753c1f657073fa8ea96286551f">StackDistCalc</a>
</li>
<li>updateVaddr()
: <a class="el" href="structAlphaISA_1_1TlbEntry.html#aee6215949e5e36e38fe5ea1f499afae8">AlphaISA::TlbEntry</a>
, <a class="el" href="structArmISA_1_1TlbEntry.html#ae24f95de13b2212445c99f8d41b32959">ArmISA::TlbEntry</a>
, <a class="el" href="structMipsISA_1_1TlbEntry.html#a76d832b5c8998443dcd39c6206d96709">MipsISA::TlbEntry</a>
, <a class="el" href="structPowerISA_1_1TlbEntry.html#a9661b0058f426ce11622921462526165">PowerISA::TlbEntry</a>
, <a class="el" href="structRiscvISA_1_1TlbEntry.html#a595800c34db8a0651cabc20cf7fa0f67">RiscvISA::TlbEntry</a>
, <a class="el" href="structSparcISA_1_1TlbEntry.html#a6157ad0470c5f037a7f9f3a2571ca63d">SparcISA::TlbEntry</a>
, <a class="el" href="structX86ISA_1_1TlbEntry.html#ad0440c3a0ebf8a6787a2b010a0b22235">X86ISA::TlbEntry</a>
</li>
<li>updateVec()
: <a class="el" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">Trace::TarmacTracerRecord::TraceRegEntry</a>
, <a class="el" href="structTrace_1_1TarmacTracerRecordV8_1_1TraceRegEntryV8.html#a202054a8317db2ccd07f80421f164c3e">Trace::TarmacTracerRecordV8::TraceRegEntryV8</a>
</li>
<li>updateVideoParams()
: <a class="el" href="classPl111.html#a71ea07c316a3a0e7b9782fcc817ec0c4">Pl111</a>
</li>
<li>updateWriteFlags()
: <a class="el" href="classMSHR_1_1TargetList.html#a2c5aae17163818a5a8d4e5c35a02e4c1">MSHR::TargetList</a>
</li>
<li>UpgradeFailResp
: <a class="el" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a5c2d491a57f25a4d084a807da15ea7fe">MemCmd</a>
</li>
<li>UpgradeReq
: <a class="el" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a80c0c11009bbfaeda5bc1682a7d85dc0">MemCmd</a>
</li>
<li>UpgradeResp
: <a class="el" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd</a>
</li>
<li>UPIUHeaderDataIndWord0
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#a4990cea46938f3ee76772640b761763e">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>UPIUHeaderDataIndWord1
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#a835371be707c3051810ecccc4563356b">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>UPIUHeaderDataIndWord2
: <a class="el" href="classUFSHostDevice_1_1UFSSCSIDevice.html#ac80e3cb804c7c404cdaea7548e3b8622">UFSHostDevice::UFSSCSIDevice</a>
</li>
<li>upper
: <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html#ac37499d34b0f23448afcc1528b4da319">ArmISA::ISA::MiscRegLUTEntry</a>
</li>
<li>upperAddr
: <a class="el" href="structUFSHostDevice_1_1UFSHCDSGEntry.html#a39591760945b8859853cd55ab9d72aaf">UFSHostDevice::UFSHCDSGEntry</a>
</li>
<li>upperBound()
: <a class="el" href="classSymbolTable.html#af6ad564dd7b338c6ca1981d4802b3946">SymbolTable</a>
</li>
<li>uppercase
: <a class="el" href="structcp_1_1Format.html#a165c7b2ac8b95946ff938eb609592248">cp::Format</a>
</li>
<li>uptime
: <a class="el" href="structAlphaLinux_1_1tgt__sysinfo.html#aed4915b30d2a4b7fe0db0831e7faef09">AlphaLinux::tgt_sysinfo</a>
, <a class="el" href="structArmLinux32_1_1tgt__sysinfo.html#a6de5dc66f3361f1ad1c78de4c88e90c7">ArmLinux32::tgt_sysinfo</a>
, <a class="el" href="structArmLinux64_1_1tgt__sysinfo.html#a4dbad2438b73cb69a0975749783cb63b">ArmLinux64::tgt_sysinfo</a>
, <a class="el" href="structMipsLinux_1_1tgt__sysinfo.html#ae3473d89bd7f9a31596ae46dbb6214b7">MipsLinux::tgt_sysinfo</a>
, <a class="el" href="structRiscvLinux32_1_1tgt__sysinfo.html#a2a6e8b7ac8ae16909267a785c00a3329">RiscvLinux32::tgt_sysinfo</a>
, <a class="el" href="structRiscvLinux64_1_1tgt__sysinfo.html#a8972cccfc1336a99936a32bcaa11fa66">RiscvLinux64::tgt_sysinfo</a>
, <a class="el" href="structSparc32Linux_1_1tgt__sysinfo.html#a4734e13343398469eacc974fc6776a49">Sparc32Linux::tgt_sysinfo</a>
, <a class="el" href="structSparcLinux_1_1tgt__sysinfo.html#a08f6f91b195b71475fdf2068f9cd2b18">SparcLinux::tgt_sysinfo</a>
, <a class="el" href="structX86Linux32_1_1tgt__sysinfo.html#af676d6bfce45653ee8d214b4b5aa7d0b">X86Linux32::tgt_sysinfo</a>
, <a class="el" href="structX86Linux64_1_1tgt__sysinfo.html#abee8fc3fff439105c69c01c253f0fe66">X86Linux64::tgt_sysinfo</a>
</li>
<li>ura
: <a class="el" href="classArmISA_1_1MicroIntImmOp.html#af2859957e7d24eb303683219349441ce">ArmISA::MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#a7273f9e6cb4f4ba18b0cdf612bbfc825">ArmISA::MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a7ae60d73a53f50d71b50642529029e57">ArmISA::MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a7eaed6d4efd433a883df4a62b2c1c07d">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a3855140203e1618ae6e0ad1d13858c95">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a444d5265da3174624d52d65573539682">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroNeonMemOp.html#a32339c9f8fcab5fb50421a8f85463e64">ArmISA::MicroNeonMemOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a71ed1b7fa9bb848738b6bdef7a135db1">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a137e014281296e1e6c31af7ad50f544c">ArmISA::RfeOp</a>
</li>
<li>urb
: <a class="el" href="classArmISA_1_1MicroIntImmOp.html#a20193c0a075c9248e90774ddfa2700c9">ArmISA::MicroIntImmOp</a>
, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#ab7b999d2011238b45a0a106c3d5b8857">ArmISA::MicroIntImmXOp</a>
, <a class="el" href="classArmISA_1_1MicroIntMov.html#a4c6227192abca3f22e5afc055a3bdcf9">ArmISA::MicroIntMov</a>
, <a class="el" href="classArmISA_1_1MicroIntOp.html#a6269b0bf7f92df396e5052078b1f38bc">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#a85f925d3dc84c2061e2abb147164d3e4">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a038997f990feb841d27409a7f0552c8b">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aade7253e66923aa34e2419f8d00324fd">ArmISA::MicroMemPairOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a2a5ffa9260632918f89ce3b46517b103">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a8abf4df652ac0e3afe90d9663d567b66">ArmISA::RfeOp</a>
</li>
<li>urc
: <a class="el" href="classArmISA_1_1MicroIntOp.html#ae67d33058a17e23a997a8e9ea6641cf0">ArmISA::MicroIntOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegOp.html#ab7d78f3fce8a10d329878ad4138d9c95">ArmISA::MicroIntRegOp</a>
, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#a80c293891488c2e6ba5f66faad85c79e">ArmISA::MicroIntRegXOp</a>
, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#abc08a8ac251f48c1b5f4e578c0a1ccef">ArmISA::MicroSetPCCPSR</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#addf0b8f57424bbd1868786a36dd510cc">ArmISA::RfeOp</a>
</li>
<li>urp()
: <a class="el" href="structNet_1_1TcpHdr.html#ae2073914c7190defd7fa6dbeb86899a0">Net::TcpHdr</a>
</li>
<li>urti
: <a class="el" href="structPAL.html#adb9c52d3c8f55bb9f84b860c792f6646acb6d591da83952028aecf8292810c5a6">PAL</a>
</li>
<li>uSatInt()
: <a class="el" href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">ArmISA::ArmStaticInst</a>
</li>
<li>uSaturateOp()
: <a class="el" href="classArmISA_1_1ArmStaticInst.html#afd5414ae0012f8b1f5db227719b0de57">ArmISA::ArmStaticInst</a>
</li>
<li>use_count
: <a class="el" href="classtlm__utils_1_1instance__specific__extension__container.html#ad6ac6b8c6b588f43295ac53b65192503">tlm_utils::instance_specific_extension_container</a>
</li>
<li>useAltOnNaBits
: <a class="el" href="classTAGEBase.html#a50bed7b277830fa175baf9deebf3d325">TAGEBase</a>
</li>
<li>useAltPredForNewlyAllocated
: <a class="el" href="classTAGEBase.html#aff39d3596ee0a7d93dd0d54dc88c0f49">TAGEBase</a>
</li>
<li>useArchPT
: <a class="el" href="classProcess.html#ab727c1ecc2620e1b8566970edc6727b7">Process</a>
</li>
<li>usec()
: <a class="el" href="classTime.html#a03ebe731844a35a7329a9be4f725a592">Time</a>
</li>
<li>useContinuation
: <a class="el" href="classGPUDynInst.html#ad82ddc24d0948493a7ab72bc760047d8">GPUDynInst</a>
</li>
<li>used
: <a class="el" href="classExtensionPool.html#a545e4cce6e22f57efaa78d85444ce657">ExtensionPool&lt; T &gt;</a>
, <a class="el" href="structSparcISA_1_1TlbEntry.html#a62731c18e260aa60696d1071966e7d08">SparcISA::TlbEntry</a>
, <a class="el" href="classtlm_1_1circular__buffer.html#a066ca648e34c4906bc63eba37e04ae95">tlm::circular_buffer&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo.html#ae05ebf33fae6aea3078916b9b3ea2530">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__debug__if.html#a506568e42b6e8057a451c47d400d2594">tlm::tlm_fifo_debug_if&lt; T &gt;</a>
, <a class="el" href="classVirtQueue.html#a6b3ec20f5b6a7a308792355905ef1aac">VirtQueue</a>
, <a class="el" href="structvring.html#aefac82e55f9230a48e2a095b4d76f0d2">vring</a>
</li>
<li>usedCache
: <a class="el" href="classIGbE_1_1DescCache.html#a31ef127f19636a4fc14bad6c37ed21eb">IGbE::DescCache&lt; T &gt;</a>
</li>
<li>useDefaultRange
: <a class="el" href="classBaseXBar.html#a45e18d70e85c8e1ff2e06cad49ce3d96">BaseXBar</a>
</li>
<li>usedEntries
: <a class="el" href="classReturnAddrStack.html#a882ba6322276c636265d99c87b1ef5ae">ReturnAddrStack</a>
, <a class="el" href="classSparcISA_1_1TLB.html#a853e79741cb14ae2c0992789d23daa85">SparcISA::TLB</a>
</li>
<li>usedIQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#a2d899aab582a9e6572befa0bec3774d8">TimeBufStruct&lt; Impl &gt;::iewComm</a>
</li>
<li>useDirectionBit
: <a class="el" href="classLoopPredictor.html#a7a4f7f616cc49a1ca87a4d7d35db587a">LoopPredictor</a>
</li>
<li>usedLoadPorts
: <a class="el" href="classLSQ.html#a379863c029ae49df5fab034dd436808c">LSQ&lt; Impl &gt;</a>
</li>
<li>usedLSQ
: <a class="el" href="structTimeBufStruct_1_1iewComm.html#a0ce51bc4659f3da4fe56128f90ae41fe">TimeBufStruct&lt; Impl &gt;::iewComm</a>
</li>
<li>usedRAS
: <a class="el" href="structBPredUnit_1_1PredictorHistory.html#ad95f0cc3db236ee1b606e213e98cc372">BPredUnit::PredictorHistory</a>
, <a class="el" href="classBPredUnit.html#a07165d23bf5262552b968048c61405c9">BPredUnit</a>
</li>
<li>usedROB
: <a class="el" href="structTimeBufStruct_1_1commitComm.html#a5b5cfd14438dd035a708c93c31a3781c">TimeBufStruct&lt; Impl &gt;::commitComm</a>
</li>
<li>usedScPred
: <a class="el" href="structStatisticalCorrector_1_1BranchInfo.html#a205fa0beb90e6614a8ea9ce3285ec026">StatisticalCorrector::BranchInfo</a>
</li>
<li>usedStorePorts
: <a class="el" href="classLSQ.html#addfee591753bbf758b6aeacd0f1e7c57">LSQ&lt; Impl &gt;</a>
</li>
<li>useForClone
: <a class="el" href="classProcess.html#a596405bfe045add7f3fbcdaf357ab6d0">Process</a>
</li>
<li>usefulDegree
: <a class="el" href="classAccessMapPatternMatching.html#ad1d78c569603051d9b77abccfbf46eb3">AccessMapPatternMatching</a>
</li>
<li>usefulPrefetches
: <a class="el" href="classBasePrefetcher.html#a6f17e5ea8d5ff9441185cb640f8baa0b">BasePrefetcher</a>
</li>
<li>useGzip
: <a class="el" href="classProtoInputStream.html#a53c0ab83ee4a95c66126d7c28f6c8768">ProtoInputStream</a>
</li>
<li>useHashing
: <a class="el" href="classLoopPredictor.html#a927d57951b405a214af0704c7a161553">LoopPredictor</a>
</li>
<li>useMasterId
: <a class="el" href="classStridePrefetcher.html#ab49e6588f3c4c6b9ab1839cec86b2c39">StridePrefetcher</a>
</li>
<li>user
: <a class="el" href="classAlphaISA_1_1StackTrace.html#a161c44ebc2f9594e5b7f10c8fb8c9800af538a95ae7057c11d21587e570fffd05">AlphaISA::StackTrace</a>
, <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a4c62bfaa5fd0f1b6da6efaa350078378">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
, <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#a684b6e091e77d59ef7e22a8248ee0084">ArmISA::TableWalker::LongDescriptor</a>
, <a class="el" href="classMipsISA_1_1StackTrace.html#a4596f96da7a6df46ef50969e82e71e65">MipsISA::StackTrace</a>
, <a class="el" href="classPowerISA_1_1StackTrace.html#ad6cb58366c72b43b84c478eb3b69f92a">PowerISA::StackTrace</a>
, <a class="el" href="classRiscvISA_1_1StackTrace.html#a3c058426d3edc6f998bdf6467b7f3f69">RiscvISA::StackTrace</a>
</li>
<li>User
: <a class="el" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a00508c192410d5b606d5c7fde61fd5a2">SparcISA::SparcFaultBase</a>
</li>
<li>user
: <a class="el" href="classX86ISA_1_1PageFault.html#a8b6d1e37aaaef511f32586682948c547">X86ISA::PageFault</a>
, <a class="el" href="classX86ISA_1_1StackTrace.html#a8de3218e4ec004ce1606f77c55d66fa3">X86ISA::StackTrace</a>
, <a class="el" href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">X86ISA::TlbEntry</a>
</li>
<li>user1
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a5c60d8d123f56009251d233deb7e99ea">CopyEngineReg::DmaDesc</a>
</li>
<li>user2
: <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a80e20da138aa0f77d8a0534138497db8">CopyEngineReg::DmaDesc</a>
</li>
<li>userCounters
: <a class="el" href="structArmISA_1_1PMU_1_1PMUEvent.html#aae8106c01555f583d45e99d709ced89e">ArmISA::PMU::PMUEvent</a>
</li>
<li>userDoorBellSet
: <a class="el" href="structNDRange.html#a65e1865606805b7eb5fca2ebb03c2dd2">NDRange</a>
</li>
<li>UserMode
: <a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">ArmISA::TLB</a>
</li>
<li>userNonSecureRead()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a9c371c916287889689e355ddb3032850">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>userNonSecureWrite()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a6b315e17e677ee2bb2edd373174cd1d6">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>userSecureRead()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#a9508b28bf2fc3f2a4381e505639e2404">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>userSecureWrite()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#aee3eec2fc2b3017b9a92af466c39bca0">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>userTable()
: <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#a9f669849886946679ae531ffce587a26">ArmISA::TableWalker::LongDescriptor</a>
, <a class="el" href="classArmISA_1_1TableWalker_1_1WalkerState.html#a6a3b8a34db880c2e83dddbe6c2f46fff">ArmISA::TableWalker::WalkerState</a>
</li>
<li>useSecondChance()
: <a class="el" href="classSecondChanceRP.html#a019bf1f3630bcd946c508056484a16af">SecondChanceRP</a>
</li>
<li>UsesModRMOneByte
: <a class="el" href="classX86ISA_1_1Decoder.html#a04608f1fd317e3bca23645526849d645">X86ISA::Decoder</a>
</li>
<li>UsesModRMThreeByte0F38
: <a class="el" href="classX86ISA_1_1Decoder.html#ac61bf3b09c5d04b310352c710b56e83f">X86ISA::Decoder</a>
</li>
<li>UsesModRMThreeByte0F3A
: <a class="el" href="classX86ISA_1_1Decoder.html#aeec9bfa367876aa3322d72e4be7ce8ef">X86ISA::Decoder</a>
</li>
<li>UsesModRMTwoByte
: <a class="el" href="classX86ISA_1_1Decoder.html#a095e31c372fbc62c9be28181754803f2">X86ISA::Decoder</a>
</li>
<li>useSpeculation
: <a class="el" href="classLoopPredictor.html#a62cae6f9f1db4855084e5834439169d8">LoopPredictor</a>
</li>
<li>useStamp
: <a class="el" href="classSMMUv3BaseCache.html#a9bdae5b186ab4825b74f1ba5cb352253">SMMUv3BaseCache</a>
</li>
<li>useTso
: <a class="el" href="classIGbE_1_1TxDescCache.html#a7149dac873b98eaaa6ae84c5ca687b8f">IGbE::TxDescCache</a>
</li>
<li>useVirtualAddresses
: <a class="el" href="classBasePrefetcher.html#a3a7dc3f558655259fe09fcdfc758f415">BasePrefetcher</a>
</li>
<li>useXSave
: <a class="el" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba">X86KvmCPU</a>
</li>
<li>usingKvm
: <a class="el" href="classMuxingKvmGic.html#afe82552956e22bbf3f1e8e2f4196431b">MuxingKvmGic</a>
</li>
<li>utilization
: <a class="el" href="classBaseXBar_1_1Layer.html#a0909c1252acbfed0b398bb60e803d434">BaseXBar::Layer&lt; SrcType, DstType &gt;</a>
</li>
<li>UTPEvent
: <a class="el" href="classUFSHostDevice.html#a098dc72273615116051680abdcedf3f6">UFSHostDevice</a>
</li>
<li>UTPTaskREQCOMPL
: <a class="el" href="classUFSHostDevice.html#acb934c31fb64417a09fc26151b738600">UFSHostDevice</a>
</li>
<li>UTPTransferREQCOMPL
: <a class="el" href="classUFSHostDevice.html#a27697d97aa3d4781af6668f558d98cd7">UFSHostDevice</a>
</li>
<li>utsname
: <a class="el" href="classSolaris.html#a051aa04802a9201dff574ef808f5f4dd">Solaris</a>
</li>
<li>uwxn
: <a class="el" href="structContextDescriptor.html#a0b4a594db97b82953e520aac04cbf1f9">ContextDescriptor</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:32 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
