
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis

# Written on Mon Jan 29 12:07:55 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock                                                                   Clock                Clock
Level     Clock                                                      Frequency     Period        Type                                                                    Group                Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      20.000        declared                                                                default_clkgroup     31   
1 .         EvalSandbox_MSS_0/CCC_0/GL0                              100.0 MHz     10.000        generated (from EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     384  
                                                                                                                                                                                                   
0 -       EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     25.0 MHz      40.000        declared                                                                default_clkgroup     109  
===================================================================================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                                                                             Clock Pin                                                               Non-clock Pin     Non-clock Pin                                                        
Clock                                                      Load      Pin                                                                                Seq Example                                                             Seq Example       Comb Example                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         31        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                 EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable_q1.C                    -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
EvalSandbox_MSS_0/CCC_0/GL0                                384       EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                                          SpiMasterTrioPorts_0.DataToMosiLatched.C                                -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                       
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     109       EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_010)     EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_MDDR_APB     -                 EvalSandbox_MSS_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
=======================================================================================================================================================================================================================================================================================================================
